
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001501c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080151ec  080151ec  000161ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801529c  0801529c  0001a000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801529c  0801529c  0001629c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080152a4  080152a4  0001a000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080152a4  080152a4  000162a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080152a8  080152a8  000162a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20012000  080152ac  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20012080  0801532c  00017080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012120  080153cc  00017120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  00018000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          000098fc  200121c0  0801546c  000171c0  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  00018000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001a000  2**0
                  CONTENTS, READONLY
 15 .debug_info   0003ee86  00000000  00000000  0001a030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008611  00000000  00000000  00058eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003428  00000000  00000000  000614c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000285f  00000000  00000000  000648f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000368c8  00000000  00000000  0006714f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000429c4  00000000  00000000  0009da17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012afd0  00000000  00000000  000e03db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020b3ab  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e1ac  00000000  00000000  0020b3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  0021959c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121c0 	.word	0x200121c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080151d4 	.word	0x080151d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121c4 	.word	0x200121c4
 800020c:	080151d4 	.word	0x080151d4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200121dc 	.word	0x200121dc
 80005a0:	20012234 	.word	0x20012234

080005a4 <Codec_WriteReg>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Helper to write to the Codec
void Codec_WriteReg(uint16_t Reg, uint16_t Value)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af04      	add	r7, sp, #16
 80005aa:	4603      	mov	r3, r0
 80005ac:	460a      	mov	r2, r1
 80005ae:	80fb      	strh	r3, [r7, #6]
 80005b0:	4613      	mov	r3, r2
 80005b2:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    data[0] = (Value >> 8) & 0xFF;
 80005b4:	88bb      	ldrh	r3, [r7, #4]
 80005b6:	0a1b      	lsrs	r3, r3, #8
 80005b8:	b29b      	uxth	r3, r3
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	733b      	strb	r3, [r7, #12]
    data[1] = Value & 0xFF;
 80005be:	88bb      	ldrh	r3, [r7, #4]
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(&hi2c1, CODEC_I2C_ADDRESS, Reg, I2C_MEMADD_SIZE_16BIT, data, 2, 100);
 80005c4:	88fa      	ldrh	r2, [r7, #6]
 80005c6:	2364      	movs	r3, #100	@ 0x64
 80005c8:	9302      	str	r3, [sp, #8]
 80005ca:	2302      	movs	r3, #2
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	9300      	str	r3, [sp, #0]
 80005d4:	2302      	movs	r3, #2
 80005d6:	2134      	movs	r1, #52	@ 0x34
 80005d8:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <Codec_WriteReg+0x44>)
 80005da:	f006 ff61 	bl	80074a0 <HAL_I2C_Mem_Write>
}
 80005de:	bf00      	nop
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20012818 	.word	0x20012818

080005ec <Init_WM8994_Mic>:

void Init_WM8994_Mic(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
    // 1. Software Reset (Good practice)
    Codec_WriteReg(0x0000, 0x0000);
 80005f0:	2100      	movs	r1, #0
 80005f2:	2000      	movs	r0, #0
 80005f4:	f7ff ffd6 	bl	80005a4 <Codec_WriteReg>
    HAL_Delay(10);
 80005f8:	200a      	movs	r0, #10
 80005fa:	f002 fd87 	bl	800310c <HAL_Delay>

    // 2. Power Management: Enable VMID (Voltage Ref) and Bias Generators
    Codec_WriteReg(0x0039, 0x006C); // VMID_SEL=11 (50k divider), BIAS_EN=1
 80005fe:	216c      	movs	r1, #108	@ 0x6c
 8000600:	2039      	movs	r0, #57	@ 0x39
 8000602:	f7ff ffcf 	bl	80005a4 <Codec_WriteReg>
    HAL_Delay(50); // Wait for caps to charge
 8000606:	2032      	movs	r0, #50	@ 0x32
 8000608:	f002 fd80 	bl	800310c <HAL_Delay>

    // 3. Enable Input Power (IN1L/IN1R are the onboard mics)
    // Reg 04: AIF1ADC1L_ENA, AIF1ADC1R_ENA, ADCL_ENA, ADCR_ENA
    Codec_WriteReg(0x0004, 0x0303);
 800060c:	f240 3103 	movw	r1, #771	@ 0x303
 8000610:	2004      	movs	r0, #4
 8000612:	f7ff ffc7 	bl	80005a4 <Codec_WriteReg>

    // 4. Enable Mic Bias
    // Reg 01: MICB1_ENA (Bit 4) -> 0x0010
    Codec_WriteReg(0x0001, 0x0010);
 8000616:	2110      	movs	r1, #16
 8000618:	2001      	movs	r0, #1
 800061a:	f7ff ffc3 	bl	80005a4 <Codec_WriteReg>

    // 5. Audio Interface 1 Configuration (Connects to STM32 SAI)
    // Reg 300: AIF1_WL=00 (16-bit), AIF1_FMT=10 (I2S)
    Codec_WriteReg(0x0300, 0x4010);
 800061e:	f244 0110 	movw	r1, #16400	@ 0x4010
 8000622:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8000626:	f7ff ffbd 	bl	80005a4 <Codec_WriteReg>
    // Reg 302: AIF1 Master/Slave (0=Slave)
    Codec_WriteReg(0x0302, 0x0000);
 800062a:	2100      	movs	r1, #0
 800062c:	f240 3002 	movw	r0, #770	@ 0x302
 8000630:	f7ff ffb8 	bl	80005a4 <Codec_WriteReg>

    // 6. Routing (The tricky part)
    // Connect IN1LP to Left ADC (PGA)
    // Reg 02: IN1L_ENA, IN1R_ENA
    Codec_WriteReg(0x0002, 0x6000);
 8000634:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000638:	2002      	movs	r0, #2
 800063a:	f7ff ffb3 	bl	80005a4 <Codec_WriteReg>

    // Reg 28/29: Left/Right Input Volume (0x0100 = 0dB)
    Codec_WriteReg(0x0028, 0x0110); // +something dB
 800063e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000642:	2028      	movs	r0, #40	@ 0x28
 8000644:	f7ff ffae 	bl	80005a4 <Codec_WriteReg>
    Codec_WriteReg(0x0029, 0x0110);
 8000648:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800064c:	2029      	movs	r0, #41	@ 0x29
 800064e:	f7ff ffa9 	bl	80005a4 <Codec_WriteReg>

    // Reg 40/41: ADC Volume (Digital) - Unmute
    Codec_WriteReg(0x0400, 0x01C0); // 0x100 is 0dB, 0x1C0 is louder
 8000652:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000656:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800065a:	f7ff ffa3 	bl	80005a4 <Codec_WriteReg>
    Codec_WriteReg(0x0401, 0x01C0);
 800065e:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000662:	f240 4001 	movw	r0, #1025	@ 0x401
 8000666:	f7ff ff9d 	bl	80005a4 <Codec_WriteReg>
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b5b0      	push	{r4, r5, r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 8000676:	f001 fa5d 	bl	8001b34 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067a:	f002 fd1a 	bl	80030b2 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067e:	f000 f875 	bl	800076c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000682:	f000 f8e5 	bl	8000850 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000686:	f001 f87f 	bl	8001788 <MX_GPIO_Init>
  MX_DMA_Init();
 800068a:	f001 f807 	bl	800169c <MX_DMA_Init>
  MX_ADC3_Init();
 800068e:	f000 f911 	bl	80008b4 <MX_ADC3_Init>
  MX_CRC_Init();
 8000692:	f000 f961 	bl	8000958 <MX_CRC_Init>
  MX_DCMI_Init();
 8000696:	f000 f981 	bl	800099c <MX_DCMI_Init>
  MX_DMA2D_Init();
 800069a:	f000 f9b3 	bl	8000a04 <MX_DMA2D_Init>
  MX_ETH_Init();
 800069e:	f000 f9e3 	bl	8000a68 <MX_ETH_Init>
  MX_FMC_Init();
 80006a2:	f001 f821 	bl	80016e8 <MX_FMC_Init>
  MX_I2C1_Init();
 80006a6:	f000 fa2d 	bl	8000b04 <MX_I2C1_Init>
  MX_I2C3_Init();
 80006aa:	f000 fa6b 	bl	8000b84 <MX_I2C3_Init>
  MX_LTDC_Init();
 80006ae:	f000 faa9 	bl	8000c04 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80006b2:	f000 fb29 	bl	8000d08 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80006b6:	f000 fb53 	bl	8000d60 <MX_RTC_Init>
  MX_SAI2_Init();
 80006ba:	f000 fbf5 	bl	8000ea8 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80006be:	f000 fc53 	bl	8000f68 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80006c2:	f000 fc71 	bl	8000fa8 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80006c6:	f000 fc9f 	bl	8001008 <MX_SPI2_Init>
  MX_TIM1_Init();
 80006ca:	f000 fcdb 	bl	8001084 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006ce:	f000 fd85 	bl	80011dc <MX_TIM2_Init>
  MX_TIM3_Init();
 80006d2:	f000 fdf9 	bl	80012c8 <MX_TIM3_Init>
  MX_TIM5_Init();
 80006d6:	f000 fe6f 	bl	80013b8 <MX_TIM5_Init>
  MX_TIM8_Init();
 80006da:	f000 fee5 	bl	80014a8 <MX_TIM8_Init>
  MX_TIM12_Init();
 80006de:	f000 ff37 	bl	8001550 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 ff7b 	bl	80015dc <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80006e6:	f000 ffa9 	bl	800163c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006ea:	f00f f91f 	bl	800f92c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  // Initialize the WM8994 Codec first!
  Init_WM8994_Mic();
 80006ee:	f7ff ff7d 	bl	80005ec <Init_WM8994_Mic>
    // 1. Start SAI2 Block B (Microphone - Slave Receiver)
    if (HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t *)RxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 80006f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006f6:	4917      	ldr	r1, [pc, #92]	@ (8000754 <main+0xe4>)
 80006f8:	4817      	ldr	r0, [pc, #92]	@ (8000758 <main+0xe8>)
 80006fa:	f009 ff3f 	bl	800a57c <HAL_SAI_Receive_DMA>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <main+0x98>
    {
      Error_Handler();
 8000704:	f001 fa7a 	bl	8001bfc <Error_Handler>
    }

    // 2. Start SAI2 Block A (Headphone - Master Transmitter) to generate the CLOCK
    // We send a zeroed buffer (silence) for now just to get the clock running.
    memset(TxBuffer, 0, sizeof(TxBuffer));
 8000708:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800070c:	2100      	movs	r1, #0
 800070e:	4813      	ldr	r0, [pc, #76]	@ (800075c <main+0xec>)
 8000710:	f014 fcc4 	bl	801509c <memset>
    if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *)TxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 8000714:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000718:	4910      	ldr	r1, [pc, #64]	@ (800075c <main+0xec>)
 800071a:	4811      	ldr	r0, [pc, #68]	@ (8000760 <main+0xf0>)
 800071c:	f009 fe7e 	bl	800a41c <HAL_SAI_Transmit_DMA>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <main+0xba>
    {
      Error_Handler();
 8000726:	f001 fa69 	bl	8001bfc <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <main+0xf4>)
 800072c:	1d3c      	adds	r4, r7, #4
 800072e:	461d      	mov	r5, r3
 8000730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000734:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000738:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f011 fdb9 	bl	80122b8 <osThreadCreate>
 8000746:	4603      	mov	r3, r0
 8000748:	4a07      	ldr	r2, [pc, #28]	@ (8000768 <main+0xf8>)
 800074a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800074c:	f011 fd91 	bl	8012272 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <main+0xe0>
 8000754:	20010000 	.word	0x20010000
 8000758:	20012a58 	.word	0x20012a58
 800075c:	20011000 	.word	0x20011000
 8000760:	200129d4 	.word	0x200129d4
 8000764:	080151f8 	.word	0x080151f8
 8000768:	20012fdc 	.word	0x20012fdc

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b094      	sub	sp, #80	@ 0x50
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 0320 	add.w	r3, r7, #32
 8000776:	2230      	movs	r2, #48	@ 0x30
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f014 fc8e 	bl	801509c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	f107 030c 	add.w	r3, r7, #12
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000790:	f007 fdb2 	bl	80082f8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000794:	4b2c      	ldr	r3, [pc, #176]	@ (8000848 <SystemClock_Config+0xdc>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000798:	4a2b      	ldr	r2, [pc, #172]	@ (8000848 <SystemClock_Config+0xdc>)
 800079a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800079e:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a0:	4b29      	ldr	r3, [pc, #164]	@ (8000848 <SystemClock_Config+0xdc>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007ac:	4b27      	ldr	r3, [pc, #156]	@ (800084c <SystemClock_Config+0xe0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a26      	ldr	r2, [pc, #152]	@ (800084c <SystemClock_Config+0xe0>)
 80007b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	4b24      	ldr	r3, [pc, #144]	@ (800084c <SystemClock_Config+0xe0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007c4:	2309      	movs	r3, #9
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007ce:	2301      	movs	r3, #1
 80007d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d2:	2302      	movs	r3, #2
 80007d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80007dc:	2319      	movs	r3, #25
 80007de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80007e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80007e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e6:	2302      	movs	r3, #2
 80007e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007ea:	2309      	movs	r3, #9
 80007ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ee:	f107 0320 	add.w	r3, r7, #32
 80007f2:	4618      	mov	r0, r3
 80007f4:	f007 fea2 	bl	800853c <HAL_RCC_OscConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007fe:	f001 f9fd 	bl	8001bfc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000802:	f007 fd89 	bl	8008318 <HAL_PWREx_EnableOverDrive>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800080c:	f001 f9f6 	bl	8001bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000810:	230f      	movs	r3, #15
 8000812:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000814:	2302      	movs	r3, #2
 8000816:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800081c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000820:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000826:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2106      	movs	r1, #6
 800082e:	4618      	mov	r0, r3
 8000830:	f008 f928 	bl	8008a84 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800083a:	f001 f9df 	bl	8001bfc <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b0a2      	sub	sp, #136	@ 0x88
 8000854:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	2284      	movs	r2, #132	@ 0x84
 800085a:	2100      	movs	r1, #0
 800085c:	4618      	mov	r0, r3
 800085e:	f014 fc1d 	bl	801509c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000862:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <PeriphCommonClock_Config+0x60>)
 8000864:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000866:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800086a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800086c:	2305      	movs	r3, #5
 800086e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000870:	2302      	movs	r3, #2
 8000872:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000874:	2303      	movs	r3, #3
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000878:	2301      	movs	r3, #1
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800087c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000880:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000882:	2300      	movs	r3, #0
 8000884:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000886:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800088a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800088e:	2300      	movs	r3, #0
 8000890:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4618      	mov	r0, r3
 8000898:	f008 fb0c 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80008a2:	f001 f9ab 	bl	8001bfc <Error_Handler>
  }
}
 80008a6:	bf00      	nop
 80008a8:	3788      	adds	r7, #136	@ 0x88
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	00b00008 	.word	0x00b00008

080008b4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ba:	463b      	mov	r3, r7
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80008c6:	4b21      	ldr	r3, [pc, #132]	@ (800094c <MX_ADC3_Init+0x98>)
 80008c8:	4a21      	ldr	r2, [pc, #132]	@ (8000950 <MX_ADC3_Init+0x9c>)
 80008ca:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008cc:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <MX_ADC3_Init+0x98>)
 80008ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80008d2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80008d4:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <MX_ADC3_Init+0x98>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <MX_ADC3_Init+0x98>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_ADC3_Init+0x98>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <MX_ADC3_Init+0x98>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ee:	4b17      	ldr	r3, [pc, #92]	@ (800094c <MX_ADC3_Init+0x98>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <MX_ADC3_Init+0x98>)
 80008f6:	4a17      	ldr	r2, [pc, #92]	@ (8000954 <MX_ADC3_Init+0xa0>)
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008fa:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_ADC3_Init+0x98>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <MX_ADC3_Init+0x98>)
 8000902:	2201      	movs	r2, #1
 8000904:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000906:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_ADC3_Init+0x98>)
 8000908:	2200      	movs	r2, #0
 800090a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800090e:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <MX_ADC3_Init+0x98>)
 8000910:	2201      	movs	r2, #1
 8000912:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000914:	480d      	ldr	r0, [pc, #52]	@ (800094c <MX_ADC3_Init+0x98>)
 8000916:	f002 fc1d 	bl	8003154 <HAL_ADC_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000920:	f001 f96c 	bl	8001bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000924:	2304      	movs	r3, #4
 8000926:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000928:	2301      	movs	r3, #1
 800092a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000930:	463b      	mov	r3, r7
 8000932:	4619      	mov	r1, r3
 8000934:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_ADC3_Init+0x98>)
 8000936:	f002 fc51 	bl	80031dc <HAL_ADC_ConfigChannel>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000940:	f001 f95c 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	2001266c 	.word	0x2001266c
 8000950:	40012200 	.word	0x40012200
 8000954:	0f000001 	.word	0x0f000001

08000958 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800095c:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_CRC_Init+0x3c>)
 800095e:	4a0e      	ldr	r2, [pc, #56]	@ (8000998 <MX_CRC_Init+0x40>)
 8000960:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_CRC_Init+0x3c>)
 8000964:	2200      	movs	r2, #0
 8000966:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <MX_CRC_Init+0x3c>)
 800096a:	2200      	movs	r2, #0
 800096c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_CRC_Init+0x3c>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <MX_CRC_Init+0x3c>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_CRC_Init+0x3c>)
 800097c:	2201      	movs	r2, #1
 800097e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000980:	4804      	ldr	r0, [pc, #16]	@ (8000994 <MX_CRC_Init+0x3c>)
 8000982:	f002 ffd9 	bl	8003938 <HAL_CRC_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800098c:	f001 f936 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}
 8000994:	200126b4 	.word	0x200126b4
 8000998:	40023000 	.word	0x40023000

0800099c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009a0:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009a2:	4a17      	ldr	r2, [pc, #92]	@ (8000a00 <MX_DCMI_Init+0x64>)
 80009a4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009a6:	4b15      	ldr	r3, [pc, #84]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80009ac:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80009b2:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80009b8:	4b10      	ldr	r3, [pc, #64]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80009c4:	4b0d      	ldr	r3, [pc, #52]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009d8:	2200      	movs	r2, #0
 80009da:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80009dc:	4b07      	ldr	r3, [pc, #28]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009de:	2200      	movs	r2, #0
 80009e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_DCMI_Init+0x60>)
 80009ea:	f003 f897 	bl	8003b1c <HAL_DCMI_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80009f4:	f001 f902 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	200126d8 	.word	0x200126d8
 8000a00:	50050000 	.word	0x50050000

08000a04 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a0a:	4a16      	ldr	r2, [pc, #88]	@ (8000a64 <MX_DMA2D_Init+0x60>)
 8000a0c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a14:	4b12      	ldr	r3, [pc, #72]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a38:	4809      	ldr	r0, [pc, #36]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a3a:	f003 fc6d 	bl	8004318 <HAL_DMA2D_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a44:	f001 f8da 	bl	8001bfc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a48:	2101      	movs	r1, #1
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <MX_DMA2D_Init+0x5c>)
 8000a4c:	f003 fdbe 	bl	80045cc <HAL_DMA2D_ConfigLayer>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a56:	f001 f8d1 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20012728 	.word	0x20012728
 8000a64:	4002b000 	.word	0x4002b000

08000a68 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000aec <MX_ETH_Init+0x84>)
 8000a6e:	4a20      	ldr	r2, [pc, #128]	@ (8000af0 <MX_ETH_Init+0x88>)
 8000a70:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a78:	4b1e      	ldr	r3, [pc, #120]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a7a:	2280      	movs	r2, #128	@ 0x80
 8000a7c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a80:	22e1      	movs	r2, #225	@ 0xe1
 8000a82:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <MX_ETH_Init+0x84>)
 8000a98:	4a16      	ldr	r2, [pc, #88]	@ (8000af4 <MX_ETH_Init+0x8c>)
 8000a9a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a9c:	4b13      	ldr	r3, [pc, #76]	@ (8000aec <MX_ETH_Init+0x84>)
 8000a9e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000aa2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000aa4:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_ETH_Init+0x84>)
 8000aa6:	4a14      	ldr	r2, [pc, #80]	@ (8000af8 <MX_ETH_Init+0x90>)
 8000aa8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	@ (8000aec <MX_ETH_Init+0x84>)
 8000aac:	4a13      	ldr	r2, [pc, #76]	@ (8000afc <MX_ETH_Init+0x94>)
 8000aae:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <MX_ETH_Init+0x84>)
 8000ab2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000ab6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000ab8:	480c      	ldr	r0, [pc, #48]	@ (8000aec <MX_ETH_Init+0x84>)
 8000aba:	f003 fe19 	bl	80046f0 <HAL_ETH_Init>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000ac4:	f001 f89a 	bl	8001bfc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ac8:	2238      	movs	r2, #56	@ 0x38
 8000aca:	2100      	movs	r1, #0
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <MX_ETH_Init+0x98>)
 8000ace:	f014 fae5 	bl	801509c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <MX_ETH_Init+0x98>)
 8000ad4:	2221      	movs	r2, #33	@ 0x21
 8000ad6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <MX_ETH_Init+0x98>)
 8000ada:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000ade:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <MX_ETH_Init+0x98>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20012768 	.word	0x20012768
 8000af0:	40028000 	.word	0x40028000
 8000af4:	20012fe4 	.word	0x20012fe4
 8000af8:	20012120 	.word	0x20012120
 8000afc:	20012080 	.word	0x20012080
 8000b00:	20012634 	.word	0x20012634

08000b04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b7c <MX_I2C1_Init+0x78>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b10:	4a1b      	ldr	r2, [pc, #108]	@ (8000b80 <MX_I2C1_Init+0x7c>)
 8000b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b14:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b1a:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b20:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b26:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b2c:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b32:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b3e:	480e      	ldr	r0, [pc, #56]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b40:	f006 fc12 	bl	8007368 <HAL_I2C_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b4a:	f001 f857 	bl	8001bfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	4809      	ldr	r0, [pc, #36]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b52:	f007 f827 	bl	8007ba4 <HAL_I2CEx_ConfigAnalogFilter>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b5c:	f001 f84e 	bl	8001bfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b60:	2100      	movs	r1, #0
 8000b62:	4805      	ldr	r0, [pc, #20]	@ (8000b78 <MX_I2C1_Init+0x74>)
 8000b64:	f007 f869 	bl	8007c3a <HAL_I2CEx_ConfigDigitalFilter>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b6e:	f001 f845 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20012818 	.word	0x20012818
 8000b7c:	40005400 	.word	0x40005400
 8000b80:	00c0eaff 	.word	0x00c0eaff

08000b84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_I2C3_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <MX_I2C3_Init+0x7c>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bbe:	480e      	ldr	r0, [pc, #56]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bc0:	f006 fbd2 	bl	8007368 <HAL_I2C_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000bca:	f001 f817 	bl	8001bfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4809      	ldr	r0, [pc, #36]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bd2:	f006 ffe7 	bl	8007ba4 <HAL_I2CEx_ConfigAnalogFilter>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000bdc:	f001 f80e 	bl	8001bfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000be4:	f007 f829 	bl	8007c3a <HAL_I2CEx_ConfigDigitalFilter>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bee:	f001 f805 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2001286c 	.word	0x2001286c
 8000bfc:	40005c00 	.word	0x40005c00
 8000c00:	00c0eaff 	.word	0x00c0eaff

08000c04 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	@ 0x38
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	2234      	movs	r2, #52	@ 0x34
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f014 fa43 	bl	801509c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c18:	4a3a      	ldr	r2, [pc, #232]	@ (8000d04 <MX_LTDC_Init+0x100>)
 8000c1a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c1c:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c22:	4b37      	ldr	r3, [pc, #220]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c28:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c2e:	4b34      	ldr	r3, [pc, #208]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c34:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c36:	2228      	movs	r2, #40	@ 0x28
 8000c38:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c3a:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c3c:	2209      	movs	r2, #9
 8000c3e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c40:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c42:	2235      	movs	r2, #53	@ 0x35
 8000c44:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c46:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c48:	220b      	movs	r2, #11
 8000c4a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c4e:	f240 2215 	movw	r2, #533	@ 0x215
 8000c52:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c54:	4b2a      	ldr	r3, [pc, #168]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c56:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000c5c:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c5e:	f240 2235 	movw	r2, #565	@ 0x235
 8000c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000c64:	4b26      	ldr	r3, [pc, #152]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c66:	f240 121d 	movw	r2, #285	@ 0x11d
 8000c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c6c:	4b24      	ldr	r3, [pc, #144]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c74:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c7c:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c84:	481e      	ldr	r0, [pc, #120]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000c86:	f007 f824 	bl	8007cd2 <HAL_LTDC_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000c90:	f000 ffb4 	bl	8001bfc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000c98:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c9c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000ca2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000ca6:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000cac:	23ff      	movs	r3, #255	@ 0xff
 8000cae:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000cb4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cb8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000cba:	2307      	movs	r3, #7
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000cbe:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000cc4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000cca:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cce:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <MX_LTDC_Init+0xfc>)
 8000cea:	f007 f951 	bl	8007f90 <HAL_LTDC_ConfigLayer>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000cf4:	f000 ff82 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	3738      	adds	r7, #56	@ 0x38
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200128c0 	.word	0x200128c0
 8000d04:	40016800 	.word	0x40016800

08000d08 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d0e:	4a13      	ldr	r2, [pc, #76]	@ (8000d5c <MX_QUADSPI_Init+0x54>)
 8000d10:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d12:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d20:	2210      	movs	r2, #16
 8000d22:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d24:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d26:	2218      	movs	r2, #24
 8000d28:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d2c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d30:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d32:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d38:	4b07      	ldr	r3, [pc, #28]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d44:	4804      	ldr	r0, [pc, #16]	@ (8000d58 <MX_QUADSPI_Init+0x50>)
 8000d46:	f007 fb37 	bl	80083b8 <HAL_QSPI_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d50:	f000 ff54 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20012968 	.word	0x20012968
 8000d5c:	a0001000 	.word	0xa0001000

08000d60 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b090      	sub	sp, #64	@ 0x40
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d76:	2300      	movs	r3, #0
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	2228      	movs	r2, #40	@ 0x28
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f014 f98b 	bl	801509c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d86:	4b46      	ldr	r3, [pc, #280]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000d88:	4a46      	ldr	r2, [pc, #280]	@ (8000ea4 <MX_RTC_Init+0x144>)
 8000d8a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d8c:	4b44      	ldr	r3, [pc, #272]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d92:	4b43      	ldr	r3, [pc, #268]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000d94:	227f      	movs	r2, #127	@ 0x7f
 8000d96:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d98:	4b41      	ldr	r3, [pc, #260]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000d9a:	22ff      	movs	r2, #255	@ 0xff
 8000d9c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d9e:	4b40      	ldr	r3, [pc, #256]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000da4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000daa:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000db0:	483b      	ldr	r0, [pc, #236]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000db2:	f008 fdaf 	bl	8009914 <HAL_RTC_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000dbc:	f000 ff1e 	bl	8001bfc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000dda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dde:	2201      	movs	r2, #1
 8000de0:	4619      	mov	r1, r3
 8000de2:	482f      	ldr	r0, [pc, #188]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000de4:	f008 fe18 	bl	8009a18 <HAL_RTC_SetTime>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000dee:	f000 ff05 	bl	8001bfc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000df2:	2301      	movs	r3, #1
 8000df4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4619      	mov	r1, r3
 8000e12:	4823      	ldr	r0, [pc, #140]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000e14:	f008 fe9a 	bl	8009b4c <HAL_RTC_SetDate>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000e1e:	f000 feed 	bl	8001bfc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e46:	2301      	movs	r3, #1
 8000e48:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e52:	463b      	mov	r3, r7
 8000e54:	2201      	movs	r2, #1
 8000e56:	4619      	mov	r1, r3
 8000e58:	4811      	ldr	r0, [pc, #68]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000e5a:	f008 fefb 	bl	8009c54 <HAL_RTC_SetAlarm>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000e64:	f000 feca 	bl	8001bfc <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000e68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e6e:	463b      	mov	r3, r7
 8000e70:	2201      	movs	r2, #1
 8000e72:	4619      	mov	r1, r3
 8000e74:	480a      	ldr	r0, [pc, #40]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000e76:	f008 feed 	bl	8009c54 <HAL_RTC_SetAlarm>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000e80:	f000 febc 	bl	8001bfc <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000e84:	2202      	movs	r2, #2
 8000e86:	2100      	movs	r1, #0
 8000e88:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <MX_RTC_Init+0x140>)
 8000e8a:	f009 f8ad 	bl	8009fe8 <HAL_RTCEx_SetTimeStamp>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000e94:	f000 feb2 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e98:	bf00      	nop
 8000e9a:	3740      	adds	r7, #64	@ 0x40
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	200129b4 	.word	0x200129b4
 8000ea4:	40002800 	.word	0x40002800

08000ea8 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000eac:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000eae:	4a2b      	ldr	r2, [pc, #172]	@ (8000f5c <MX_SAI2_Init+0xb4>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000eb2:	4b29      	ldr	r3, [pc, #164]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000eb8:	4b27      	ldr	r3, [pc, #156]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ebe:	4b26      	ldr	r3, [pc, #152]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ec4:	4b24      	ldr	r3, [pc, #144]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000eca:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000ed0:	4b21      	ldr	r3, [pc, #132]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ed2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000ed6:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000ede:	4b1e      	ldr	r3, [pc, #120]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000eea:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4818      	ldr	r0, [pc, #96]	@ (8000f58 <MX_SAI2_Init+0xb0>)
 8000ef8:	f009 f8de 	bl	800a0b8 <HAL_SAI_InitProtocol>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f02:	f000 fe7b 	bl	8001bfc <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f06:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f08:	4a16      	ldr	r2, [pc, #88]	@ (8000f64 <MX_SAI2_Init+0xbc>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f0c:	4b14      	ldr	r3, [pc, #80]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f0e:	2203      	movs	r2, #3
 8000f10:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f12:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f18:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f1e:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f24:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f36:	4b0a      	ldr	r3, [pc, #40]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	4807      	ldr	r0, [pc, #28]	@ (8000f60 <MX_SAI2_Init+0xb8>)
 8000f44:	f009 f8b8 	bl	800a0b8 <HAL_SAI_InitProtocol>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f4e:	f000 fe55 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	200129d4 	.word	0x200129d4
 8000f5c:	40015c04 	.word	0x40015c04
 8000f60:	20012a58 	.word	0x20012a58
 8000f64:	40015c24 	.word	0x40015c24

08000f68 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa4 <MX_SDMMC1_SD_Init+0x3c>)
 8000f70:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f72:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f78:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f7e:	4b08      	ldr	r3, [pc, #32]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f8a:	4b05      	ldr	r3, [pc, #20]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <MX_SDMMC1_SD_Init+0x38>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	20012b9c 	.word	0x20012b9c
 8000fa4:	40012c00 	.word	0x40012c00

08000fa8 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fae:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000fb2:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000ff0:	4804      	ldr	r0, [pc, #16]	@ (8001004 <MX_SPDIFRX_Init+0x5c>)
 8000ff2:	f00a fe93 	bl	800bd1c <HAL_SPDIFRX_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000ffc:	f000 fdfe 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20012c20 	.word	0x20012c20

08001008 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800100c:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <MX_SPI2_Init+0x74>)
 800100e:	4a1c      	ldr	r2, [pc, #112]	@ (8001080 <MX_SPI2_Init+0x78>)
 8001010:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001012:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <MX_SPI2_Init+0x74>)
 8001014:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001018:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800101a:	4b18      	ldr	r3, [pc, #96]	@ (800107c <MX_SPI2_Init+0x74>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001020:	4b16      	ldr	r3, [pc, #88]	@ (800107c <MX_SPI2_Init+0x74>)
 8001022:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001026:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001028:	4b14      	ldr	r3, [pc, #80]	@ (800107c <MX_SPI2_Init+0x74>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <MX_SPI2_Init+0x74>)
 8001030:	2200      	movs	r2, #0
 8001032:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001034:	4b11      	ldr	r3, [pc, #68]	@ (800107c <MX_SPI2_Init+0x74>)
 8001036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800103a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800103c:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <MX_SPI2_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <MX_SPI2_Init+0x74>)
 8001044:	2200      	movs	r2, #0
 8001046:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <MX_SPI2_Init+0x74>)
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <MX_SPI2_Init+0x74>)
 8001050:	2200      	movs	r2, #0
 8001052:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <MX_SPI2_Init+0x74>)
 8001056:	2207      	movs	r2, #7
 8001058:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <MX_SPI2_Init+0x74>)
 800105c:	2200      	movs	r2, #0
 800105e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <MX_SPI2_Init+0x74>)
 8001062:	2208      	movs	r2, #8
 8001064:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_SPI2_Init+0x74>)
 8001068:	f00a feb4 	bl	800bdd4 <HAL_SPI_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001072:	f000 fdc3 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20012c6c 	.word	0x20012c6c
 8001080:	40003800 	.word	0x40003800

08001084 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b09a      	sub	sp, #104	@ 0x68
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001098:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010a4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
 80010b4:	615a      	str	r2, [r3, #20]
 80010b6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	222c      	movs	r2, #44	@ 0x2c
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f013 ffec 	bl	801509c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010c4:	4b43      	ldr	r3, [pc, #268]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010c6:	4a44      	ldr	r2, [pc, #272]	@ (80011d8 <MX_TIM1_Init+0x154>)
 80010c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010ca:	4b42      	ldr	r3, [pc, #264]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d0:	4b40      	ldr	r3, [pc, #256]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80010d6:	4b3f      	ldr	r3, [pc, #252]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010de:	4b3d      	ldr	r3, [pc, #244]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010e4:	4b3b      	ldr	r3, [pc, #236]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ea:	4b3a      	ldr	r3, [pc, #232]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010f0:	4838      	ldr	r0, [pc, #224]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80010f2:	f00a ff1a 	bl	800bf2a <HAL_TIM_Base_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80010fc:	f000 fd7e 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001104:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001106:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800110a:	4619      	mov	r1, r3
 800110c:	4831      	ldr	r0, [pc, #196]	@ (80011d4 <MX_TIM1_Init+0x150>)
 800110e:	f00b fa4d 	bl	800c5ac <HAL_TIM_ConfigClockSource>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001118:	f000 fd70 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800111c:	482d      	ldr	r0, [pc, #180]	@ (80011d4 <MX_TIM1_Init+0x150>)
 800111e:	f00a ffd3 	bl	800c0c8 <HAL_TIM_PWM_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001128:	f000 fd68 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001130:	2300      	movs	r3, #0
 8001132:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001138:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800113c:	4619      	mov	r1, r3
 800113e:	4825      	ldr	r0, [pc, #148]	@ (80011d4 <MX_TIM1_Init+0x150>)
 8001140:	f00b fec4 	bl	800cecc <HAL_TIMEx_MasterConfigSynchronization>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800114a:	f000 fd57 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800114e:	2360      	movs	r3, #96	@ 0x60
 8001150:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001156:	2300      	movs	r3, #0
 8001158:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800115a:	2300      	movs	r3, #0
 800115c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001162:	2300      	movs	r3, #0
 8001164:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001166:	2300      	movs	r3, #0
 8001168:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800116a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	4818      	ldr	r0, [pc, #96]	@ (80011d4 <MX_TIM1_Init+0x150>)
 8001174:	f00b f906 	bl	800c384 <HAL_TIM_PWM_ConfigChannel>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800117e:	f000 fd3d 	bl	8001bfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001192:	2300      	movs	r3, #0
 8001194:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001196:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800119a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011ae:	2300      	movs	r3, #0
 80011b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80011b8:	f00b ff16 	bl	800cfe8 <HAL_TIMEx_ConfigBreakDeadTime>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80011c2:	f000 fd1b 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <MX_TIM1_Init+0x150>)
 80011c8:	f001 fb20 	bl	800280c <HAL_TIM_MspPostInit>

}
 80011cc:	bf00      	nop
 80011ce:	3768      	adds	r7, #104	@ 0x68
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20012cd0 	.word	0x20012cd0
 80011d8:	40010000 	.word	0x40010000

080011dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08e      	sub	sp, #56	@ 0x38
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011fc:	463b      	mov	r3, r7
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]
 800120a:	615a      	str	r2, [r3, #20]
 800120c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800120e:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001210:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001214:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001216:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001222:	4b28      	ldr	r3, [pc, #160]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001224:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001228:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800122a:	4b26      	ldr	r3, [pc, #152]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001230:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001232:	2200      	movs	r2, #0
 8001234:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001236:	4823      	ldr	r0, [pc, #140]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001238:	f00a fe77 	bl	800bf2a <HAL_TIM_Base_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001242:	f000 fcdb 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001246:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800124a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800124c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001250:	4619      	mov	r1, r3
 8001252:	481c      	ldr	r0, [pc, #112]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001254:	f00b f9aa 	bl	800c5ac <HAL_TIM_ConfigClockSource>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800125e:	f000 fccd 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001262:	4818      	ldr	r0, [pc, #96]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001264:	f00a ff30 	bl	800c0c8 <HAL_TIM_PWM_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800126e:	f000 fcc5 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	4810      	ldr	r0, [pc, #64]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 8001282:	f00b fe23 	bl	800cecc <HAL_TIMEx_MasterConfigSynchronization>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800128c:	f000 fcb6 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001290:	2360      	movs	r3, #96	@ 0x60
 8001292:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a0:	463b      	mov	r3, r7
 80012a2:	2200      	movs	r2, #0
 80012a4:	4619      	mov	r1, r3
 80012a6:	4807      	ldr	r0, [pc, #28]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 80012a8:	f00b f86c 	bl	800c384 <HAL_TIM_PWM_ConfigChannel>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012b2:	f000 fca3 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012b6:	4803      	ldr	r0, [pc, #12]	@ (80012c4 <MX_TIM2_Init+0xe8>)
 80012b8:	f001 faa8 	bl	800280c <HAL_TIM_MspPostInit>

}
 80012bc:	bf00      	nop
 80012be:	3738      	adds	r7, #56	@ 0x38
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20012d1c 	.word	0x20012d1c

080012c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08e      	sub	sp, #56	@ 0x38
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012dc:	f107 031c 	add.w	r3, r7, #28
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012e8:	463b      	mov	r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]
 80012f6:	615a      	str	r2, [r3, #20]
 80012f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012fa:	4b2d      	ldr	r3, [pc, #180]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 80012fc:	4a2d      	ldr	r2, [pc, #180]	@ (80013b4 <MX_TIM3_Init+0xec>)
 80012fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001300:	4b2b      	ldr	r3, [pc, #172]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 8001302:	2200      	movs	r2, #0
 8001304:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001306:	4b2a      	ldr	r3, [pc, #168]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800130c:	4b28      	ldr	r3, [pc, #160]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 800130e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001312:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001314:	4b26      	ldr	r3, [pc, #152]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131a:	4b25      	ldr	r3, [pc, #148]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001320:	4823      	ldr	r0, [pc, #140]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 8001322:	f00a fe02 	bl	800bf2a <HAL_TIM_Base_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800132c:	f000 fc66 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001330:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001334:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001336:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800133a:	4619      	mov	r1, r3
 800133c:	481c      	ldr	r0, [pc, #112]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 800133e:	f00b f935 	bl	800c5ac <HAL_TIM_ConfigClockSource>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001348:	f000 fc58 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800134c:	4818      	ldr	r0, [pc, #96]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 800134e:	f00a febb 	bl	800c0c8 <HAL_TIM_PWM_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001358:	f000 fc50 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4811      	ldr	r0, [pc, #68]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 800136c:	f00b fdae 	bl	800cecc <HAL_TIMEx_MasterConfigSynchronization>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001376:	f000 fc41 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800137a:	2360      	movs	r3, #96	@ 0x60
 800137c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800138a:	463b      	mov	r3, r7
 800138c:	2200      	movs	r2, #0
 800138e:	4619      	mov	r1, r3
 8001390:	4807      	ldr	r0, [pc, #28]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 8001392:	f00a fff7 	bl	800c384 <HAL_TIM_PWM_ConfigChannel>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800139c:	f000 fc2e 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013a0:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <MX_TIM3_Init+0xe8>)
 80013a2:	f001 fa33 	bl	800280c <HAL_TIM_MspPostInit>

}
 80013a6:	bf00      	nop
 80013a8:	3738      	adds	r7, #56	@ 0x38
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20012d68 	.word	0x20012d68
 80013b4:	40000400 	.word	0x40000400

080013b8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08e      	sub	sp, #56	@ 0x38
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013cc:	f107 031c 	add.w	r3, r7, #28
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d8:	463b      	mov	r3, r7
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]
 80013e6:	615a      	str	r2, [r3, #20]
 80013e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013ea:	4b2d      	ldr	r3, [pc, #180]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 80013ec:	4a2d      	ldr	r2, [pc, #180]	@ (80014a4 <MX_TIM5_Init+0xec>)
 80013ee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013f0:	4b2b      	ldr	r3, [pc, #172]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f6:	4b2a      	ldr	r3, [pc, #168]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013fc:	4b28      	ldr	r3, [pc, #160]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 80013fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001402:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001404:	4b26      	ldr	r3, [pc, #152]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140a:	4b25      	ldr	r3, [pc, #148]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001410:	4823      	ldr	r0, [pc, #140]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 8001412:	f00a fd8a 	bl	800bf2a <HAL_TIM_Base_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800141c:	f000 fbee 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001424:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001426:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800142a:	4619      	mov	r1, r3
 800142c:	481c      	ldr	r0, [pc, #112]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 800142e:	f00b f8bd 	bl	800c5ac <HAL_TIM_ConfigClockSource>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001438:	f000 fbe0 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800143c:	4818      	ldr	r0, [pc, #96]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 800143e:	f00a fe43 	bl	800c0c8 <HAL_TIM_PWM_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001448:	f000 fbd8 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	4811      	ldr	r0, [pc, #68]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 800145c:	f00b fd36 	bl	800cecc <HAL_TIMEx_MasterConfigSynchronization>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001466:	f000 fbc9 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800146a:	2360      	movs	r3, #96	@ 0x60
 800146c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800147a:	463b      	mov	r3, r7
 800147c:	220c      	movs	r2, #12
 800147e:	4619      	mov	r1, r3
 8001480:	4807      	ldr	r0, [pc, #28]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 8001482:	f00a ff7f 	bl	800c384 <HAL_TIM_PWM_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800148c:	f000 fbb6 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001490:	4803      	ldr	r0, [pc, #12]	@ (80014a0 <MX_TIM5_Init+0xe8>)
 8001492:	f001 f9bb 	bl	800280c <HAL_TIM_MspPostInit>

}
 8001496:	bf00      	nop
 8001498:	3738      	adds	r7, #56	@ 0x38
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20012db4 	.word	0x20012db4
 80014a4:	40000c00 	.word	0x40000c00

080014a8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b088      	sub	sp, #32
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ae:	f107 0310 	add.w	r3, r7, #16
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014c6:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014c8:	4a20      	ldr	r2, [pc, #128]	@ (800154c <MX_TIM8_Init+0xa4>)
 80014ca:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80014cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014de:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e0:	4b19      	ldr	r3, [pc, #100]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ec:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80014f2:	4815      	ldr	r0, [pc, #84]	@ (8001548 <MX_TIM8_Init+0xa0>)
 80014f4:	f00a fd19 	bl	800bf2a <HAL_TIM_Base_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80014fe:	f000 fb7d 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001502:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001506:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001508:	f107 0310 	add.w	r3, r7, #16
 800150c:	4619      	mov	r1, r3
 800150e:	480e      	ldr	r0, [pc, #56]	@ (8001548 <MX_TIM8_Init+0xa0>)
 8001510:	f00b f84c 	bl	800c5ac <HAL_TIM_ConfigClockSource>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800151a:	f000 fb6f 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	4619      	mov	r1, r3
 800152e:	4806      	ldr	r0, [pc, #24]	@ (8001548 <MX_TIM8_Init+0xa0>)
 8001530:	f00b fccc 	bl	800cecc <HAL_TIMEx_MasterConfigSynchronization>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800153a:	f000 fb5f 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	3720      	adds	r7, #32
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20012e00 	.word	0x20012e00
 800154c:	40010400 	.word	0x40010400

08001550 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
 8001564:	615a      	str	r2, [r3, #20]
 8001566:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001568:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_TIM12_Init+0x84>)
 800156a:	4a1b      	ldr	r2, [pc, #108]	@ (80015d8 <MX_TIM12_Init+0x88>)
 800156c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800156e:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <MX_TIM12_Init+0x84>)
 8001570:	2200      	movs	r2, #0
 8001572:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001574:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <MX_TIM12_Init+0x84>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_TIM12_Init+0x84>)
 800157c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001580:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_TIM12_Init+0x84>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_TIM12_Init+0x84>)
 800158a:	2200      	movs	r2, #0
 800158c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800158e:	4811      	ldr	r0, [pc, #68]	@ (80015d4 <MX_TIM12_Init+0x84>)
 8001590:	f00a fd9a 	bl	800c0c8 <HAL_TIM_PWM_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800159a:	f000 fb2f 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800159e:	2360      	movs	r3, #96	@ 0x60
 80015a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	2200      	movs	r2, #0
 80015b2:	4619      	mov	r1, r3
 80015b4:	4807      	ldr	r0, [pc, #28]	@ (80015d4 <MX_TIM12_Init+0x84>)
 80015b6:	f00a fee5 	bl	800c384 <HAL_TIM_PWM_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80015c0:	f000 fb1c 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80015c4:	4803      	ldr	r0, [pc, #12]	@ (80015d4 <MX_TIM12_Init+0x84>)
 80015c6:	f001 f921 	bl	800280c <HAL_TIM_MspPostInit>

}
 80015ca:	bf00      	nop
 80015cc:	3720      	adds	r7, #32
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20012e4c 	.word	0x20012e4c
 80015d8:	40001800 	.word	0x40001800

080015dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e0:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 80015e2:	4a15      	ldr	r2, [pc, #84]	@ (8001638 <MX_USART1_UART_Init+0x5c>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015e6:	4b13      	ldr	r3, [pc, #76]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b0b      	ldr	r3, [pc, #44]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001612:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 8001614:	2200      	movs	r2, #0
 8001616:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 800161a:	2200      	movs	r2, #0
 800161c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <MX_USART1_UART_Init+0x58>)
 8001620:	f00b fd7e 	bl	800d120 <HAL_UART_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800162a:	f000 fae7 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20012e98 	.word	0x20012e98
 8001638:	40011000 	.word	0x40011000

0800163c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001642:	4a15      	ldr	r2, [pc, #84]	@ (8001698 <MX_USART6_UART_Init+0x5c>)
 8001644:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001646:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001648:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800164c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800164e:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001656:	2200      	movs	r2, #0
 8001658:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001662:	220c      	movs	r2, #12
 8001664:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001666:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 800166e:	2200      	movs	r2, #0
 8001670:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001674:	2200      	movs	r2, #0
 8001676:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 800167a:	2200      	movs	r2, #0
 800167c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <MX_USART6_UART_Init+0x58>)
 8001680:	f00b fd4e 	bl	800d120 <HAL_UART_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800168a:	f000 fab7 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20012f20 	.word	0x20012f20
 8001698:	40011400 	.word	0x40011400

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016a2:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <MX_DMA_Init+0x48>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a0f      	ldr	r2, [pc, #60]	@ (80016e4 <MX_DMA_Init+0x48>)
 80016a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b0d      	ldr	r3, [pc, #52]	@ (80016e4 <MX_DMA_Init+0x48>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2105      	movs	r1, #5
 80016be:	203c      	movs	r0, #60	@ 0x3c
 80016c0:	f002 f898 	bl	80037f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016c4:	203c      	movs	r0, #60	@ 0x3c
 80016c6:	f002 f8b1 	bl	800382c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2105      	movs	r1, #5
 80016ce:	2045      	movs	r0, #69	@ 0x45
 80016d0:	f002 f890 	bl	80037f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80016d4:	2045      	movs	r0, #69	@ 0x45
 80016d6:	f002 f8a9 	bl	800382c <HAL_NVIC_EnableIRQ>

}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
 80016fc:	615a      	str	r2, [r3, #20]
 80016fe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001700:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <MX_FMC_Init+0x98>)
 8001702:	4a20      	ldr	r2, [pc, #128]	@ (8001784 <MX_FMC_Init+0x9c>)
 8001704:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001706:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <MX_FMC_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <MX_FMC_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001712:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <MX_FMC_Init+0x98>)
 8001714:	2204      	movs	r2, #4
 8001716:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001718:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <MX_FMC_Init+0x98>)
 800171a:	2210      	movs	r2, #16
 800171c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800171e:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <MX_FMC_Init+0x98>)
 8001720:	2240      	movs	r2, #64	@ 0x40
 8001722:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001724:	4b16      	ldr	r3, [pc, #88]	@ (8001780 <MX_FMC_Init+0x98>)
 8001726:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800172a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800172c:	4b14      	ldr	r3, [pc, #80]	@ (8001780 <MX_FMC_Init+0x98>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001732:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <MX_FMC_Init+0x98>)
 8001734:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001738:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <MX_FMC_Init+0x98>)
 800173c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001740:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <MX_FMC_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001748:	2302      	movs	r3, #2
 800174a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800174c:	2307      	movs	r3, #7
 800174e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001750:	2304      	movs	r3, #4
 8001752:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001754:	2307      	movs	r3, #7
 8001756:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001758:	2303      	movs	r3, #3
 800175a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001760:	2302      	movs	r3, #2
 8001762:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	4619      	mov	r1, r3
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <MX_FMC_Init+0x98>)
 800176a:	f00a faa2 	bl	800bcb2 <HAL_SDRAM_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001774:	f000 fa42 	bl	8001bfc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001778:	bf00      	nop
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20012fa8 	.word	0x20012fa8
 8001784:	a0000140 	.word	0xa0000140

08001788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b090      	sub	sp, #64	@ 0x40
 800178c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800179e:	4bb0      	ldr	r3, [pc, #704]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4aaf      	ldr	r2, [pc, #700]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4bad      	ldr	r3, [pc, #692]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0310 	and.w	r3, r3, #16
 80017b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017b6:	4baa      	ldr	r3, [pc, #680]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4aa9      	ldr	r2, [pc, #676]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4ba7      	ldr	r3, [pc, #668]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80017cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ce:	4ba4      	ldr	r3, [pc, #656]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	4aa3      	ldr	r2, [pc, #652]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017d4:	f043 0302 	orr.w	r3, r3, #2
 80017d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017da:	4ba1      	ldr	r3, [pc, #644]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	623b      	str	r3, [r7, #32]
 80017e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e6:	4b9e      	ldr	r3, [pc, #632]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a9d      	ldr	r2, [pc, #628]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017ec:	f043 0308 	orr.w	r3, r3, #8
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b9b      	ldr	r3, [pc, #620]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fe:	4b98      	ldr	r3, [pc, #608]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a97      	ldr	r2, [pc, #604]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b95      	ldr	r3, [pc, #596]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	61bb      	str	r3, [r7, #24]
 8001814:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b92      	ldr	r3, [pc, #584]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a91      	ldr	r2, [pc, #580]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b8f      	ldr	r3, [pc, #572]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800182e:	4b8c      	ldr	r3, [pc, #560]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	4a8b      	ldr	r2, [pc, #556]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001834:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001838:	6313      	str	r3, [r2, #48]	@ 0x30
 800183a:	4b89      	ldr	r3, [pc, #548]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001846:	4b86      	ldr	r3, [pc, #536]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a85      	ldr	r2, [pc, #532]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b83      	ldr	r3, [pc, #524]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800185e:	4b80      	ldr	r3, [pc, #512]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	4a7f      	ldr	r2, [pc, #508]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001864:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001868:	6313      	str	r3, [r2, #48]	@ 0x30
 800186a:	4b7d      	ldr	r3, [pc, #500]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001876:	4b7a      	ldr	r3, [pc, #488]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	4a79      	ldr	r2, [pc, #484]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800187c:	f043 0320 	orr.w	r3, r3, #32
 8001880:	6313      	str	r3, [r2, #48]	@ 0x30
 8001882:	4b77      	ldr	r3, [pc, #476]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	f003 0320 	and.w	r3, r3, #32
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188e:	4b74      	ldr	r3, [pc, #464]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a73      	ldr	r2, [pc, #460]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 8001894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b71      	ldr	r3, [pc, #452]	@ (8001a60 <MX_GPIO_Init+0x2d8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80018a6:	2201      	movs	r2, #1
 80018a8:	2120      	movs	r1, #32
 80018aa:	486e      	ldr	r0, [pc, #440]	@ (8001a64 <MX_GPIO_Init+0x2dc>)
 80018ac:	f003 fc32 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	210c      	movs	r1, #12
 80018b4:	486c      	ldr	r0, [pc, #432]	@ (8001a68 <MX_GPIO_Init+0x2e0>)
 80018b6:	f003 fc2d 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80018ba:	2201      	movs	r2, #1
 80018bc:	2108      	movs	r1, #8
 80018be:	486b      	ldr	r0, [pc, #428]	@ (8001a6c <MX_GPIO_Init+0x2e4>)
 80018c0:	f003 fc28 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80018c4:	2201      	movs	r2, #1
 80018c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018ca:	4867      	ldr	r0, [pc, #412]	@ (8001a68 <MX_GPIO_Init+0x2e0>)
 80018cc:	f003 fc22 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80018d0:	2200      	movs	r2, #0
 80018d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018d6:	4866      	ldr	r0, [pc, #408]	@ (8001a70 <MX_GPIO_Init+0x2e8>)
 80018d8:	f003 fc1c 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80018dc:	2200      	movs	r2, #0
 80018de:	21c8      	movs	r1, #200	@ 0xc8
 80018e0:	4864      	ldr	r0, [pc, #400]	@ (8001a74 <MX_GPIO_Init+0x2ec>)
 80018e2:	f003 fc17 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80018e6:	2308      	movs	r3, #8
 80018e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ea:	2300      	movs	r3, #0
 80018ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f6:	4619      	mov	r1, r3
 80018f8:	485f      	ldr	r0, [pc, #380]	@ (8001a78 <MX_GPIO_Init+0x2f0>)
 80018fa:	f003 fa47 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80018fe:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001902:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001910:	230a      	movs	r3, #10
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001918:	4619      	mov	r1, r3
 800191a:	4858      	ldr	r0, [pc, #352]	@ (8001a7c <MX_GPIO_Init+0x2f4>)
 800191c:	f003 fa36 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001926:	2300      	movs	r3, #0
 8001928:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800192e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001932:	4619      	mov	r1, r3
 8001934:	4852      	ldr	r0, [pc, #328]	@ (8001a80 <MX_GPIO_Init+0x2f8>)
 8001936:	f003 fa29 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800193a:	2340      	movs	r3, #64	@ 0x40
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800193e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001942:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001948:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194c:	4619      	mov	r1, r3
 800194e:	4845      	ldr	r0, [pc, #276]	@ (8001a64 <MX_GPIO_Init+0x2dc>)
 8001950:	f003 fa1c 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001954:	2320      	movs	r3, #32
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001958:	2301      	movs	r3, #1
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001964:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001968:	4619      	mov	r1, r3
 800196a:	483e      	ldr	r0, [pc, #248]	@ (8001a64 <MX_GPIO_Init+0x2dc>)
 800196c:	f003 fa0e 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001970:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001976:	2301      	movs	r3, #1
 8001978:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2300      	movs	r3, #0
 8001980:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001986:	4619      	mov	r1, r3
 8001988:	4837      	ldr	r0, [pc, #220]	@ (8001a68 <MX_GPIO_Init+0x2e0>)
 800198a:	f003 f9ff 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800198e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001994:	2300      	movs	r3, #0
 8001996:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800199c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a0:	4619      	mov	r1, r3
 80019a2:	4838      	ldr	r0, [pc, #224]	@ (8001a84 <MX_GPIO_Init+0x2fc>)
 80019a4:	f003 f9f2 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019a8:	2308      	movs	r3, #8
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019bc:	4619      	mov	r1, r3
 80019be:	482b      	ldr	r0, [pc, #172]	@ (8001a6c <MX_GPIO_Init+0x2e4>)
 80019c0:	f003 f9e4 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80019c4:	2310      	movs	r3, #16
 80019c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c8:	2300      	movs	r3, #0
 80019ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d4:	4619      	mov	r1, r3
 80019d6:	4823      	ldr	r0, [pc, #140]	@ (8001a64 <MX_GPIO_Init+0x2dc>)
 80019d8:	f003 f9d8 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80019dc:	f248 0304 	movw	r3, #32772	@ 0x8004
 80019e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e2:	2300      	movs	r3, #0
 80019e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ee:	4619      	mov	r1, r3
 80019f0:	481f      	ldr	r0, [pc, #124]	@ (8001a70 <MX_GPIO_Init+0x2e8>)
 80019f2:	f003 f9cb 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80019f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fc:	2301      	movs	r3, #1
 80019fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a04:	2300      	movs	r3, #0
 8001a06:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4818      	ldr	r0, [pc, #96]	@ (8001a70 <MX_GPIO_Init+0x2e8>)
 8001a10:	f003 f9bc 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001a14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a1a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a28:	4619      	mov	r1, r3
 8001a2a:	480f      	ldr	r0, [pc, #60]	@ (8001a68 <MX_GPIO_Init+0x2e0>)
 8001a2c:	f003 f9ae 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a30:	2310      	movs	r3, #16
 8001a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a40:	230a      	movs	r3, #10
 8001a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4809      	ldr	r0, [pc, #36]	@ (8001a70 <MX_GPIO_Init+0x2e8>)
 8001a4c:	f003 f99e 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001a50:	23c8      	movs	r3, #200	@ 0xc8
 8001a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a54:	2301      	movs	r3, #1
 8001a56:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a5c:	e014      	b.n	8001a88 <MX_GPIO_Init+0x300>
 8001a5e:	bf00      	nop
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40020c00 	.word	0x40020c00
 8001a68:	40022000 	.word	0x40022000
 8001a6c:	40022800 	.word	0x40022800
 8001a70:	40021c00 	.word	0x40021c00
 8001a74:	40021800 	.word	0x40021800
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40020400 	.word	0x40020400
 8001a80:	40022400 	.word	0x40022400
 8001a84:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a90:	4619      	mov	r1, r3
 8001a92:	4819      	ldr	r0, [pc, #100]	@ (8001af8 <MX_GPIO_Init+0x370>)
 8001a94:	f003 f97a 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001a98:	2305      	movs	r3, #5
 8001a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001aa8:	230a      	movs	r3, #10
 8001aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4812      	ldr	r0, [pc, #72]	@ (8001afc <MX_GPIO_Init+0x374>)
 8001ab4:	f003 f96a 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001ab8:	2304      	movs	r3, #4
 8001aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <MX_GPIO_Init+0x370>)
 8001acc:	f003 f95e 	bl	8004d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001ad0:	2328      	movs	r3, #40	@ 0x28
 8001ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ae0:	230a      	movs	r3, #10
 8001ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <MX_GPIO_Init+0x378>)
 8001aec:	f003 f94e 	bl	8004d8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001af0:	bf00      	nop
 8001af2:	3740      	adds	r7, #64	@ 0x40
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40021800 	.word	0x40021800
 8001afc:	40020800 	.word	0x40020800
 8001b00:	40020000 	.word	0x40020000

08001b04 <HAL_SAI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_B)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a06      	ldr	r2, [pc, #24]	@ (8001b2c <HAL_SAI_RxCpltCallback+0x28>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d104      	bne.n	8001b20 <HAL_SAI_RxCpltCallback+0x1c>
  {
    // Invalidate D-Cache for the Receive Buffer so the CPU sees new DMA data
    //SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuffer, AUDIO_BUFFER_SIZE * sizeof(int16_t));

    RxCallbackCount++;
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_SAI_RxCpltCallback+0x2c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a04      	ldr	r2, [pc, #16]	@ (8001b30 <HAL_SAI_RxCpltCallback+0x2c>)
 8001b1e:	6013      	str	r3, [r2, #0]
  }
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	40015c24 	.word	0x40015c24
 8001b30:	20012fe0 	.word	0x20012fe0

08001b34 <User_MPU_Config>:

void User_MPU_Config(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b3a:	463b      	mov	r3, r7
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b46:	f001 fe7f 	bl	8003848 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001b56:	231f      	movs	r3, #31
 8001b58:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001b5a:	2387      	movs	r3, #135	@ 0x87
 8001b5c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001b62:	2303      	movs	r3, #3
 8001b64:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b76:	463b      	mov	r3, r7
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f001 fe9d 	bl	80038b8 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <User_MPU_Config+0x8c>)
 8001b88:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001b8a:	230e      	movs	r3, #14
 8001b8c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001b92:	2301      	movs	r3, #1
 8001b94:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001b96:	2303      	movs	r3, #3
 8001b98:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001baa:	463b      	mov	r3, r7
 8001bac:	4618      	mov	r0, r3
 8001bae:	f001 fe83 	bl	80038b8 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001bb2:	2004      	movs	r0, #4
 8001bb4:	f001 fe60 	bl	8003878 <HAL_MPU_Enable>
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20010000 	.word	0x20010000

08001bc4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001bcc:	f012 fec2 	bl	8014954 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	f010 fbbd 	bl	8012350 <osDelay>
 8001bd6:	e7fb      	b.n	8001bd0 <StartDefaultTask+0xc>

08001bd8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a04      	ldr	r2, [pc, #16]	@ (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d101      	bne.n	8001bee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001bea:	f001 fa6f 	bl	80030cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40001000 	.word	0x40001000

08001bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c00:	b672      	cpsid	i
}
 8001c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <Error_Handler+0x8>

08001c08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	4a10      	ldr	r2, [pc, #64]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <HAL_MspInit+0x4c>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	210f      	movs	r1, #15
 8001c42:	f06f 0001 	mvn.w	r0, #1
 8001c46:	f001 fdd5 	bl	80037f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800

08001c58 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	@ 0x28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a21      	ldr	r2, [pc, #132]	@ (8001cfc <HAL_ADC_MspInit+0xa4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d13c      	bne.n	8001cf4 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	4a20      	ldr	r2, [pc, #128]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001c80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c86:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c92:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	4a1a      	ldr	r2, [pc, #104]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001c98:	f043 0320 	orr.w	r3, r3, #32
 8001c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9e:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	f003 0320 	and.w	r3, r3, #32
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	4a14      	ldr	r2, [pc, #80]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb6:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_ADC_MspInit+0xa8>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001cc2:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001cc6:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cd0:	f107 0314 	add.w	r3, r7, #20
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	480b      	ldr	r0, [pc, #44]	@ (8001d04 <HAL_ADC_MspInit+0xac>)
 8001cd8:	f003 f858 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	@ (8001d08 <HAL_ADC_MspInit+0xb0>)
 8001cf0:	f003 f84c 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	@ 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40012200 	.word	0x40012200
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40021400 	.word	0x40021400
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <HAL_CRC_MspInit+0x38>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d10b      	bne.n	8001d36 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <HAL_CRC_MspInit+0x3c>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	4a09      	ldr	r2, [pc, #36]	@ (8001d48 <HAL_CRC_MspInit+0x3c>)
 8001d24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2a:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <HAL_CRC_MspInit+0x3c>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001d36:	bf00      	nop
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40023000 	.word	0x40023000
 8001d48:	40023800 	.word	0x40023800

08001d4c <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08e      	sub	sp, #56	@ 0x38
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a50      	ldr	r2, [pc, #320]	@ (8001eac <HAL_DCMI_MspInit+0x160>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	f040 809a 	bne.w	8001ea4 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001d70:	4b4f      	ldr	r3, [pc, #316]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d74:	4a4e      	ldr	r2, [pc, #312]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	623b      	str	r3, [r7, #32]
 8001d86:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d88:	4b49      	ldr	r3, [pc, #292]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	4a48      	ldr	r2, [pc, #288]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d8e:	f043 0310 	orr.w	r3, r3, #16
 8001d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d94:	4b46      	ldr	r3, [pc, #280]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d98:	f003 0310 	and.w	r3, r3, #16
 8001d9c:	61fb      	str	r3, [r7, #28]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da0:	4b43      	ldr	r3, [pc, #268]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da4:	4a42      	ldr	r2, [pc, #264]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001da6:	f043 0308 	orr.w	r3, r3, #8
 8001daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dac:	4b40      	ldr	r3, [pc, #256]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	f003 0308 	and.w	r3, r3, #8
 8001db4:	61bb      	str	r3, [r7, #24]
 8001db6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001db8:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dd0:	4b37      	ldr	r3, [pc, #220]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd4:	4a36      	ldr	r2, [pc, #216]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ddc:	4b34      	ldr	r3, [pc, #208]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001de4:	613b      	str	r3, [r7, #16]
 8001de6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de8:	4b31      	ldr	r3, [pc, #196]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dec:	4a30      	ldr	r2, [pc, #192]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df4:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb0 <HAL_DCMI_MspInit+0x164>)
 8001df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001e00:	2360      	movs	r3, #96	@ 0x60
 8001e02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e10:	230d      	movs	r3, #13
 8001e12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4826      	ldr	r0, [pc, #152]	@ (8001eb4 <HAL_DCMI_MspInit+0x168>)
 8001e1c:	f002 ffb6 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001e20:	2308      	movs	r3, #8
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e30:	230d      	movs	r3, #13
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001e34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e38:	4619      	mov	r1, r3
 8001e3a:	481f      	ldr	r0, [pc, #124]	@ (8001eb8 <HAL_DCMI_MspInit+0x16c>)
 8001e3c:	f002 ffa6 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001e40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e46:	2302      	movs	r3, #2
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e52:	230d      	movs	r3, #13
 8001e54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001e56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4817      	ldr	r0, [pc, #92]	@ (8001ebc <HAL_DCMI_MspInit+0x170>)
 8001e5e:	f002 ff95 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001e62:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001e66:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e74:	230d      	movs	r3, #13
 8001e76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4810      	ldr	r0, [pc, #64]	@ (8001ec0 <HAL_DCMI_MspInit+0x174>)
 8001e80:	f002 ff84 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001e84:	2350      	movs	r3, #80	@ 0x50
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e94:	230d      	movs	r3, #13
 8001e96:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4809      	ldr	r0, [pc, #36]	@ (8001ec4 <HAL_DCMI_MspInit+0x178>)
 8001ea0:	f002 ff74 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001ea4:	bf00      	nop
 8001ea6:	3738      	adds	r7, #56	@ 0x38
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	50050000 	.word	0x50050000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40020c00 	.word	0x40020c00
 8001ebc:	40021800 	.word	0x40021800
 8001ec0:	40021c00 	.word	0x40021c00
 8001ec4:	40020000 	.word	0x40020000

08001ec8 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <HAL_DMA2D_MspInit+0x44>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d113      	bne.n	8001f02 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <HAL_DMA2D_MspInit+0x48>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	4a0c      	ldr	r2, [pc, #48]	@ (8001f10 <HAL_DMA2D_MspInit+0x48>)
 8001ee0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_DMA2D_MspInit+0x48>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	205a      	movs	r0, #90	@ 0x5a
 8001ef8:	f001 fc7c 	bl	80037f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001efc:	205a      	movs	r0, #90	@ 0x5a
 8001efe:	f001 fc95 	bl	800382c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	4002b000 	.word	0x4002b000
 8001f10:	40023800 	.word	0x40023800

08001f14 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08e      	sub	sp, #56	@ 0x38
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a3f      	ldr	r2, [pc, #252]	@ (8002030 <HAL_ETH_MspInit+0x11c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d178      	bne.n	8002028 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001f36:	4b3f      	ldr	r3, [pc, #252]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a3e      	ldr	r2, [pc, #248]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b3c      	ldr	r3, [pc, #240]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4a:	623b      	str	r3, [r7, #32]
 8001f4c:	6a3b      	ldr	r3, [r7, #32]
 8001f4e:	4b39      	ldr	r3, [pc, #228]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a38      	ldr	r2, [pc, #224]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f54:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b36      	ldr	r3, [pc, #216]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f62:	61fb      	str	r3, [r7, #28]
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	4b33      	ldr	r3, [pc, #204]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	4a32      	ldr	r2, [pc, #200]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f72:	4b30      	ldr	r3, [pc, #192]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f7a:	61bb      	str	r3, [r7, #24]
 8001f7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f7e:	4b2d      	ldr	r3, [pc, #180]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a2c      	ldr	r2, [pc, #176]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f96:	4b27      	ldr	r3, [pc, #156]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	4a26      	ldr	r2, [pc, #152]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa2:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	4a20      	ldr	r2, [pc, #128]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fba:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <HAL_ETH_MspInit+0x120>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001fc6:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001fca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fd8:	230b      	movs	r3, #11
 8001fda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4815      	ldr	r0, [pc, #84]	@ (8002038 <HAL_ETH_MspInit+0x124>)
 8001fe4:	f002 fed2 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001fe8:	2332      	movs	r3, #50	@ 0x32
 8001fea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ff8:	230b      	movs	r3, #11
 8001ffa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ffc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002000:	4619      	mov	r1, r3
 8002002:	480e      	ldr	r0, [pc, #56]	@ (800203c <HAL_ETH_MspInit+0x128>)
 8002004:	f002 fec2 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002008:	2386      	movs	r3, #134	@ 0x86
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002014:	2302      	movs	r3, #2
 8002016:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002018:	230b      	movs	r3, #11
 800201a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002020:	4619      	mov	r1, r3
 8002022:	4807      	ldr	r0, [pc, #28]	@ (8002040 <HAL_ETH_MspInit+0x12c>)
 8002024:	f002 feb2 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002028:	bf00      	nop
 800202a:	3738      	adds	r7, #56	@ 0x38
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40028000 	.word	0x40028000
 8002034:	40023800 	.word	0x40023800
 8002038:	40021800 	.word	0x40021800
 800203c:	40020800 	.word	0x40020800
 8002040:	40020000 	.word	0x40020000

08002044 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b0ac      	sub	sp, #176	@ 0xb0
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800205c:	f107 0318 	add.w	r3, r7, #24
 8002060:	2284      	movs	r2, #132	@ 0x84
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f013 f819 	bl	801509c <memset>
  if(hi2c->Instance==I2C1)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a44      	ldr	r2, [pc, #272]	@ (8002180 <HAL_I2C_MspInit+0x13c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d13d      	bne.n	80020f0 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002074:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002078:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800207a:	2300      	movs	r3, #0
 800207c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800207e:	f107 0318 	add.w	r3, r7, #24
 8002082:	4618      	mov	r0, r3
 8002084:	f006 ff16 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800208e:	f7ff fdb5 	bl	8001bfc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002092:	4b3c      	ldr	r3, [pc, #240]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a3b      	ldr	r2, [pc, #236]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b39      	ldr	r3, [pc, #228]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80020aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020b2:	2312      	movs	r3, #18
 80020b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b8:	2301      	movs	r3, #1
 80020ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020be:	2300      	movs	r3, #0
 80020c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020c4:	2304      	movs	r3, #4
 80020c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020ce:	4619      	mov	r1, r3
 80020d0:	482d      	ldr	r0, [pc, #180]	@ (8002188 <HAL_I2C_MspInit+0x144>)
 80020d2:	f002 fe5b 	bl	8004d8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a2a      	ldr	r2, [pc, #168]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 80020dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80020ee:	e042      	b.n	8002176 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a25      	ldr	r2, [pc, #148]	@ (800218c <HAL_I2C_MspInit+0x148>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d13d      	bne.n	8002176 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80020fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002100:	2300      	movs	r3, #0
 8002102:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002106:	f107 0318 	add.w	r3, r7, #24
 800210a:	4618      	mov	r0, r3
 800210c:	f006 fed2 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002116:	f7ff fd71 	bl	8001bfc <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800211a:	4b1a      	ldr	r3, [pc, #104]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a19      	ldr	r2, [pc, #100]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b17      	ldr	r3, [pc, #92]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002132:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002136:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800213a:	2312      	movs	r3, #18
 800213c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002140:	2301      	movs	r3, #1
 8002142:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002146:	2303      	movs	r3, #3
 8002148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800214c:	2304      	movs	r3, #4
 800214e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002152:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002156:	4619      	mov	r1, r3
 8002158:	480d      	ldr	r0, [pc, #52]	@ (8002190 <HAL_I2C_MspInit+0x14c>)
 800215a:	f002 fe17 	bl	8004d8c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800215e:	4b09      	ldr	r3, [pc, #36]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a08      	ldr	r2, [pc, #32]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 8002164:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <HAL_I2C_MspInit+0x140>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
}
 8002176:	bf00      	nop
 8002178:	37b0      	adds	r7, #176	@ 0xb0
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40005400 	.word	0x40005400
 8002184:	40023800 	.word	0x40023800
 8002188:	40020400 	.word	0x40020400
 800218c:	40005c00 	.word	0x40005c00
 8002190:	40021c00 	.word	0x40021c00

08002194 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08e      	sub	sp, #56	@ 0x38
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a55      	ldr	r2, [pc, #340]	@ (8002308 <HAL_LTDC_MspInit+0x174>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	f040 80a3 	bne.w	80022fe <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80021b8:	4b54      	ldr	r3, [pc, #336]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021bc:	4a53      	ldr	r2, [pc, #332]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80021c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80021c4:	4b51      	ldr	r3, [pc, #324]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021cc:	623b      	str	r3, [r7, #32]
 80021ce:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021d0:	4b4e      	ldr	r3, [pc, #312]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	4a4d      	ldr	r2, [pc, #308]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021d6:	f043 0310 	orr.w	r3, r3, #16
 80021da:	6313      	str	r3, [r2, #48]	@ 0x30
 80021dc:	4b4b      	ldr	r3, [pc, #300]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e0:	f003 0310 	and.w	r3, r3, #16
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80021e8:	4b48      	ldr	r3, [pc, #288]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ec:	4a47      	ldr	r2, [pc, #284]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f4:	4b45      	ldr	r3, [pc, #276]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002200:	4b42      	ldr	r3, [pc, #264]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002204:	4a41      	ldr	r2, [pc, #260]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 8002206:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800220a:	6313      	str	r3, [r2, #48]	@ 0x30
 800220c:	4b3f      	ldr	r3, [pc, #252]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002218:	4b3c      	ldr	r3, [pc, #240]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	4a3b      	ldr	r2, [pc, #236]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 800221e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002222:	6313      	str	r3, [r2, #48]	@ 0x30
 8002224:	4b39      	ldr	r3, [pc, #228]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002230:	4b36      	ldr	r3, [pc, #216]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 8002232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002234:	4a35      	ldr	r2, [pc, #212]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 8002236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800223a:	6313      	str	r3, [r2, #48]	@ 0x30
 800223c:	4b33      	ldr	r3, [pc, #204]	@ (800230c <HAL_LTDC_MspInit+0x178>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002248:	2310      	movs	r3, #16
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224c:	2302      	movs	r3, #2
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002258:	230e      	movs	r3, #14
 800225a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800225c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002260:	4619      	mov	r1, r3
 8002262:	482b      	ldr	r0, [pc, #172]	@ (8002310 <HAL_LTDC_MspInit+0x17c>)
 8002264:	f002 fd92 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002268:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226e:	2302      	movs	r3, #2
 8002270:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002276:	2300      	movs	r3, #0
 8002278:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800227a:	230e      	movs	r3, #14
 800227c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800227e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002282:	4619      	mov	r1, r3
 8002284:	4823      	ldr	r0, [pc, #140]	@ (8002314 <HAL_LTDC_MspInit+0x180>)
 8002286:	f002 fd81 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800228a:	23f7      	movs	r3, #247	@ 0xf7
 800228c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228e:	2302      	movs	r3, #2
 8002290:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800229a:	230e      	movs	r3, #14
 800229c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800229e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a2:	4619      	mov	r1, r3
 80022a4:	481c      	ldr	r0, [pc, #112]	@ (8002318 <HAL_LTDC_MspInit+0x184>)
 80022a6:	f002 fd71 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80022aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b0:	2302      	movs	r3, #2
 80022b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b8:	2300      	movs	r3, #0
 80022ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022bc:	2309      	movs	r3, #9
 80022be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80022c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022c4:	4619      	mov	r1, r3
 80022c6:	4815      	ldr	r0, [pc, #84]	@ (800231c <HAL_LTDC_MspInit+0x188>)
 80022c8:	f002 fd60 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80022cc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022da:	2300      	movs	r3, #0
 80022dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022de:	230e      	movs	r3, #14
 80022e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80022e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e6:	4619      	mov	r1, r3
 80022e8:	480d      	ldr	r0, [pc, #52]	@ (8002320 <HAL_LTDC_MspInit+0x18c>)
 80022ea:	f002 fd4f 	bl	8004d8c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2105      	movs	r1, #5
 80022f2:	2058      	movs	r0, #88	@ 0x58
 80022f4:	f001 fa7e 	bl	80037f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80022f8:	2058      	movs	r0, #88	@ 0x58
 80022fa:	f001 fa97 	bl	800382c <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80022fe:	bf00      	nop
 8002300:	3738      	adds	r7, #56	@ 0x38
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40016800 	.word	0x40016800
 800230c:	40023800 	.word	0x40023800
 8002310:	40021000 	.word	0x40021000
 8002314:	40022400 	.word	0x40022400
 8002318:	40022800 	.word	0x40022800
 800231c:	40021800 	.word	0x40021800
 8002320:	40022000 	.word	0x40022000

08002324 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08c      	sub	sp, #48	@ 0x30
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 031c 	add.w	r3, r7, #28
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a3b      	ldr	r2, [pc, #236]	@ (8002430 <HAL_QSPI_MspInit+0x10c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d170      	bne.n	8002428 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002346:	4b3b      	ldr	r3, [pc, #236]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800234a:	4a3a      	ldr	r2, [pc, #232]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	6393      	str	r3, [r2, #56]	@ 0x38
 8002352:	4b38      	ldr	r3, [pc, #224]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	61bb      	str	r3, [r7, #24]
 800235c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800235e:	4b35      	ldr	r3, [pc, #212]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a34      	ldr	r2, [pc, #208]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002364:	f043 0310 	orr.w	r3, r3, #16
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b32      	ldr	r3, [pc, #200]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0310 	and.w	r3, r3, #16
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	4b2f      	ldr	r3, [pc, #188]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a2e      	ldr	r2, [pc, #184]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 800237c:	f043 0302 	orr.w	r3, r3, #2
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b2c      	ldr	r3, [pc, #176]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800238e:	4b29      	ldr	r3, [pc, #164]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	4a28      	ldr	r2, [pc, #160]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6313      	str	r3, [r2, #48]	@ 0x30
 800239a:	4b26      	ldr	r3, [pc, #152]	@ (8002434 <HAL_QSPI_MspInit+0x110>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80023a6:	2304      	movs	r3, #4
 80023a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b2:	2303      	movs	r3, #3
 80023b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80023b6:	2309      	movs	r3, #9
 80023b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80023ba:	f107 031c 	add.w	r3, r7, #28
 80023be:	4619      	mov	r1, r3
 80023c0:	481d      	ldr	r0, [pc, #116]	@ (8002438 <HAL_QSPI_MspInit+0x114>)
 80023c2:	f002 fce3 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80023c6:	2340      	movs	r3, #64	@ 0x40
 80023c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80023d6:	230a      	movs	r3, #10
 80023d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 031c 	add.w	r3, r7, #28
 80023de:	4619      	mov	r1, r3
 80023e0:	4816      	ldr	r0, [pc, #88]	@ (800243c <HAL_QSPI_MspInit+0x118>)
 80023e2:	f002 fcd3 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023e6:	2304      	movs	r3, #4
 80023e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ea:	2302      	movs	r3, #2
 80023ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f2:	2303      	movs	r3, #3
 80023f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80023f6:	2309      	movs	r3, #9
 80023f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	4619      	mov	r1, r3
 8002400:	480e      	ldr	r0, [pc, #56]	@ (800243c <HAL_QSPI_MspInit+0x118>)
 8002402:	f002 fcc3 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002406:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002418:	2309      	movs	r3, #9
 800241a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	4619      	mov	r1, r3
 8002422:	4807      	ldr	r0, [pc, #28]	@ (8002440 <HAL_QSPI_MspInit+0x11c>)
 8002424:	f002 fcb2 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002428:	bf00      	nop
 800242a:	3730      	adds	r7, #48	@ 0x30
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	a0001000 	.word	0xa0001000
 8002434:	40023800 	.word	0x40023800
 8002438:	40021000 	.word	0x40021000
 800243c:	40020400 	.word	0x40020400
 8002440:	40020c00 	.word	0x40020c00

08002444 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0a4      	sub	sp, #144	@ 0x90
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800244c:	f107 030c 	add.w	r3, r7, #12
 8002450:	2284      	movs	r2, #132	@ 0x84
 8002452:	2100      	movs	r1, #0
 8002454:	4618      	mov	r0, r3
 8002456:	f012 fe21 	bl	801509c <memset>
  if(hrtc->Instance==RTC)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a0e      	ldr	r2, [pc, #56]	@ (8002498 <HAL_RTC_MspInit+0x54>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d114      	bne.n	800248e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002464:	2320      	movs	r3, #32
 8002466:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002468:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800246c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	4618      	mov	r0, r3
 8002474:	f006 fd1e 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800247e:	f7ff fbbd 	bl	8001bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_RTC_MspInit+0x58>)
 8002484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002486:	4a05      	ldr	r2, [pc, #20]	@ (800249c <HAL_RTC_MspInit+0x58>)
 8002488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800248c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800248e:	bf00      	nop
 8002490:	3790      	adds	r7, #144	@ 0x90
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40002800 	.word	0x40002800
 800249c:	40023800 	.word	0x40023800

080024a0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a25      	ldr	r2, [pc, #148]	@ (8002554 <HAL_SD_MspInit+0xb4>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d144      	bne.n	800254c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80024c2:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c6:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ce:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024da:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	4a1e      	ldr	r2, [pc, #120]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024f2:	4b19      	ldr	r3, [pc, #100]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	4a18      	ldr	r2, [pc, #96]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 80024f8:	f043 0308 	orr.w	r3, r3, #8
 80024fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fe:	4b16      	ldr	r3, [pc, #88]	@ (8002558 <HAL_SD_MspInit+0xb8>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f003 0308 	and.w	r3, r3, #8
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800250a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800250e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002510:	2302      	movs	r3, #2
 8002512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002518:	2303      	movs	r3, #3
 800251a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800251c:	230c      	movs	r3, #12
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	4619      	mov	r1, r3
 8002526:	480d      	ldr	r0, [pc, #52]	@ (800255c <HAL_SD_MspInit+0xbc>)
 8002528:	f002 fc30 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800252c:	2304      	movs	r3, #4
 800252e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002530:	2302      	movs	r3, #2
 8002532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002538:	2303      	movs	r3, #3
 800253a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800253c:	230c      	movs	r3, #12
 800253e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	4619      	mov	r1, r3
 8002546:	4806      	ldr	r0, [pc, #24]	@ (8002560 <HAL_SD_MspInit+0xc0>)
 8002548:	f002 fc20 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800254c:	bf00      	nop
 800254e:	3728      	adds	r7, #40	@ 0x28
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40012c00 	.word	0x40012c00
 8002558:	40023800 	.word	0x40023800
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00

08002564 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b0aa      	sub	sp, #168	@ 0xa8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	2284      	movs	r2, #132	@ 0x84
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f012 fd89 	bl	801509c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002592:	d143      	bne.n	800261c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002594:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002598:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800259a:	2364      	movs	r3, #100	@ 0x64
 800259c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800259e:	2302      	movs	r3, #2
 80025a0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80025a2:	2302      	movs	r3, #2
 80025a4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80025a6:	2302      	movs	r3, #2
 80025a8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 80025aa:	2301      	movs	r3, #1
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025ae:	f107 0310 	add.w	r3, r7, #16
 80025b2:	4618      	mov	r0, r3
 80025b4:	f006 fc7e 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 80025be:	f7ff fb1d 	bl	8001bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80025c2:	4b18      	ldr	r3, [pc, #96]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c6:	4a17      	ldr	r2, [pc, #92]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ce:	4b15      	ldr	r3, [pc, #84]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025da:	4b12      	ldr	r3, [pc, #72]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a11      	ldr	r2, [pc, #68]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025e0:	f043 0308 	orr.w	r3, r3, #8
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002624 <HAL_SPDIFRX_MspInit+0xc0>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80025f2:	2380      	movs	r3, #128	@ 0x80
 80025f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f8:	2302      	movs	r3, #2
 80025fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002604:	2300      	movs	r3, #0
 8002606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800260a:	2308      	movs	r3, #8
 800260c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002610:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002614:	4619      	mov	r1, r3
 8002616:	4804      	ldr	r0, [pc, #16]	@ (8002628 <HAL_SPDIFRX_MspInit+0xc4>)
 8002618:	f002 fbb8 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800261c:	bf00      	nop
 800261e:	37a8      	adds	r7, #168	@ 0xa8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40023800 	.word	0x40023800
 8002628:	40020c00 	.word	0x40020c00

0800262c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08a      	sub	sp, #40	@ 0x28
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002634:	f107 0314 	add.w	r3, r7, #20
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a25      	ldr	r2, [pc, #148]	@ (80026e0 <HAL_SPI_MspInit+0xb4>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d144      	bne.n	80026d8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800264e:	4b25      	ldr	r3, [pc, #148]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	4a24      	ldr	r2, [pc, #144]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002658:	6413      	str	r3, [r2, #64]	@ 0x40
 800265a:	4b22      	ldr	r3, [pc, #136]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 800266c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002670:	6313      	str	r3, [r2, #48]	@ 0x30
 8002672:	4b1c      	ldr	r3, [pc, #112]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267e:	4b19      	ldr	r3, [pc, #100]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a18      	ldr	r2, [pc, #96]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 8002684:	f043 0302 	orr.w	r3, r3, #2
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b16      	ldr	r3, [pc, #88]	@ (80026e4 <HAL_SPI_MspInit+0xb8>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002696:	2302      	movs	r3, #2
 8002698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026a6:	2305      	movs	r3, #5
 80026a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	4619      	mov	r1, r3
 80026b0:	480d      	ldr	r0, [pc, #52]	@ (80026e8 <HAL_SPI_MspInit+0xbc>)
 80026b2:	f002 fb6b 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80026b6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80026ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	2300      	movs	r3, #0
 80026c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026c8:	2305      	movs	r3, #5
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026cc:	f107 0314 	add.w	r3, r7, #20
 80026d0:	4619      	mov	r1, r3
 80026d2:	4806      	ldr	r0, [pc, #24]	@ (80026ec <HAL_SPI_MspInit+0xc0>)
 80026d4:	f002 fb5a 	bl	8004d8c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80026d8:	bf00      	nop
 80026da:	3728      	adds	r7, #40	@ 0x28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40003800 	.word	0x40003800
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40022000 	.word	0x40022000
 80026ec:	40020400 	.word	0x40020400

080026f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b089      	sub	sp, #36	@ 0x24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a2e      	ldr	r2, [pc, #184]	@ (80027b8 <HAL_TIM_Base_MspInit+0xc8>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d10c      	bne.n	800271c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002702:	4b2e      	ldr	r3, [pc, #184]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002706:	4a2d      	ldr	r2, [pc, #180]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6453      	str	r3, [r2, #68]	@ 0x44
 800270e:	4b2b      	ldr	r3, [pc, #172]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800271a:	e046      	b.n	80027aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002724:	d10c      	bne.n	8002740 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002726:	4b25      	ldr	r3, [pc, #148]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	4a24      	ldr	r2, [pc, #144]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 800272c:	f043 0301 	orr.w	r3, r3, #1
 8002730:	6413      	str	r3, [r2, #64]	@ 0x40
 8002732:	4b22      	ldr	r3, [pc, #136]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	61bb      	str	r3, [r7, #24]
 800273c:	69bb      	ldr	r3, [r7, #24]
}
 800273e:	e034      	b.n	80027aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a1e      	ldr	r2, [pc, #120]	@ (80027c0 <HAL_TIM_Base_MspInit+0xd0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d10c      	bne.n	8002764 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800274a:	4b1c      	ldr	r3, [pc, #112]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	4a1b      	ldr	r2, [pc, #108]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	6413      	str	r3, [r2, #64]	@ 0x40
 8002756:	4b19      	ldr	r3, [pc, #100]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	697b      	ldr	r3, [r7, #20]
}
 8002762:	e022      	b.n	80027aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a16      	ldr	r2, [pc, #88]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d10c      	bne.n	8002788 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800276e:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	4a12      	ldr	r2, [pc, #72]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002774:	f043 0308 	orr.w	r3, r3, #8
 8002778:	6413      	str	r3, [r2, #64]	@ 0x40
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]
}
 8002786:	e010      	b.n	80027aa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0e      	ldr	r2, [pc, #56]	@ (80027c8 <HAL_TIM_Base_MspInit+0xd8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d10b      	bne.n	80027aa <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002792:	4b0a      	ldr	r3, [pc, #40]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	4a09      	ldr	r2, [pc, #36]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	6453      	str	r3, [r2, #68]	@ 0x44
 800279e:	4b07      	ldr	r3, [pc, #28]	@ (80027bc <HAL_TIM_Base_MspInit+0xcc>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
}
 80027aa:	bf00      	nop
 80027ac:	3724      	adds	r7, #36	@ 0x24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	40010000 	.word	0x40010000
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40000400 	.word	0x40000400
 80027c4:	40000c00 	.word	0x40000c00
 80027c8:	40010400 	.word	0x40010400

080027cc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002804 <HAL_TIM_PWM_MspInit+0x38>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d10b      	bne.n	80027f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80027de:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <HAL_TIM_PWM_MspInit+0x3c>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <HAL_TIM_PWM_MspInit+0x3c>)
 80027e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ea:	4b07      	ldr	r3, [pc, #28]	@ (8002808 <HAL_TIM_PWM_MspInit+0x3c>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40001800 	.word	0x40001800
 8002808:	40023800 	.word	0x40023800

0800280c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	@ 0x30
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	f107 031c 	add.w	r3, r7, #28
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a56      	ldr	r2, [pc, #344]	@ (8002984 <HAL_TIM_MspPostInit+0x178>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d11d      	bne.n	800286a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282e:	4b56      	ldr	r3, [pc, #344]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a55      	ldr	r2, [pc, #340]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b53      	ldr	r3, [pc, #332]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	61bb      	str	r3, [r7, #24]
 8002844:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002846:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002854:	2300      	movs	r3, #0
 8002856:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002858:	2301      	movs	r3, #1
 800285a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	4619      	mov	r1, r3
 8002862:	484a      	ldr	r0, [pc, #296]	@ (800298c <HAL_TIM_MspPostInit+0x180>)
 8002864:	f002 fa92 	bl	8004d8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002868:	e087      	b.n	800297a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002872:	d11d      	bne.n	80028b0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002874:	4b44      	ldr	r3, [pc, #272]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002878:	4a43      	ldr	r2, [pc, #268]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 800287a:	f043 0301 	orr.w	r3, r3, #1
 800287e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002880:	4b41      	ldr	r3, [pc, #260]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800288c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002892:	2302      	movs	r3, #2
 8002894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289a:	2300      	movs	r3, #0
 800289c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800289e:	2301      	movs	r3, #1
 80028a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 80028a2:	f107 031c 	add.w	r3, r7, #28
 80028a6:	4619      	mov	r1, r3
 80028a8:	4838      	ldr	r0, [pc, #224]	@ (800298c <HAL_TIM_MspPostInit+0x180>)
 80028aa:	f002 fa6f 	bl	8004d8c <HAL_GPIO_Init>
}
 80028ae:	e064      	b.n	800297a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a36      	ldr	r2, [pc, #216]	@ (8002990 <HAL_TIM_MspPostInit+0x184>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d11c      	bne.n	80028f4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ba:	4b33      	ldr	r3, [pc, #204]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	4a32      	ldr	r2, [pc, #200]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c6:	4b30      	ldr	r3, [pc, #192]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80028d2:	2310      	movs	r3, #16
 80028d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d6:	2302      	movs	r3, #2
 80028d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028de:	2300      	movs	r3, #0
 80028e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028e2:	2302      	movs	r3, #2
 80028e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80028e6:	f107 031c 	add.w	r3, r7, #28
 80028ea:	4619      	mov	r1, r3
 80028ec:	4829      	ldr	r0, [pc, #164]	@ (8002994 <HAL_TIM_MspPostInit+0x188>)
 80028ee:	f002 fa4d 	bl	8004d8c <HAL_GPIO_Init>
}
 80028f2:	e042      	b.n	800297a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a27      	ldr	r2, [pc, #156]	@ (8002998 <HAL_TIM_MspPostInit+0x18c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d11c      	bne.n	8002938 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80028fe:	4b22      	ldr	r3, [pc, #136]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002902:	4a21      	ldr	r2, [pc, #132]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002908:	6313      	str	r3, [r2, #48]	@ 0x30
 800290a:	4b1f      	ldr	r3, [pc, #124]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002916:	2301      	movs	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291a:	2302      	movs	r3, #2
 800291c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	2300      	movs	r3, #0
 8002924:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002926:	2302      	movs	r3, #2
 8002928:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 031c 	add.w	r3, r7, #28
 800292e:	4619      	mov	r1, r3
 8002930:	481a      	ldr	r0, [pc, #104]	@ (800299c <HAL_TIM_MspPostInit+0x190>)
 8002932:	f002 fa2b 	bl	8004d8c <HAL_GPIO_Init>
}
 8002936:	e020      	b.n	800297a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a18      	ldr	r2, [pc, #96]	@ (80029a0 <HAL_TIM_MspPostInit+0x194>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d11b      	bne.n	800297a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002942:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a10      	ldr	r2, [pc, #64]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002948:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <HAL_TIM_MspPostInit+0x17c>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 800295a:	2340      	movs	r3, #64	@ 0x40
 800295c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295e:	2302      	movs	r3, #2
 8002960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002966:	2300      	movs	r3, #0
 8002968:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800296a:	2309      	movs	r3, #9
 800296c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800296e:	f107 031c 	add.w	r3, r7, #28
 8002972:	4619      	mov	r1, r3
 8002974:	480b      	ldr	r0, [pc, #44]	@ (80029a4 <HAL_TIM_MspPostInit+0x198>)
 8002976:	f002 fa09 	bl	8004d8c <HAL_GPIO_Init>
}
 800297a:	bf00      	nop
 800297c:	3730      	adds	r7, #48	@ 0x30
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40010000 	.word	0x40010000
 8002988:	40023800 	.word	0x40023800
 800298c:	40020000 	.word	0x40020000
 8002990:	40000400 	.word	0x40000400
 8002994:	40020400 	.word	0x40020400
 8002998:	40000c00 	.word	0x40000c00
 800299c:	40022000 	.word	0x40022000
 80029a0:	40001800 	.word	0x40001800
 80029a4:	40021c00 	.word	0x40021c00

080029a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b0ae      	sub	sp, #184	@ 0xb8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029c0:	f107 0320 	add.w	r3, r7, #32
 80029c4:	2284      	movs	r2, #132	@ 0x84
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f012 fb67 	bl	801509c <memset>
  if(huart->Instance==USART1)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a53      	ldr	r2, [pc, #332]	@ (8002b20 <HAL_UART_MspInit+0x178>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d15d      	bne.n	8002a94 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029d8:	2340      	movs	r3, #64	@ 0x40
 80029da:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029dc:	2300      	movs	r3, #0
 80029de:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029e0:	f107 0320 	add.w	r3, r7, #32
 80029e4:	4618      	mov	r0, r3
 80029e6:	f006 fa65 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029f0:	f7ff f904 	bl	8001bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 80029fa:	f043 0310 	orr.w	r3, r3, #16
 80029fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a00:	4b48      	ldr	r3, [pc, #288]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	61fb      	str	r3, [r7, #28]
 8002a0a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0c:	4b45      	ldr	r3, [pc, #276]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a10:	4a44      	ldr	r2, [pc, #272]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a12:	f043 0302 	orr.w	r3, r3, #2
 8002a16:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a18:	4b42      	ldr	r3, [pc, #264]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a24:	4b3f      	ldr	r3, [pc, #252]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a28:	4a3e      	ldr	r2, [pc, #248]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a30:	4b3c      	ldr	r3, [pc, #240]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002a3c:	2380      	movs	r3, #128	@ 0x80
 8002a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a42:	2302      	movs	r3, #2
 8002a44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a54:	2307      	movs	r3, #7
 8002a56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002a5a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4831      	ldr	r0, [pc, #196]	@ (8002b28 <HAL_UART_MspInit+0x180>)
 8002a62:	f002 f993 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002a66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a80:	2307      	movs	r3, #7
 8002a82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002a86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4827      	ldr	r0, [pc, #156]	@ (8002b2c <HAL_UART_MspInit+0x184>)
 8002a8e:	f002 f97d 	bl	8004d8c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a92:	e040      	b.n	8002b16 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a25      	ldr	r2, [pc, #148]	@ (8002b30 <HAL_UART_MspInit+0x188>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d13b      	bne.n	8002b16 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002a9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002aa2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aa8:	f107 0320 	add.w	r3, r7, #32
 8002aac:	4618      	mov	r0, r3
 8002aae:	f006 fa01 	bl	8008eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002ab8:	f7ff f8a0 	bl	8001bfc <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002abc:	4b19      	ldr	r3, [pc, #100]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac0:	4a18      	ldr	r2, [pc, #96]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002ac2:	f043 0320 	orr.w	r3, r3, #32
 8002ac6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ac8:	4b16      	ldr	r3, [pc, #88]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002acc:	f003 0320 	and.w	r3, r3, #32
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ad4:	4b13      	ldr	r3, [pc, #76]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad8:	4a12      	ldr	r2, [pc, #72]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002ada:	f043 0304 	orr.w	r3, r3, #4
 8002ade:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ae0:	4b10      	ldr	r3, [pc, #64]	@ (8002b24 <HAL_UART_MspInit+0x17c>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002aec:	23c0      	movs	r3, #192	@ 0xc0
 8002aee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af2:	2302      	movs	r3, #2
 8002af4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afe:	2303      	movs	r3, #3
 8002b00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002b04:	2308      	movs	r3, #8
 8002b06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b0a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4808      	ldr	r0, [pc, #32]	@ (8002b34 <HAL_UART_MspInit+0x18c>)
 8002b12:	f002 f93b 	bl	8004d8c <HAL_GPIO_Init>
}
 8002b16:	bf00      	nop
 8002b18:	37b8      	adds	r7, #184	@ 0xb8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40011000 	.word	0x40011000
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020400 	.word	0x40020400
 8002b2c:	40020000 	.word	0x40020000
 8002b30:	40011400 	.word	0x40011400
 8002b34:	40020800 	.word	0x40020800

08002b38 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <HAL_FMC_MspInit+0x100>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d16d      	bne.n	8002c30 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002b54:	4b38      	ldr	r3, [pc, #224]	@ (8002c38 <HAL_FMC_MspInit+0x100>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002b5a:	4b38      	ldr	r3, [pc, #224]	@ (8002c3c <HAL_FMC_MspInit+0x104>)
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b5e:	4a37      	ldr	r2, [pc, #220]	@ (8002c3c <HAL_FMC_MspInit+0x104>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6393      	str	r3, [r2, #56]	@ 0x38
 8002b66:	4b35      	ldr	r3, [pc, #212]	@ (8002c3c <HAL_FMC_MspInit+0x104>)
 8002b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002b72:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002b76:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b78:	2302      	movs	r3, #2
 8002b7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b80:	2303      	movs	r3, #3
 8002b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b84:	230c      	movs	r3, #12
 8002b86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b88:	1d3b      	adds	r3, r7, #4
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	482c      	ldr	r0, [pc, #176]	@ (8002c40 <HAL_FMC_MspInit+0x108>)
 8002b8e:	f002 f8fd 	bl	8004d8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002b92:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002b96:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ba4:	230c      	movs	r3, #12
 8002ba6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ba8:	1d3b      	adds	r3, r7, #4
 8002baa:	4619      	mov	r1, r3
 8002bac:	4825      	ldr	r0, [pc, #148]	@ (8002c44 <HAL_FMC_MspInit+0x10c>)
 8002bae:	f002 f8ed 	bl	8004d8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002bb2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002bb6:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002bc4:	230c      	movs	r3, #12
 8002bc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4619      	mov	r1, r3
 8002bcc:	481e      	ldr	r0, [pc, #120]	@ (8002c48 <HAL_FMC_MspInit+0x110>)
 8002bce:	f002 f8dd 	bl	8004d8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002bd2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002bd6:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be0:	2303      	movs	r3, #3
 8002be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002be4:	230c      	movs	r3, #12
 8002be6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002be8:	1d3b      	adds	r3, r7, #4
 8002bea:	4619      	mov	r1, r3
 8002bec:	4817      	ldr	r0, [pc, #92]	@ (8002c4c <HAL_FMC_MspInit+0x114>)
 8002bee:	f002 f8cd 	bl	8004d8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002bf2:	2328      	movs	r3, #40	@ 0x28
 8002bf4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c02:	230c      	movs	r3, #12
 8002c04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002c06:	1d3b      	adds	r3, r7, #4
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4811      	ldr	r0, [pc, #68]	@ (8002c50 <HAL_FMC_MspInit+0x118>)
 8002c0c:	f002 f8be 	bl	8004d8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002c10:	2308      	movs	r3, #8
 8002c12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c14:	2302      	movs	r3, #2
 8002c16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c20:	230c      	movs	r3, #12
 8002c22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002c24:	1d3b      	adds	r3, r7, #4
 8002c26:	4619      	mov	r1, r3
 8002c28:	480a      	ldr	r0, [pc, #40]	@ (8002c54 <HAL_FMC_MspInit+0x11c>)
 8002c2a:	f002 f8af 	bl	8004d8c <HAL_GPIO_Init>
 8002c2e:	e000      	b.n	8002c32 <HAL_FMC_MspInit+0xfa>
    return;
 8002c30:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	20012fec 	.word	0x20012fec
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40021800 	.word	0x40021800
 8002c48:	40020c00 	.word	0x40020c00
 8002c4c:	40021400 	.word	0x40021400
 8002c50:	40021c00 	.word	0x40021c00
 8002c54:	40020800 	.word	0x40020800

08002c58 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002c60:	f7ff ff6a 	bl	8002b38 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b08a      	sub	sp, #40	@ 0x28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a62      	ldr	r2, [pc, #392]	@ (8002e04 <HAL_SAI_MspInit+0x198>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d15c      	bne.n	8002d38 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002c7e:	4b62      	ldr	r3, [pc, #392]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10b      	bne.n	8002c9e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002c86:	4b61      	ldr	r3, [pc, #388]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8a:	4a60      	ldr	r2, [pc, #384]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002c8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c92:	4b5e      	ldr	r3, [pc, #376]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002c9e:	4b5a      	ldr	r3, [pc, #360]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	4a58      	ldr	r2, [pc, #352]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002ca6:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002ca8:	23f0      	movs	r3, #240	@ 0xf0
 8002caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cac:	2302      	movs	r3, #2
 8002cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002cb8:	230a      	movs	r3, #10
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cbc:	f107 0314 	add.w	r3, r7, #20
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4853      	ldr	r0, [pc, #332]	@ (8002e10 <HAL_SAI_MspInit+0x1a4>)
 8002cc4:	f002 f862 	bl	8004d8c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002cc8:	4b52      	ldr	r3, [pc, #328]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cca:	4a53      	ldr	r2, [pc, #332]	@ (8002e18 <HAL_SAI_MspInit+0x1ac>)
 8002ccc:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002cce:	4b51      	ldr	r3, [pc, #324]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cd0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002cd4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cd6:	4b4f      	ldr	r3, [pc, #316]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cd8:	2240      	movs	r2, #64	@ 0x40
 8002cda:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cdc:	4b4d      	ldr	r3, [pc, #308]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002ce2:	4b4c      	ldr	r3, [pc, #304]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002ce4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ce8:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cea:	4b4a      	ldr	r3, [pc, #296]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cf0:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cf2:	4b48      	ldr	r3, [pc, #288]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cf4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cf8:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002cfa:	4b46      	ldr	r3, [pc, #280]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002cfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d00:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002d02:	4b44      	ldr	r3, [pc, #272]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d08:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d0a:	4b42      	ldr	r3, [pc, #264]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002d10:	4840      	ldr	r0, [pc, #256]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d12:	f000 ff7d 	bl	8003c10 <HAL_DMA_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002d1c:	f7fe ff6e 	bl	8001bfc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a3c      	ldr	r2, [pc, #240]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d24:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d26:	4a3b      	ldr	r2, [pc, #236]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a39      	ldr	r2, [pc, #228]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d30:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d32:	4a38      	ldr	r2, [pc, #224]	@ (8002e14 <HAL_SAI_MspInit+0x1a8>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a37      	ldr	r2, [pc, #220]	@ (8002e1c <HAL_SAI_MspInit+0x1b0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d15c      	bne.n	8002dfc <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002d42:	4b31      	ldr	r3, [pc, #196]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10b      	bne.n	8002d62 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002d4a:	4b30      	ldr	r3, [pc, #192]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	4a2f      	ldr	r2, [pc, #188]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002d50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d56:	4b2d      	ldr	r3, [pc, #180]	@ (8002e0c <HAL_SAI_MspInit+0x1a0>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002d62:	4b29      	ldr	r3, [pc, #164]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3301      	adds	r3, #1
 8002d68:	4a27      	ldr	r2, [pc, #156]	@ (8002e08 <HAL_SAI_MspInit+0x19c>)
 8002d6a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002d6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d72:	2302      	movs	r3, #2
 8002d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d7e:	230a      	movs	r3, #10
 8002d80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002d82:	f107 0314 	add.w	r3, r7, #20
 8002d86:	4619      	mov	r1, r3
 8002d88:	4825      	ldr	r0, [pc, #148]	@ (8002e20 <HAL_SAI_MspInit+0x1b4>)
 8002d8a:	f001 ffff 	bl	8004d8c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002d8e:	4b25      	ldr	r3, [pc, #148]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002d90:	4a25      	ldr	r2, [pc, #148]	@ (8002e28 <HAL_SAI_MspInit+0x1bc>)
 8002d92:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002d94:	4b23      	ldr	r3, [pc, #140]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002d96:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d9a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d9c:	4b21      	ldr	r3, [pc, #132]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002da2:	4b20      	ldr	r3, [pc, #128]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002da8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002daa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dae:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002db0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002db2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002db6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002db8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dbe:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002dc0:	4b18      	ldr	r3, [pc, #96]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dc6:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002dc8:	4b16      	ldr	r3, [pc, #88]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dce:	4b15      	ldr	r3, [pc, #84]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002dd4:	4813      	ldr	r0, [pc, #76]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dd6:	f000 ff1b 	bl	8003c10 <HAL_DMA_Init>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002de0:	f7fe ff0c 	bl	8001bfc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002de8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002dea:	4a0e      	ldr	r2, [pc, #56]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a0c      	ldr	r2, [pc, #48]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002df4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002df6:	4a0b      	ldr	r2, [pc, #44]	@ (8002e24 <HAL_SAI_MspInit+0x1b8>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002dfc:	bf00      	nop
 8002dfe:	3728      	adds	r7, #40	@ 0x28
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40015c04 	.word	0x40015c04
 8002e08:	20012ff0 	.word	0x20012ff0
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40022000 	.word	0x40022000
 8002e14:	20012adc 	.word	0x20012adc
 8002e18:	40026470 	.word	0x40026470
 8002e1c:	40015c24 	.word	0x40015c24
 8002e20:	40021800 	.word	0x40021800
 8002e24:	20012b3c 	.word	0x20012b3c
 8002e28:	400264a0 	.word	0x400264a0

08002e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08e      	sub	sp, #56	@ 0x38
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002e3c:	4b33      	ldr	r3, [pc, #204]	@ (8002f0c <HAL_InitTick+0xe0>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	4a32      	ldr	r2, [pc, #200]	@ (8002f0c <HAL_InitTick+0xe0>)
 8002e42:	f043 0310 	orr.w	r3, r3, #16
 8002e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e48:	4b30      	ldr	r3, [pc, #192]	@ (8002f0c <HAL_InitTick+0xe0>)
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e54:	f107 0210 	add.w	r2, r7, #16
 8002e58:	f107 0314 	add.w	r3, r7, #20
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f005 fff6 	bl	8008e50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d103      	bne.n	8002e76 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e6e:	f005 ffc7 	bl	8008e00 <HAL_RCC_GetPCLK1Freq>
 8002e72:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e74:	e004      	b.n	8002e80 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e76:	f005 ffc3 	bl	8008e00 <HAL_RCC_GetPCLK1Freq>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e82:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <HAL_InitTick+0xe4>)
 8002e84:	fba2 2303 	umull	r2, r3, r2, r3
 8002e88:	0c9b      	lsrs	r3, r3, #18
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e8e:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002e90:	4a21      	ldr	r2, [pc, #132]	@ (8002f18 <HAL_InitTick+0xec>)
 8002e92:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e94:	4b1f      	ldr	r3, [pc, #124]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002e96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e9a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eae:	4b19      	ldr	r3, [pc, #100]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002eb4:	4817      	ldr	r0, [pc, #92]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002eb6:	f009 f838 	bl	800bf2a <HAL_TIM_Base_Init>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d11b      	bne.n	8002f00 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002ec8:	4812      	ldr	r0, [pc, #72]	@ (8002f14 <HAL_InitTick+0xe8>)
 8002eca:	f009 f885 	bl	800bfd8 <HAL_TIM_Base_Start_IT>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002ed4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d111      	bne.n	8002f00 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002edc:	2036      	movs	r0, #54	@ 0x36
 8002ede:	f000 fca5 	bl	800382c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b0f      	cmp	r3, #15
 8002ee6:	d808      	bhi.n	8002efa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	2036      	movs	r0, #54	@ 0x36
 8002eee:	f000 fc81 	bl	80037f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f1c <HAL_InitTick+0xf0>)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	e002      	b.n	8002f00 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002f00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3738      	adds	r7, #56	@ 0x38
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	431bde83 	.word	0x431bde83
 8002f14:	20012ff4 	.word	0x20012ff4
 8002f18:	40001000 	.word	0x40001000
 8002f1c:	20012004 	.word	0x20012004

08002f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <NMI_Handler+0x4>

08002f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f2c:	bf00      	nop
 8002f2e:	e7fd      	b.n	8002f2c <HardFault_Handler+0x4>

08002f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f34:	bf00      	nop
 8002f36:	e7fd      	b.n	8002f34 <MemManage_Handler+0x4>

08002f38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f3c:	bf00      	nop
 8002f3e:	e7fd      	b.n	8002f3c <BusFault_Handler+0x4>

08002f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f44:	bf00      	nop
 8002f46:	e7fd      	b.n	8002f44 <UsageFault_Handler+0x4>

08002f48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f4c:	bf00      	nop
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
	...

08002f58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f5c:	4802      	ldr	r0, [pc, #8]	@ (8002f68 <TIM6_DAC_IRQHandler+0x10>)
 8002f5e:	f009 f90a 	bl	800c176 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20012ff4 	.word	0x20012ff4

08002f6c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002f70:	4802      	ldr	r0, [pc, #8]	@ (8002f7c <DMA2_Stream4_IRQHandler+0x10>)
 8002f72:	f000 ff5b 	bl	8003e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20012adc 	.word	0x20012adc

08002f80 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002f84:	4802      	ldr	r0, [pc, #8]	@ (8002f90 <OTG_FS_IRQHandler+0x10>)
 8002f86:	f002 fb9b 	bl	80056c0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	2001b594 	.word	0x2001b594

08002f94 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <DMA2_Stream6_IRQHandler+0x10>)
 8002f9a:	f000 ff47 	bl	8003e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	20012b3c 	.word	0x20012b3c

08002fa8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <LTDC_IRQHandler+0x10>)
 8002fae:	f004 ff2d 	bl	8007e0c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	200128c0 	.word	0x200128c0

08002fbc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <DMA2D_IRQHandler+0x10>)
 8002fc2:	f001 f9f3 	bl	80043ac <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20012728 	.word	0x20012728

08002fd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fd8:	4a14      	ldr	r2, [pc, #80]	@ (800302c <_sbrk+0x5c>)
 8002fda:	4b15      	ldr	r3, [pc, #84]	@ (8003030 <_sbrk+0x60>)
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fe4:	4b13      	ldr	r3, [pc, #76]	@ (8003034 <_sbrk+0x64>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d102      	bne.n	8002ff2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fec:	4b11      	ldr	r3, [pc, #68]	@ (8003034 <_sbrk+0x64>)
 8002fee:	4a12      	ldr	r2, [pc, #72]	@ (8003038 <_sbrk+0x68>)
 8002ff0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ff2:	4b10      	ldr	r3, [pc, #64]	@ (8003034 <_sbrk+0x64>)
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d207      	bcs.n	8003010 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003000:	f012 f864 	bl	80150cc <__errno>
 8003004:	4603      	mov	r3, r0
 8003006:	220c      	movs	r2, #12
 8003008:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800300a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800300e:	e009      	b.n	8003024 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003010:	4b08      	ldr	r3, [pc, #32]	@ (8003034 <_sbrk+0x64>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003016:	4b07      	ldr	r3, [pc, #28]	@ (8003034 <_sbrk+0x64>)
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4413      	add	r3, r2
 800301e:	4a05      	ldr	r2, [pc, #20]	@ (8003034 <_sbrk+0x64>)
 8003020:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003022:	68fb      	ldr	r3, [r7, #12]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20010000 	.word	0x20010000
 8003030:	00000400 	.word	0x00000400
 8003034:	20013040 	.word	0x20013040
 8003038:	20000000 	.word	0x20000000

0800303c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003040:	4b06      	ldr	r3, [pc, #24]	@ (800305c <SystemInit+0x20>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003046:	4a05      	ldr	r2, [pc, #20]	@ (800305c <SystemInit+0x20>)
 8003048:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800304c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003060:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003098 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003064:	f7ff ffea 	bl	800303c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003068:	480c      	ldr	r0, [pc, #48]	@ (800309c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800306a:	490d      	ldr	r1, [pc, #52]	@ (80030a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800306c:	4a0d      	ldr	r2, [pc, #52]	@ (80030a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800306e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003070:	e002      	b.n	8003078 <LoopCopyDataInit>

08003072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003076:	3304      	adds	r3, #4

08003078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800307c:	d3f9      	bcc.n	8003072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800307e:	4a0a      	ldr	r2, [pc, #40]	@ (80030a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003080:	4c0a      	ldr	r4, [pc, #40]	@ (80030ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8003082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003084:	e001      	b.n	800308a <LoopFillZerobss>

08003086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003088:	3204      	adds	r2, #4

0800308a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800308c:	d3fb      	bcc.n	8003086 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800308e:	f012 f823 	bl	80150d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003092:	f7fd faed 	bl	8000670 <main>
  bx  lr    
 8003096:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003098:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800309c:	20012000 	.word	0x20012000
  ldr r1, =_edata
 80030a0:	20012080 	.word	0x20012080
  ldr r2, =_sidata
 80030a4:	080152ac 	.word	0x080152ac
  ldr r2, =_sbss
 80030a8:	200121c0 	.word	0x200121c0
  ldr r4, =_ebss
 80030ac:	2001babc 	.word	0x2001babc

080030b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030b0:	e7fe      	b.n	80030b0 <ADC_IRQHandler>

080030b2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b6:	2003      	movs	r0, #3
 80030b8:	f000 fb91 	bl	80037de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030bc:	2000      	movs	r0, #0
 80030be:	f7ff feb5 	bl	8002e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030c2:	f7fe fda1 	bl	8001c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <HAL_IncTick+0x20>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	4b06      	ldr	r3, [pc, #24]	@ (80030f0 <HAL_IncTick+0x24>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4413      	add	r3, r2
 80030dc:	4a04      	ldr	r2, [pc, #16]	@ (80030f0 <HAL_IncTick+0x24>)
 80030de:	6013      	str	r3, [r2, #0]
}
 80030e0:	bf00      	nop
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	20012008 	.word	0x20012008
 80030f0:	20013044 	.word	0x20013044

080030f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return uwTick;
 80030f8:	4b03      	ldr	r3, [pc, #12]	@ (8003108 <HAL_GetTick+0x14>)
 80030fa:	681b      	ldr	r3, [r3, #0]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	20013044 	.word	0x20013044

0800310c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003114:	f7ff ffee 	bl	80030f4 <HAL_GetTick>
 8003118:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003124:	d005      	beq.n	8003132 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003126:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <HAL_Delay+0x44>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4413      	add	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003132:	bf00      	nop
 8003134:	f7ff ffde 	bl	80030f4 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	429a      	cmp	r2, r3
 8003142:	d8f7      	bhi.n	8003134 <HAL_Delay+0x28>
  {
  }
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20012008 	.word	0x20012008

08003154 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800315c:	2300      	movs	r3, #0
 800315e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e031      	b.n	80031ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d109      	bne.n	8003186 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe fd70 	bl	8001c58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	f003 0310 	and.w	r3, r3, #16
 800318e:	2b00      	cmp	r3, #0
 8003190:	d116      	bne.n	80031c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003196:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <HAL_ADC_Init+0x84>)
 8003198:	4013      	ands	r3, r2
 800319a:	f043 0202 	orr.w	r2, r3, #2
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f974 	bl	8003490 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	f023 0303 	bic.w	r3, r3, #3
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80031be:	e001      	b.n	80031c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	ffffeefd 	.word	0xffffeefd

080031dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x1c>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e13a      	b.n	800346e <HAL_ADC_ConfigChannel+0x292>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b09      	cmp	r3, #9
 8003206:	d93a      	bls.n	800327e <HAL_ADC_ConfigChannel+0xa2>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003210:	d035      	beq.n	800327e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68d9      	ldr	r1, [r3, #12]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	461a      	mov	r2, r3
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	3b1e      	subs	r3, #30
 8003228:	2207      	movs	r2, #7
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	43da      	mvns	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	400a      	ands	r2, r1
 8003236:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a8f      	ldr	r2, [pc, #572]	@ (800347c <HAL_ADC_ConfigChannel+0x2a0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d10a      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68d9      	ldr	r1, [r3, #12]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	061a      	lsls	r2, r3, #24
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	430a      	orrs	r2, r1
 8003254:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003256:	e039      	b.n	80032cc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68d9      	ldr	r1, [r3, #12]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	b29b      	uxth	r3, r3
 8003268:	4618      	mov	r0, r3
 800326a:	4603      	mov	r3, r0
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4403      	add	r3, r0
 8003270:	3b1e      	subs	r3, #30
 8003272:	409a      	lsls	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800327c:	e026      	b.n	80032cc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6919      	ldr	r1, [r3, #16]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	b29b      	uxth	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	4613      	mov	r3, r2
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	4413      	add	r3, r2
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	2207      	movs	r2, #7
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43da      	mvns	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	400a      	ands	r2, r1
 80032a4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6919      	ldr	r1, [r3, #16]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	4618      	mov	r0, r3
 80032b8:	4603      	mov	r3, r0
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4403      	add	r3, r0
 80032be:	f003 031f 	and.w	r3, r3, #31
 80032c2:	409a      	lsls	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b06      	cmp	r3, #6
 80032d2:	d824      	bhi.n	800331e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	3b05      	subs	r3, #5
 80032e6:	221f      	movs	r2, #31
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43da      	mvns	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	400a      	ands	r2, r1
 80032f4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	b29b      	uxth	r3, r3
 8003302:	4618      	mov	r0, r3
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	3b05      	subs	r3, #5
 8003310:	fa00 f203 	lsl.w	r2, r0, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	635a      	str	r2, [r3, #52]	@ 0x34
 800331c:	e04c      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b0c      	cmp	r3, #12
 8003324:	d824      	bhi.n	8003370 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	3b23      	subs	r3, #35	@ 0x23
 8003338:	221f      	movs	r2, #31
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43da      	mvns	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	400a      	ands	r2, r1
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	4618      	mov	r0, r3
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	3b23      	subs	r3, #35	@ 0x23
 8003362:	fa00 f203 	lsl.w	r2, r0, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	631a      	str	r2, [r3, #48]	@ 0x30
 800336e:	e023      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	3b41      	subs	r3, #65	@ 0x41
 8003382:	221f      	movs	r2, #31
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43da      	mvns	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	400a      	ands	r2, r1
 8003390:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	b29b      	uxth	r3, r3
 800339e:	4618      	mov	r0, r3
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	3b41      	subs	r3, #65	@ 0x41
 80033ac:	fa00 f203 	lsl.w	r2, r0, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a30      	ldr	r2, [pc, #192]	@ (8003480 <HAL_ADC_ConfigChannel+0x2a4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d10a      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x1fc>
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033ca:	d105      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80033cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80033d6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a28      	ldr	r2, [pc, #160]	@ (8003480 <HAL_ADC_ConfigChannel+0x2a4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10f      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x226>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b12      	cmp	r3, #18
 80033e8:	d10b      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80033ea:	4b26      	ldr	r3, [pc, #152]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	4a25      	ldr	r2, [pc, #148]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033f0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80033f4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80033f6:	4b23      	ldr	r3, [pc, #140]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	4a22      	ldr	r2, [pc, #136]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 80033fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003400:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1e      	ldr	r2, [pc, #120]	@ (8003480 <HAL_ADC_ConfigChannel+0x2a4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d12b      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x288>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1a      	ldr	r2, [pc, #104]	@ (800347c <HAL_ADC_ConfigChannel+0x2a0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d003      	beq.n	800341e <HAL_ADC_ConfigChannel+0x242>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b11      	cmp	r3, #17
 800341c:	d122      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800341e:	4b19      	ldr	r3, [pc, #100]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	4a18      	ldr	r2, [pc, #96]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 8003424:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003428:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800342a:	4b16      	ldr	r3, [pc, #88]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4a15      	ldr	r2, [pc, #84]	@ (8003484 <HAL_ADC_ConfigChannel+0x2a8>)
 8003430:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003434:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a10      	ldr	r2, [pc, #64]	@ (800347c <HAL_ADC_ConfigChannel+0x2a0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d111      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003440:	4b11      	ldr	r3, [pc, #68]	@ (8003488 <HAL_ADC_ConfigChannel+0x2ac>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a11      	ldr	r2, [pc, #68]	@ (800348c <HAL_ADC_ConfigChannel+0x2b0>)
 8003446:	fba2 2303 	umull	r2, r3, r2, r3
 800344a:	0c9a      	lsrs	r2, r3, #18
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003456:	e002      	b.n	800345e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	3b01      	subs	r3, #1
 800345c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f9      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	10000012 	.word	0x10000012
 8003480:	40012000 	.word	0x40012000
 8003484:	40012300 	.word	0x40012300
 8003488:	20012000 	.word	0x20012000
 800348c:	431bde83 	.word	0x431bde83

08003490 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003498:	4b78      	ldr	r3, [pc, #480]	@ (800367c <ADC_Init+0x1ec>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	4a77      	ldr	r2, [pc, #476]	@ (800367c <ADC_Init+0x1ec>)
 800349e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80034a2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80034a4:	4b75      	ldr	r3, [pc, #468]	@ (800367c <ADC_Init+0x1ec>)
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4973      	ldr	r1, [pc, #460]	@ (800367c <ADC_Init+0x1ec>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6859      	ldr	r1, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	021a      	lsls	r2, r3, #8
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80034e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6859      	ldr	r1, [r3, #4]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003506:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6899      	ldr	r1, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	4a58      	ldr	r2, [pc, #352]	@ (8003680 <ADC_Init+0x1f0>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d022      	beq.n	800356a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003532:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6899      	ldr	r1, [r3, #8]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003554:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6899      	ldr	r1, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	e00f      	b.n	800358a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003578:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689a      	ldr	r2, [r3, #8]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003588:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0202 	bic.w	r2, r2, #2
 8003598:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6899      	ldr	r1, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	005a      	lsls	r2, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d01b      	beq.n	80035f0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685a      	ldr	r2, [r3, #4]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80035d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6859      	ldr	r1, [r3, #4]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	3b01      	subs	r3, #1
 80035e4:	035a      	lsls	r2, r3, #13
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
 80035ee:	e007      	b.n	8003600 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800360e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	3b01      	subs	r3, #1
 800361c:	051a      	lsls	r2, r3, #20
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003634:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6899      	ldr	r1, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003642:	025a      	lsls	r2, r3, #9
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800365a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6899      	ldr	r1, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	029a      	lsls	r2, r3, #10
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	609a      	str	r2, [r3, #8]
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	40012300 	.word	0x40012300
 8003680:	0f000001 	.word	0x0f000001

08003684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003694:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <__NVIC_SetPriorityGrouping+0x40>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036a0:	4013      	ands	r3, r2
 80036a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80036ac:	4b06      	ldr	r3, [pc, #24]	@ (80036c8 <__NVIC_SetPriorityGrouping+0x44>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036b2:	4a04      	ldr	r2, [pc, #16]	@ (80036c4 <__NVIC_SetPriorityGrouping+0x40>)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	60d3      	str	r3, [r2, #12]
}
 80036b8:	bf00      	nop
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	e000ed00 	.word	0xe000ed00
 80036c8:	05fa0000 	.word	0x05fa0000

080036cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d0:	4b04      	ldr	r3, [pc, #16]	@ (80036e4 <__NVIC_GetPriorityGrouping+0x18>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	0a1b      	lsrs	r3, r3, #8
 80036d6:	f003 0307 	and.w	r3, r3, #7
}
 80036da:	4618      	mov	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	e000ed00 	.word	0xe000ed00

080036e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	db0b      	blt.n	8003712 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	f003 021f 	and.w	r2, r3, #31
 8003700:	4907      	ldr	r1, [pc, #28]	@ (8003720 <__NVIC_EnableIRQ+0x38>)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	2001      	movs	r0, #1
 800370a:	fa00 f202 	lsl.w	r2, r0, r2
 800370e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000e100 	.word	0xe000e100

08003724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	6039      	str	r1, [r7, #0]
 800372e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003734:	2b00      	cmp	r3, #0
 8003736:	db0a      	blt.n	800374e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	490c      	ldr	r1, [pc, #48]	@ (8003770 <__NVIC_SetPriority+0x4c>)
 800373e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	440b      	add	r3, r1
 8003748:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800374c:	e00a      	b.n	8003764 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4908      	ldr	r1, [pc, #32]	@ (8003774 <__NVIC_SetPriority+0x50>)
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	3b04      	subs	r3, #4
 800375c:	0112      	lsls	r2, r2, #4
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	440b      	add	r3, r1
 8003762:	761a      	strb	r2, [r3, #24]
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000e100 	.word	0xe000e100
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003778:	b480      	push	{r7}
 800377a:	b089      	sub	sp, #36	@ 0x24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f1c3 0307 	rsb	r3, r3, #7
 8003792:	2b04      	cmp	r3, #4
 8003794:	bf28      	it	cs
 8003796:	2304      	movcs	r3, #4
 8003798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	3304      	adds	r3, #4
 800379e:	2b06      	cmp	r3, #6
 80037a0:	d902      	bls.n	80037a8 <NVIC_EncodePriority+0x30>
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	3b03      	subs	r3, #3
 80037a6:	e000      	b.n	80037aa <NVIC_EncodePriority+0x32>
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	401a      	ands	r2, r3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ca:	43d9      	mvns	r1, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d0:	4313      	orrs	r3, r2
         );
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3724      	adds	r7, #36	@ 0x24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff ff4c 	bl	8003684 <__NVIC_SetPriorityGrouping>
}
 80037ec:	bf00      	nop
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
 8003800:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003806:	f7ff ff61 	bl	80036cc <__NVIC_GetPriorityGrouping>
 800380a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	6978      	ldr	r0, [r7, #20]
 8003812:	f7ff ffb1 	bl	8003778 <NVIC_EncodePriority>
 8003816:	4602      	mov	r2, r0
 8003818:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800381c:	4611      	mov	r1, r2
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff ff80 	bl	8003724 <__NVIC_SetPriority>
}
 8003824:	bf00      	nop
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff ff54 	bl	80036e8 <__NVIC_EnableIRQ>
}
 8003840:	bf00      	nop
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800384c:	f3bf 8f5f 	dmb	sy
}
 8003850:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003852:	4b07      	ldr	r3, [pc, #28]	@ (8003870 <HAL_MPU_Disable+0x28>)
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	4a06      	ldr	r2, [pc, #24]	@ (8003870 <HAL_MPU_Disable+0x28>)
 8003858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800385c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <HAL_MPU_Disable+0x2c>)
 8003860:	2200      	movs	r2, #0
 8003862:	605a      	str	r2, [r3, #4]
}
 8003864:	bf00      	nop
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	e000ed00 	.word	0xe000ed00
 8003874:	e000ed90 	.word	0xe000ed90

08003878 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003880:	4a0b      	ldr	r2, [pc, #44]	@ (80038b0 <HAL_MPU_Enable+0x38>)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800388a:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <HAL_MPU_Enable+0x3c>)
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	4a09      	ldr	r2, [pc, #36]	@ (80038b4 <HAL_MPU_Enable+0x3c>)
 8003890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003894:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003896:	f3bf 8f4f 	dsb	sy
}
 800389a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800389c:	f3bf 8f6f 	isb	sy
}
 80038a0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000ed90 	.word	0xe000ed90
 80038b4:	e000ed00 	.word	0xe000ed00

080038b8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	785a      	ldrb	r2, [r3, #1]
 80038c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003934 <HAL_MPU_ConfigRegion+0x7c>)
 80038c6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80038c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003934 <HAL_MPU_ConfigRegion+0x7c>)
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	4a19      	ldr	r2, [pc, #100]	@ (8003934 <HAL_MPU_ConfigRegion+0x7c>)
 80038ce:	f023 0301 	bic.w	r3, r3, #1
 80038d2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80038d4:	4a17      	ldr	r2, [pc, #92]	@ (8003934 <HAL_MPU_ConfigRegion+0x7c>)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	7b1b      	ldrb	r3, [r3, #12]
 80038e0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	7adb      	ldrb	r3, [r3, #11]
 80038e6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	7a9b      	ldrb	r3, [r3, #10]
 80038ee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	7b5b      	ldrb	r3, [r3, #13]
 80038f6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	7b9b      	ldrb	r3, [r3, #14]
 80038fe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003900:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	7bdb      	ldrb	r3, [r3, #15]
 8003906:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003908:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	7a5b      	ldrb	r3, [r3, #9]
 800390e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003910:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	7a1b      	ldrb	r3, [r3, #8]
 8003916:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003918:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	7812      	ldrb	r2, [r2, #0]
 800391e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003920:	4a04      	ldr	r2, [pc, #16]	@ (8003934 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003922:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003924:	6113      	str	r3, [r2, #16]
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	e000ed90 	.word	0xe000ed90

08003938 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e054      	b.n	80039f4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7f5b      	ldrb	r3, [r3, #29]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d105      	bne.n	8003960 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7fe f9d6 	bl	8001d0c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	791b      	ldrb	r3, [r3, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10c      	bne.n	8003988 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a22      	ldr	r2, [pc, #136]	@ (80039fc <HAL_CRC_Init+0xc4>)
 8003974:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0218 	bic.w	r2, r2, #24
 8003984:	609a      	str	r2, [r3, #8]
 8003986:	e00c      	b.n	80039a2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6899      	ldr	r1, [r3, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	461a      	mov	r2, r3
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 f834 	bl	8003a00 <HAL_CRCEx_Polynomial_Set>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e028      	b.n	80039f4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	795b      	ldrb	r3, [r3, #5]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d105      	bne.n	80039b6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039b2:	611a      	str	r2, [r3, #16]
 80039b4:	e004      	b.n	80039c0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6912      	ldr	r2, [r2, #16]
 80039be:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	699a      	ldr	r2, [r3, #24]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	04c11db7 	.word	0x04c11db7

08003a00 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003a10:	231f      	movs	r3, #31
 8003a12:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d102      	bne.n	8003a24 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	75fb      	strb	r3, [r7, #23]
 8003a22:	e063      	b.n	8003aec <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003a24:	bf00      	nop
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1e5a      	subs	r2, r3, #1
 8003a2a:	613a      	str	r2, [r7, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d009      	beq.n	8003a44 <HAL_CRCEx_Polynomial_Set+0x44>
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f003 031f 	and.w	r3, r3, #31
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0f0      	beq.n	8003a26 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b18      	cmp	r3, #24
 8003a48:	d846      	bhi.n	8003ad8 <HAL_CRCEx_Polynomial_Set+0xd8>
 8003a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a50 <HAL_CRCEx_Polynomial_Set+0x50>)
 8003a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a50:	08003adf 	.word	0x08003adf
 8003a54:	08003ad9 	.word	0x08003ad9
 8003a58:	08003ad9 	.word	0x08003ad9
 8003a5c:	08003ad9 	.word	0x08003ad9
 8003a60:	08003ad9 	.word	0x08003ad9
 8003a64:	08003ad9 	.word	0x08003ad9
 8003a68:	08003ad9 	.word	0x08003ad9
 8003a6c:	08003ad9 	.word	0x08003ad9
 8003a70:	08003acd 	.word	0x08003acd
 8003a74:	08003ad9 	.word	0x08003ad9
 8003a78:	08003ad9 	.word	0x08003ad9
 8003a7c:	08003ad9 	.word	0x08003ad9
 8003a80:	08003ad9 	.word	0x08003ad9
 8003a84:	08003ad9 	.word	0x08003ad9
 8003a88:	08003ad9 	.word	0x08003ad9
 8003a8c:	08003ad9 	.word	0x08003ad9
 8003a90:	08003ac1 	.word	0x08003ac1
 8003a94:	08003ad9 	.word	0x08003ad9
 8003a98:	08003ad9 	.word	0x08003ad9
 8003a9c:	08003ad9 	.word	0x08003ad9
 8003aa0:	08003ad9 	.word	0x08003ad9
 8003aa4:	08003ad9 	.word	0x08003ad9
 8003aa8:	08003ad9 	.word	0x08003ad9
 8003aac:	08003ad9 	.word	0x08003ad9
 8003ab0:	08003ab5 	.word	0x08003ab5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	2b06      	cmp	r3, #6
 8003ab8:	d913      	bls.n	8003ae2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003abe:	e010      	b.n	8003ae2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b07      	cmp	r3, #7
 8003ac4:	d90f      	bls.n	8003ae6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003aca:	e00c      	b.n	8003ae6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	2b0f      	cmp	r3, #15
 8003ad0:	d90b      	bls.n	8003aea <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003ad6:	e008      	b.n	8003aea <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	75fb      	strb	r3, [r7, #23]
        break;
 8003adc:	e006      	b.n	8003aec <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003ade:	bf00      	nop
 8003ae0:	e004      	b.n	8003aec <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003ae2:	bf00      	nop
 8003ae4:	e002      	b.n	8003aec <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003ae6:	bf00      	nop
 8003ae8:	e000      	b.n	8003aec <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003aea:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003aec:	7dfb      	ldrb	r3, [r7, #23]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10d      	bne.n	8003b0e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 0118 	bic.w	r1, r3, #24
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	371c      	adds	r7, #28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e069      	b.n	8003c02 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d102      	bne.n	8003b40 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fe f906 	bl	8001d4c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6819      	ldr	r1, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b2a      	ldr	r3, [pc, #168]	@ (8003c0c <HAL_DCMI_Init+0xf0>)
 8003b62:	400b      	ands	r3, r1
 8003b64:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6819      	ldr	r1, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003b7a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003b86:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003b92:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b98:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003b9e:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003baa:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d112      	bne.n	8003be2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	7f1b      	ldrb	r3, [r3, #28]
 8003bc0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	7f5b      	ldrb	r3, [r3, #29]
 8003bc6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003bc8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	7f9b      	ldrb	r3, [r3, #30]
 8003bce:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003bd0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	7fdb      	ldrb	r3, [r3, #31]
 8003bd8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003bde:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003be0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68da      	ldr	r2, [r3, #12]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 021e 	orr.w	r2, r2, #30
 8003bf0:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	ffe0f007 	.word	0xffe0f007

08003c10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c1c:	f7ff fa6a 	bl	80030f4 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e099      	b.n	8003d60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0201 	bic.w	r2, r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c4c:	e00f      	b.n	8003c6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c4e:	f7ff fa51 	bl	80030f4 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b05      	cmp	r3, #5
 8003c5a:	d908      	bls.n	8003c6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2203      	movs	r2, #3
 8003c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e078      	b.n	8003d60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1e8      	bne.n	8003c4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4b38      	ldr	r3, [pc, #224]	@ (8003d68 <HAL_DMA_Init+0x158>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	2b04      	cmp	r3, #4
 8003cc6:	d107      	bne.n	8003cd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	f023 0307 	bic.w	r3, r3, #7
 8003cee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d117      	bne.n	8003d32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00e      	beq.n	8003d32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fa83 	bl	8004220 <DMA_CheckFifoParam>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2240      	movs	r2, #64	@ 0x40
 8003d24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e016      	b.n	8003d60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fa3a 	bl	80041b4 <DMA_CalcBaseAndBitshift>
 8003d40:	4603      	mov	r3, r0
 8003d42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d48:	223f      	movs	r2, #63	@ 0x3f
 8003d4a:	409a      	lsls	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	f010803f 	.word	0xf010803f

08003d6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d101      	bne.n	8003d92 <HAL_DMA_Start_IT+0x26>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	e048      	b.n	8003e24 <HAL_DMA_Start_IT+0xb8>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d137      	bne.n	8003e16 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2202      	movs	r2, #2
 8003daa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f9cc 	bl	8004158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc4:	223f      	movs	r2, #63	@ 0x3f
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0216 	orr.w	r2, r2, #22
 8003dda:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0208 	orr.w	r2, r2, #8
 8003e02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0201 	orr.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e005      	b.n	8003e22 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
 8003e20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003e38:	4b8e      	ldr	r3, [pc, #568]	@ (8004074 <HAL_DMA_IRQHandler+0x248>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a8e      	ldr	r2, [pc, #568]	@ (8004078 <HAL_DMA_IRQHandler+0x24c>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	0a9b      	lsrs	r3, r3, #10
 8003e44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e56:	2208      	movs	r2, #8
 8003e58:	409a      	lsls	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d01a      	beq.n	8003e98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d013      	beq.n	8003e98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0204 	bic.w	r2, r2, #4
 8003e7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e84:	2208      	movs	r2, #8
 8003e86:	409a      	lsls	r2, r3
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	f043 0201 	orr.w	r2, r3, #1
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d012      	beq.n	8003ece <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00b      	beq.n	8003ece <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eba:	2201      	movs	r2, #1
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec6:	f043 0202 	orr.w	r2, r3, #2
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d012      	beq.n	8003f04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00b      	beq.n	8003f04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef0:	2204      	movs	r2, #4
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efc:	f043 0204 	orr.w	r2, r3, #4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f08:	2210      	movs	r2, #16
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d043      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0308 	and.w	r3, r3, #8
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d03c      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f26:	2210      	movs	r2, #16
 8003f28:	409a      	lsls	r2, r3
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d018      	beq.n	8003f6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d108      	bne.n	8003f5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d024      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	4798      	blx	r3
 8003f5a:	e01f      	b.n	8003f9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01b      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	4798      	blx	r3
 8003f6c:	e016      	b.n	8003f9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d107      	bne.n	8003f8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0208 	bic.w	r2, r2, #8
 8003f8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 808f 	beq.w	80040cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0310 	and.w	r3, r3, #16
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8087 	beq.w	80040cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	409a      	lsls	r2, r3
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b05      	cmp	r3, #5
 8003fd4:	d136      	bne.n	8004044 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0216 	bic.w	r2, r2, #22
 8003fe4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695a      	ldr	r2, [r3, #20]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ff4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d103      	bne.n	8004006 <HAL_DMA_IRQHandler+0x1da>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004002:	2b00      	cmp	r3, #0
 8004004:	d007      	beq.n	8004016 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0208 	bic.w	r2, r2, #8
 8004014:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800401a:	223f      	movs	r2, #63	@ 0x3f
 800401c:	409a      	lsls	r2, r3
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004036:	2b00      	cmp	r3, #0
 8004038:	d07e      	beq.n	8004138 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	4798      	blx	r3
        }
        return;
 8004042:	e079      	b.n	8004138 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d01d      	beq.n	800408e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10d      	bne.n	800407c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004064:	2b00      	cmp	r3, #0
 8004066:	d031      	beq.n	80040cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	4798      	blx	r3
 8004070:	e02c      	b.n	80040cc <HAL_DMA_IRQHandler+0x2a0>
 8004072:	bf00      	nop
 8004074:	20012000 	.word	0x20012000
 8004078:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004080:	2b00      	cmp	r3, #0
 8004082:	d023      	beq.n	80040cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	4798      	blx	r3
 800408c:	e01e      	b.n	80040cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10f      	bne.n	80040bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0210 	bic.w	r2, r2, #16
 80040aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d032      	beq.n	800413a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d022      	beq.n	8004126 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2205      	movs	r2, #5
 80040e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 0201 	bic.w	r2, r2, #1
 80040f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	3301      	adds	r3, #1
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	429a      	cmp	r2, r3
 8004102:	d307      	bcc.n	8004114 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f2      	bne.n	80040f8 <HAL_DMA_IRQHandler+0x2cc>
 8004112:	e000      	b.n	8004116 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004114:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800412a:	2b00      	cmp	r3, #0
 800412c:	d005      	beq.n	800413a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
 8004136:	e000      	b.n	800413a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004138:	bf00      	nop
    }
  }
}
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800414c:	4618      	mov	r0, r3
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b40      	cmp	r3, #64	@ 0x40
 8004184:	d108      	bne.n	8004198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004196:	e007      	b.n	80041a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	60da      	str	r2, [r3, #12]
}
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	3b10      	subs	r3, #16
 80041c4:	4a13      	ldr	r2, [pc, #76]	@ (8004214 <DMA_CalcBaseAndBitshift+0x60>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	091b      	lsrs	r3, r3, #4
 80041cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041ce:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <DMA_CalcBaseAndBitshift+0x64>)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4413      	add	r3, r2
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	461a      	mov	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b03      	cmp	r3, #3
 80041e0:	d908      	bls.n	80041f4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	4b0c      	ldr	r3, [pc, #48]	@ (800421c <DMA_CalcBaseAndBitshift+0x68>)
 80041ea:	4013      	ands	r3, r2
 80041ec:	1d1a      	adds	r2, r3, #4
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80041f2:	e006      	b.n	8004202 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	461a      	mov	r2, r3
 80041fa:	4b08      	ldr	r3, [pc, #32]	@ (800421c <DMA_CalcBaseAndBitshift+0x68>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004206:	4618      	mov	r0, r3
 8004208:	3714      	adds	r7, #20
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	aaaaaaab 	.word	0xaaaaaaab
 8004218:	08015280 	.word	0x08015280
 800421c:	fffffc00 	.word	0xfffffc00

08004220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d11f      	bne.n	800427a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d856      	bhi.n	80042ee <DMA_CheckFifoParam+0xce>
 8004240:	a201      	add	r2, pc, #4	@ (adr r2, 8004248 <DMA_CheckFifoParam+0x28>)
 8004242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004246:	bf00      	nop
 8004248:	08004259 	.word	0x08004259
 800424c:	0800426b 	.word	0x0800426b
 8004250:	08004259 	.word	0x08004259
 8004254:	080042ef 	.word	0x080042ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d046      	beq.n	80042f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004268:	e043      	b.n	80042f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004272:	d140      	bne.n	80042f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004278:	e03d      	b.n	80042f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004282:	d121      	bne.n	80042c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b03      	cmp	r3, #3
 8004288:	d837      	bhi.n	80042fa <DMA_CheckFifoParam+0xda>
 800428a:	a201      	add	r2, pc, #4	@ (adr r2, 8004290 <DMA_CheckFifoParam+0x70>)
 800428c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004290:	080042a1 	.word	0x080042a1
 8004294:	080042a7 	.word	0x080042a7
 8004298:	080042a1 	.word	0x080042a1
 800429c:	080042b9 	.word	0x080042b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	73fb      	strb	r3, [r7, #15]
      break;
 80042a4:	e030      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d025      	beq.n	80042fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042b6:	e022      	b.n	80042fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042c0:	d11f      	bne.n	8004302 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042c6:	e01c      	b.n	8004302 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d903      	bls.n	80042d6 <DMA_CheckFifoParam+0xb6>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b03      	cmp	r3, #3
 80042d2:	d003      	beq.n	80042dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042d4:	e018      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	73fb      	strb	r3, [r7, #15]
      break;
 80042da:	e015      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00e      	beq.n	8004306 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
      break;
 80042ec:	e00b      	b.n	8004306 <DMA_CheckFifoParam+0xe6>
      break;
 80042ee:	bf00      	nop
 80042f0:	e00a      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042f2:	bf00      	nop
 80042f4:	e008      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042f6:	bf00      	nop
 80042f8:	e006      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042fa:	bf00      	nop
 80042fc:	e004      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
 8004300:	e002      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;   
 8004302:	bf00      	nop
 8004304:	e000      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
    }
  } 
  
  return status; 
 8004308:	7bfb      	ldrb	r3, [r7, #15]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop

08004318 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e039      	b.n	800439e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d106      	bne.n	8004344 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fd fdc2 	bl	8001ec8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004368:	f023 0107 	bic.w	r1, r3, #7
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800437e:	4b0a      	ldr	r3, [pc, #40]	@ (80043a8 <HAL_DMA2D_Init+0x90>)
 8004380:	4013      	ands	r3, r2
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	68d1      	ldr	r1, [r2, #12]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6812      	ldr	r2, [r2, #0]
 800438a:	430b      	orrs	r3, r1
 800438c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	ffffc000 	.word	0xffffc000

080043ac <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d026      	beq.n	800441c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d021      	beq.n	800441c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043e6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ec:	f043 0201 	orr.w	r2, r3, #1
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2201      	movs	r2, #1
 80043fa:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2204      	movs	r2, #4
 8004400:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d026      	beq.n	8004474 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d021      	beq.n	8004474 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800443e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2220      	movs	r2, #32
 8004446:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444c:	f043 0202 	orr.w	r2, r3, #2
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2204      	movs	r2, #4
 8004458:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0308 	and.w	r3, r3, #8
 800447a:	2b00      	cmp	r3, #0
 800447c:	d026      	beq.n	80044cc <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004484:	2b00      	cmp	r3, #0
 8004486:	d021      	beq.n	80044cc <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004496:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2208      	movs	r2, #8
 800449e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a4:	f043 0204 	orr.w	r2, r3, #4
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2204      	movs	r2, #4
 80044b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d013      	beq.n	80044fe <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00e      	beq.n	80044fe <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ee:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2204      	movs	r2, #4
 80044f6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f853 	bl	80045a4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d024      	beq.n	8004552 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800450e:	2b00      	cmp	r3, #0
 8004510:	d01f      	beq.n	8004552 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004520:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2202      	movs	r2, #2
 8004528:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b00      	cmp	r3, #0
 800455a:	d01f      	beq.n	800459c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d01a      	beq.n	800459c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004574:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2210      	movs	r2, #16
 800457c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f80e 	bl	80045b8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800459c:	bf00      	nop
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b087      	sub	sp, #28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_DMA2D_ConfigLayer+0x20>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e079      	b.n	80046e0 <HAL_DMA2D_ConfigLayer+0x114>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	3318      	adds	r3, #24
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	4413      	add	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	041b      	lsls	r3, r3, #16
 8004612:	4313      	orrs	r3, r2
 8004614:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004616:	4b35      	ldr	r3, [pc, #212]	@ (80046ec <HAL_DMA2D_ConfigLayer+0x120>)
 8004618:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2b0a      	cmp	r3, #10
 8004620:	d003      	beq.n	800462a <HAL_DMA2D_ConfigLayer+0x5e>
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b09      	cmp	r3, #9
 8004628:	d107      	bne.n	800463a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	4313      	orrs	r3, r2
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	e005      	b.n	8004646 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	061b      	lsls	r3, r3, #24
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	4313      	orrs	r3, r2
 8004644:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d120      	bne.n	800468e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	43db      	mvns	r3, r3
 8004656:	ea02 0103 	and.w	r1, r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	430a      	orrs	r2, r1
 8004662:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b0a      	cmp	r3, #10
 8004674:	d003      	beq.n	800467e <HAL_DMA2D_ConfigLayer+0xb2>
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b09      	cmp	r3, #9
 800467c:	d127      	bne.n	80046ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800468a:	629a      	str	r2, [r3, #40]	@ 0x28
 800468c:	e01f      	b.n	80046ce <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	69da      	ldr	r2, [r3, #28]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	43db      	mvns	r3, r3
 8004698:	ea02 0103 	and.w	r1, r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2b0a      	cmp	r3, #10
 80046b6:	d003      	beq.n	80046c0 <HAL_DMA2D_ConfigLayer+0xf4>
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b09      	cmp	r3, #9
 80046be:	d106      	bne.n	80046ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80046cc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	371c      	adds	r7, #28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	ff03000f 	.word	0xff03000f

080046f0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e086      	b.n	8004810 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004708:	2b00      	cmp	r3, #0
 800470a:	d106      	bne.n	800471a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2220      	movs	r2, #32
 8004710:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7fd fbfd 	bl	8001f14 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800471a:	4b3f      	ldr	r3, [pc, #252]	@ (8004818 <HAL_ETH_Init+0x128>)
 800471c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471e:	4a3e      	ldr	r2, [pc, #248]	@ (8004818 <HAL_ETH_Init+0x128>)
 8004720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004724:	6453      	str	r3, [r2, #68]	@ 0x44
 8004726:	4b3c      	ldr	r3, [pc, #240]	@ (8004818 <HAL_ETH_Init+0x128>)
 8004728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004732:	4b3a      	ldr	r3, [pc, #232]	@ (800481c <HAL_ETH_Init+0x12c>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	4a39      	ldr	r2, [pc, #228]	@ (800481c <HAL_ETH_Init+0x12c>)
 8004738:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800473c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800473e:	4b37      	ldr	r3, [pc, #220]	@ (800481c <HAL_ETH_Init+0x12c>)
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	4935      	ldr	r1, [pc, #212]	@ (800481c <HAL_ETH_Init+0x12c>)
 8004748:	4313      	orrs	r3, r2
 800474a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800474c:	4b33      	ldr	r3, [pc, #204]	@ (800481c <HAL_ETH_Init+0x12c>)
 800474e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004766:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004768:	f7fe fcc4 	bl	80030f4 <HAL_GetTick>
 800476c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800476e:	e011      	b.n	8004794 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004770:	f7fe fcc0 	bl	80030f4 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800477e:	d909      	bls.n	8004794 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2204      	movs	r2, #4
 8004784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	22e0      	movs	r2, #224	@ 0xe0
 800478c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e03d      	b.n	8004810 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1e4      	bne.n	8004770 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f97a 	bl	8004aa0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 fa25 	bl	8004bfc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 fa7b 	bl	8004cae <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	461a      	mov	r2, r3
 80047be:	2100      	movs	r1, #0
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f9e3 	bl	8004b8c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80047d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004820 <HAL_ETH_Init+0x130>)
 80047e4:	430b      	orrs	r3, r1
 80047e6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80047fa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2210      	movs	r2, #16
 800480a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40023800 	.word	0x40023800
 800481c:	40013800 	.word	0x40013800
 8004820:	00020060 	.word	0x00020060

08004824 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	4b53      	ldr	r3, [pc, #332]	@ (8004988 <ETH_SetMACConfig+0x164>)
 800483a:	4013      	ands	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	7b9b      	ldrb	r3, [r3, #14]
 8004842:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	7c12      	ldrb	r2, [r2, #16]
 8004848:	2a00      	cmp	r2, #0
 800484a:	d102      	bne.n	8004852 <ETH_SetMACConfig+0x2e>
 800484c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004850:	e000      	b.n	8004854 <ETH_SetMACConfig+0x30>
 8004852:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004854:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	7c52      	ldrb	r2, [r2, #17]
 800485a:	2a00      	cmp	r2, #0
 800485c:	d102      	bne.n	8004864 <ETH_SetMACConfig+0x40>
 800485e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004862:	e000      	b.n	8004866 <ETH_SetMACConfig+0x42>
 8004864:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004866:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800486c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	7fdb      	ldrb	r3, [r3, #31]
 8004872:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004874:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800487a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	7f92      	ldrb	r2, [r2, #30]
 8004880:	2a00      	cmp	r2, #0
 8004882:	d102      	bne.n	800488a <ETH_SetMACConfig+0x66>
 8004884:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004888:	e000      	b.n	800488c <ETH_SetMACConfig+0x68>
 800488a:	2200      	movs	r2, #0
                        macconf->Speed |
 800488c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	7f1b      	ldrb	r3, [r3, #28]
 8004892:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004894:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800489a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	791b      	ldrb	r3, [r3, #4]
 80048a0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80048a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80048aa:	2a00      	cmp	r2, #0
 80048ac:	d102      	bne.n	80048b4 <ETH_SetMACConfig+0x90>
 80048ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048b2:	e000      	b.n	80048b6 <ETH_SetMACConfig+0x92>
 80048b4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80048b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	7bdb      	ldrb	r3, [r3, #15]
 80048bc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80048be:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80048c4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048cc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80048ce:	4313      	orrs	r3, r2
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80048e6:	2001      	movs	r0, #1
 80048e8:	f7fe fc10 	bl	800310c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004902:	4013      	ands	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800490a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004912:	2a00      	cmp	r2, #0
 8004914:	d101      	bne.n	800491a <ETH_SetMACConfig+0xf6>
 8004916:	2280      	movs	r2, #128	@ 0x80
 8004918:	e000      	b.n	800491c <ETH_SetMACConfig+0xf8>
 800491a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800491c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004922:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800492a:	2a01      	cmp	r2, #1
 800492c:	d101      	bne.n	8004932 <ETH_SetMACConfig+0x10e>
 800492e:	2208      	movs	r2, #8
 8004930:	e000      	b.n	8004934 <ETH_SetMACConfig+0x110>
 8004932:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004934:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800493c:	2a01      	cmp	r2, #1
 800493e:	d101      	bne.n	8004944 <ETH_SetMACConfig+0x120>
 8004940:	2204      	movs	r2, #4
 8004942:	e000      	b.n	8004946 <ETH_SetMACConfig+0x122>
 8004944:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004946:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800494e:	2a01      	cmp	r2, #1
 8004950:	d101      	bne.n	8004956 <ETH_SetMACConfig+0x132>
 8004952:	2202      	movs	r2, #2
 8004954:	e000      	b.n	8004958 <ETH_SetMACConfig+0x134>
 8004956:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004958:	4313      	orrs	r3, r2
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004970:	2001      	movs	r0, #1
 8004972:	f7fe fbcb 	bl	800310c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	619a      	str	r2, [r3, #24]
}
 800497e:	bf00      	nop
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	fd20810f 	.word	0xfd20810f

0800498c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4b3d      	ldr	r3, [pc, #244]	@ (8004a9c <ETH_SetDMAConfig+0x110>)
 80049a6:	4013      	ands	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	7b1b      	ldrb	r3, [r3, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d102      	bne.n	80049b8 <ETH_SetDMAConfig+0x2c>
 80049b2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80049b6:	e000      	b.n	80049ba <ETH_SetDMAConfig+0x2e>
 80049b8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	7b5b      	ldrb	r3, [r3, #13]
 80049be:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80049c0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	7f52      	ldrb	r2, [r2, #29]
 80049c6:	2a00      	cmp	r2, #0
 80049c8:	d102      	bne.n	80049d0 <ETH_SetDMAConfig+0x44>
 80049ca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80049ce:	e000      	b.n	80049d2 <ETH_SetDMAConfig+0x46>
 80049d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80049d2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	7b9b      	ldrb	r3, [r3, #14]
 80049d8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80049da:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80049e0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	7f1b      	ldrb	r3, [r3, #28]
 80049e6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80049e8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	7f9b      	ldrb	r3, [r3, #30]
 80049ee:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80049f0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80049f6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049fe:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004a00:	4313      	orrs	r3, r2
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a10:	461a      	mov	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a22:	2001      	movs	r0, #1
 8004a24:	f7fe fb72 	bl	800310c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a30:	461a      	mov	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	791b      	ldrb	r3, [r3, #4]
 8004a3a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004a40:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004a46:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004a4c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a54:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004a56:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004a5e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004a64:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6812      	ldr	r2, [r2, #0]
 8004a6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a6e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a72:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a80:	2001      	movs	r0, #1
 8004a82:	f7fe fb43 	bl	800310c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a8e:	461a      	mov	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6013      	str	r3, [r2, #0]
}
 8004a94:	bf00      	nop
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	f8de3f23 	.word	0xf8de3f23

08004aa0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b0a6      	sub	sp, #152	@ 0x98
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004aca:	2301      	movs	r3, #1
 8004acc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004aec:	2300      	movs	r3, #0
 8004aee:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004af0:	2300      	movs	r3, #0
 8004af2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004af6:	2300      	movs	r3, #0
 8004af8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004afc:	2300      	movs	r3, #0
 8004afe:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004b02:	2300      	movs	r3, #0
 8004b04:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004b08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004b0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004b14:	2300      	movs	r3, #0
 8004b16:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004b1a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004b1e:	4619      	mov	r1, r3
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7ff fe7f 	bl	8004824 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004b26:	2301      	movs	r3, #1
 8004b28:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004b34:	2301      	movs	r3, #1
 8004b36:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004b52:	2301      	movs	r3, #1
 8004b54:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004b56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004b5a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004b5c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004b60:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004b62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b66:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004b76:	f107 0308 	add.w	r3, r7, #8
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff ff05 	bl	800498c <ETH_SetDMAConfig>
}
 8004b82:	bf00      	nop
 8004b84:	3798      	adds	r7, #152	@ 0x98
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
	...

08004b8c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3305      	adds	r3, #5
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	3204      	adds	r2, #4
 8004ba4:	7812      	ldrb	r2, [r2, #0]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	4b11      	ldr	r3, [pc, #68]	@ (8004bf4 <ETH_MACAddressConfig+0x68>)
 8004bae:	4413      	add	r3, r2
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3303      	adds	r3, #3
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	061a      	lsls	r2, r3, #24
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	3302      	adds	r3, #2
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	041b      	lsls	r3, r3, #16
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	7812      	ldrb	r2, [r2, #0]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <ETH_MACAddressConfig+0x6c>)
 8004bde:	4413      	add	r3, r2
 8004be0:	461a      	mov	r2, r3
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	6013      	str	r3, [r2, #0]
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	40028040 	.word	0x40028040
 8004bf8:	40028044 	.word	0x40028044

08004bfc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004c04:	2300      	movs	r3, #0
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	e03e      	b.n	8004c88 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68d9      	ldr	r1, [r3, #12]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	4613      	mov	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	440b      	add	r3, r1
 8004c1a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2200      	movs	r2, #0
 8004c26:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2200      	movs	r2, #0
 8004c32:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004c34:	68b9      	ldr	r1, [r7, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	3206      	adds	r2, #6
 8004c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d80c      	bhi.n	8004c6c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68d9      	ldr	r1, [r3, #12]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	440b      	add	r3, r1
 8004c64:	461a      	mov	r2, r3
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	60da      	str	r2, [r3, #12]
 8004c6a:	e004      	b.n	8004c76 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	461a      	mov	r2, r3
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3301      	adds	r3, #1
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d9bd      	bls.n	8004c0a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ca0:	611a      	str	r2, [r3, #16]
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	60fb      	str	r3, [r7, #12]
 8004cba:	e048      	b.n	8004d4e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6919      	ldr	r1, [r3, #16]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	4413      	add	r3, r2
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	440b      	add	r3, r1
 8004ccc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004cf8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	3212      	adds	r2, #18
 8004d1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d80c      	bhi.n	8004d3e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6919      	ldr	r1, [r3, #16]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	440b      	add	r3, r1
 8004d36:	461a      	mov	r2, r3
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	60da      	str	r2, [r3, #12]
 8004d3c:	e004      	b.n	8004d48 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	461a      	mov	r2, r3
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d9b3      	bls.n	8004cbc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	691a      	ldr	r2, [r3, #16]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d7e:	60da      	str	r2, [r3, #12]
}
 8004d80:	bf00      	nop
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b089      	sub	sp, #36	@ 0x24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004d96:	2300      	movs	r3, #0
 8004d98:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	61fb      	str	r3, [r7, #28]
 8004daa:	e175      	b.n	8005098 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004dac:	2201      	movs	r2, #1
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	f040 8164 	bne.w	8005092 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d005      	beq.n	8004de2 <HAL_GPIO_Init+0x56>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d130      	bne.n	8004e44 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	2203      	movs	r2, #3
 8004dee:	fa02 f303 	lsl.w	r3, r2, r3
 8004df2:	43db      	mvns	r3, r3
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	4013      	ands	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e18:	2201      	movs	r2, #1
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	43db      	mvns	r3, r3
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	4013      	ands	r3, r2
 8004e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	091b      	lsrs	r3, r3, #4
 8004e2e:	f003 0201 	and.w	r2, r3, #1
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 0303 	and.w	r3, r3, #3
 8004e4c:	2b03      	cmp	r3, #3
 8004e4e:	d017      	beq.n	8004e80 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	2203      	movs	r2, #3
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43db      	mvns	r3, r3
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	4013      	ands	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 0303 	and.w	r3, r3, #3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d123      	bne.n	8004ed4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	08da      	lsrs	r2, r3, #3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3208      	adds	r2, #8
 8004e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	220f      	movs	r2, #15
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	691a      	ldr	r2, [r3, #16]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	08da      	lsrs	r2, r3, #3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3208      	adds	r2, #8
 8004ece:	69b9      	ldr	r1, [r7, #24]
 8004ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	2203      	movs	r2, #3
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	43db      	mvns	r3, r3
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f003 0203 	and.w	r2, r3, #3
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 80be 	beq.w	8005092 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f16:	4b66      	ldr	r3, [pc, #408]	@ (80050b0 <HAL_GPIO_Init+0x324>)
 8004f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1a:	4a65      	ldr	r2, [pc, #404]	@ (80050b0 <HAL_GPIO_Init+0x324>)
 8004f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f22:	4b63      	ldr	r3, [pc, #396]	@ (80050b0 <HAL_GPIO_Init+0x324>)
 8004f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004f2e:	4a61      	ldr	r2, [pc, #388]	@ (80050b4 <HAL_GPIO_Init+0x328>)
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	089b      	lsrs	r3, r3, #2
 8004f34:	3302      	adds	r3, #2
 8004f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	220f      	movs	r2, #15
 8004f46:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4a:	43db      	mvns	r3, r3
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a58      	ldr	r2, [pc, #352]	@ (80050b8 <HAL_GPIO_Init+0x32c>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d037      	beq.n	8004fca <HAL_GPIO_Init+0x23e>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a57      	ldr	r2, [pc, #348]	@ (80050bc <HAL_GPIO_Init+0x330>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d031      	beq.n	8004fc6 <HAL_GPIO_Init+0x23a>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a56      	ldr	r2, [pc, #344]	@ (80050c0 <HAL_GPIO_Init+0x334>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d02b      	beq.n	8004fc2 <HAL_GPIO_Init+0x236>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a55      	ldr	r2, [pc, #340]	@ (80050c4 <HAL_GPIO_Init+0x338>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d025      	beq.n	8004fbe <HAL_GPIO_Init+0x232>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a54      	ldr	r2, [pc, #336]	@ (80050c8 <HAL_GPIO_Init+0x33c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d01f      	beq.n	8004fba <HAL_GPIO_Init+0x22e>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a53      	ldr	r2, [pc, #332]	@ (80050cc <HAL_GPIO_Init+0x340>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d019      	beq.n	8004fb6 <HAL_GPIO_Init+0x22a>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a52      	ldr	r2, [pc, #328]	@ (80050d0 <HAL_GPIO_Init+0x344>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d013      	beq.n	8004fb2 <HAL_GPIO_Init+0x226>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a51      	ldr	r2, [pc, #324]	@ (80050d4 <HAL_GPIO_Init+0x348>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00d      	beq.n	8004fae <HAL_GPIO_Init+0x222>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a50      	ldr	r2, [pc, #320]	@ (80050d8 <HAL_GPIO_Init+0x34c>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d007      	beq.n	8004faa <HAL_GPIO_Init+0x21e>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a4f      	ldr	r2, [pc, #316]	@ (80050dc <HAL_GPIO_Init+0x350>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d101      	bne.n	8004fa6 <HAL_GPIO_Init+0x21a>
 8004fa2:	2309      	movs	r3, #9
 8004fa4:	e012      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fa6:	230a      	movs	r3, #10
 8004fa8:	e010      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004faa:	2308      	movs	r3, #8
 8004fac:	e00e      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fae:	2307      	movs	r3, #7
 8004fb0:	e00c      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fb2:	2306      	movs	r3, #6
 8004fb4:	e00a      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fb6:	2305      	movs	r3, #5
 8004fb8:	e008      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fba:	2304      	movs	r3, #4
 8004fbc:	e006      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e004      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e002      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <HAL_GPIO_Init+0x240>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	f002 0203 	and.w	r2, r2, #3
 8004fd2:	0092      	lsls	r2, r2, #2
 8004fd4:	4093      	lsls	r3, r2
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004fdc:	4935      	ldr	r1, [pc, #212]	@ (80050b4 <HAL_GPIO_Init+0x328>)
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	089b      	lsrs	r3, r3, #2
 8004fe2:	3302      	adds	r3, #2
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fea:	4b3d      	ldr	r3, [pc, #244]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	43db      	mvns	r3, r3
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d003      	beq.n	800500e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800500e:	4a34      	ldr	r2, [pc, #208]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005014:	4b32      	ldr	r3, [pc, #200]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	43db      	mvns	r3, r3
 800501e:	69ba      	ldr	r2, [r7, #24]
 8005020:	4013      	ands	r3, r2
 8005022:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005038:	4a29      	ldr	r2, [pc, #164]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800503e:	4b28      	ldr	r3, [pc, #160]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	43db      	mvns	r3, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4013      	ands	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	4313      	orrs	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005062:	4a1f      	ldr	r2, [pc, #124]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005068:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	43db      	mvns	r3, r3
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	4013      	ands	r3, r2
 8005076:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800508c:	4a14      	ldr	r2, [pc, #80]	@ (80050e0 <HAL_GPIO_Init+0x354>)
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	3301      	adds	r3, #1
 8005096:	61fb      	str	r3, [r7, #28]
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	2b0f      	cmp	r3, #15
 800509c:	f67f ae86 	bls.w	8004dac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	3724      	adds	r7, #36	@ 0x24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800
 80050b4:	40013800 	.word	0x40013800
 80050b8:	40020000 	.word	0x40020000
 80050bc:	40020400 	.word	0x40020400
 80050c0:	40020800 	.word	0x40020800
 80050c4:	40020c00 	.word	0x40020c00
 80050c8:	40021000 	.word	0x40021000
 80050cc:	40021400 	.word	0x40021400
 80050d0:	40021800 	.word	0x40021800
 80050d4:	40021c00 	.word	0x40021c00
 80050d8:	40022000 	.word	0x40022000
 80050dc:	40022400 	.word	0x40022400
 80050e0:	40013c00 	.word	0x40013c00

080050e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	691a      	ldr	r2, [r3, #16]
 80050f4:	887b      	ldrh	r3, [r7, #2]
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d002      	beq.n	8005102 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050fc:	2301      	movs	r3, #1
 80050fe:	73fb      	strb	r3, [r7, #15]
 8005100:	e001      	b.n	8005106 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005102:	2300      	movs	r3, #0
 8005104:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005106:	7bfb      	ldrb	r3, [r7, #15]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	807b      	strh	r3, [r7, #2]
 8005120:	4613      	mov	r3, r2
 8005122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005124:	787b      	ldrb	r3, [r7, #1]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800512a:	887a      	ldrh	r2, [r7, #2]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005130:	e003      	b.n	800513a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005132:	887b      	ldrh	r3, [r7, #2]
 8005134:	041a      	lsls	r2, r3, #16
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	619a      	str	r2, [r3, #24]
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b086      	sub	sp, #24
 800514a:	af02      	add	r7, sp, #8
 800514c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e059      	b.n	800520c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f00f fc42 	bl	80149fc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2203      	movs	r2, #3
 800517c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005186:	d102      	bne.n	800518e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f009 fad7 	bl	800e746 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	7c1a      	ldrb	r2, [r3, #16]
 80051a0:	f88d 2000 	strb.w	r2, [sp]
 80051a4:	3304      	adds	r3, #4
 80051a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051a8:	f009 fa62 	bl	800e670 <USB_CoreInit>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2202      	movs	r2, #2
 80051b6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e026      	b.n	800520c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2101      	movs	r1, #1
 80051c4:	4618      	mov	r0, r3
 80051c6:	f009 facf 	bl	800e768 <USB_SetCurrentMode>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e017      	b.n	800520c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6818      	ldr	r0, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	7c1a      	ldrb	r2, [r3, #16]
 80051e4:	f88d 2000 	strb.w	r2, [sp]
 80051e8:	3304      	adds	r3, #4
 80051ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051ec:	f009 fc78 	bl	800eae0 <USB_HostInit>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2202      	movs	r2, #2
 80051fa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e004      	b.n	800520c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3710      	adds	r7, #16
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b08b      	sub	sp, #44	@ 0x2c
 8005218:	af04      	add	r7, sp, #16
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	4608      	mov	r0, r1
 800521e:	4611      	mov	r1, r2
 8005220:	461a      	mov	r2, r3
 8005222:	4603      	mov	r3, r0
 8005224:	70fb      	strb	r3, [r7, #3]
 8005226:	460b      	mov	r3, r1
 8005228:	70bb      	strb	r3, [r7, #2]
 800522a:	4613      	mov	r3, r2
 800522c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800522e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005230:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <HAL_HCD_HC_Init+0x2c>
 800523c:	2302      	movs	r3, #2
 800523e:	e09d      	b.n	800537c <HAL_HCD_HC_Init+0x168>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8005248:	78fa      	ldrb	r2, [r7, #3]
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	1a9b      	subs	r3, r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	3319      	adds	r3, #25
 8005258:	2200      	movs	r2, #0
 800525a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800525c:	78fa      	ldrb	r2, [r7, #3]
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	4613      	mov	r3, r2
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	3314      	adds	r3, #20
 800526c:	787a      	ldrb	r2, [r7, #1]
 800526e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	1a9b      	subs	r3, r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	3315      	adds	r3, #21
 8005280:	78fa      	ldrb	r2, [r7, #3]
 8005282:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005284:	78fa      	ldrb	r2, [r7, #3]
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	4613      	mov	r3, r2
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	1a9b      	subs	r3, r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	440b      	add	r3, r1
 8005292:	3326      	adds	r3, #38	@ 0x26
 8005294:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005298:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800529a:	78fa      	ldrb	r2, [r7, #3]
 800529c:	78bb      	ldrb	r3, [r7, #2]
 800529e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052a2:	b2d8      	uxtb	r0, r3
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	3316      	adds	r3, #22
 80052b2:	4602      	mov	r2, r0
 80052b4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80052b6:	78fb      	ldrb	r3, [r7, #3]
 80052b8:	4619      	mov	r1, r3
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fba4 	bl	8005a08 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80052c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	da0a      	bge.n	80052de <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80052c8:	78fa      	ldrb	r2, [r7, #3]
 80052ca:	6879      	ldr	r1, [r7, #4]
 80052cc:	4613      	mov	r3, r2
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	1a9b      	subs	r3, r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	440b      	add	r3, r1
 80052d6:	3317      	adds	r3, #23
 80052d8:	2201      	movs	r2, #1
 80052da:	701a      	strb	r2, [r3, #0]
 80052dc:	e009      	b.n	80052f2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	011b      	lsls	r3, r3, #4
 80052e6:	1a9b      	subs	r3, r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	3317      	adds	r3, #23
 80052ee:	2200      	movs	r2, #0
 80052f0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f009 fd4a 	bl	800ed90 <USB_GetHostSpeed>
 80052fc:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80052fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005302:	2b01      	cmp	r3, #1
 8005304:	d10b      	bne.n	800531e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8005306:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800530a:	2b01      	cmp	r3, #1
 800530c:	d107      	bne.n	800531e <HAL_HCD_HC_Init+0x10a>
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d104      	bne.n	800531e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2bbc      	cmp	r3, #188	@ 0xbc
 8005318:	d901      	bls.n	800531e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800531a:	23bc      	movs	r3, #188	@ 0xbc
 800531c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800531e:	78fa      	ldrb	r2, [r7, #3]
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	3318      	adds	r3, #24
 800532e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005332:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8005334:	78fa      	ldrb	r2, [r7, #3]
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	b298      	uxth	r0, r3
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	4613      	mov	r3, r2
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	1a9b      	subs	r3, r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	440b      	add	r3, r1
 8005346:	3328      	adds	r3, #40	@ 0x28
 8005348:	4602      	mov	r2, r0
 800534a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	b29b      	uxth	r3, r3
 8005354:	787c      	ldrb	r4, [r7, #1]
 8005356:	78ba      	ldrb	r2, [r7, #2]
 8005358:	78f9      	ldrb	r1, [r7, #3]
 800535a:	9302      	str	r3, [sp, #8]
 800535c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005360:	9301      	str	r3, [sp, #4]
 8005362:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	4623      	mov	r3, r4
 800536a:	f009 fd39 	bl	800ede0 <USB_HC_Init>
 800536e:	4603      	mov	r3, r0
 8005370:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800537a:	7bfb      	ldrb	r3, [r7, #15]
}
 800537c:	4618      	mov	r0, r3
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	bd90      	pop	{r4, r7, pc}

08005384 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	4608      	mov	r0, r1
 800538e:	4611      	mov	r1, r2
 8005390:	461a      	mov	r2, r3
 8005392:	4603      	mov	r3, r0
 8005394:	70fb      	strb	r3, [r7, #3]
 8005396:	460b      	mov	r3, r1
 8005398:	70bb      	strb	r3, [r7, #2]
 800539a:	4613      	mov	r3, r2
 800539c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	3317      	adds	r3, #23
 80053ae:	78ba      	ldrb	r2, [r7, #2]
 80053b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80053b2:	78fa      	ldrb	r2, [r7, #3]
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	4613      	mov	r3, r2
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	1a9b      	subs	r3, r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	440b      	add	r3, r1
 80053c0:	3326      	adds	r3, #38	@ 0x26
 80053c2:	787a      	ldrb	r2, [r7, #1]
 80053c4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80053c6:	7c3b      	ldrb	r3, [r7, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d114      	bne.n	80053f6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80053cc:	78fa      	ldrb	r2, [r7, #3]
 80053ce:	6879      	ldr	r1, [r7, #4]
 80053d0:	4613      	mov	r3, r2
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	1a9b      	subs	r3, r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	440b      	add	r3, r1
 80053da:	332a      	adds	r3, #42	@ 0x2a
 80053dc:	2203      	movs	r2, #3
 80053de:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80053e0:	78fa      	ldrb	r2, [r7, #3]
 80053e2:	6879      	ldr	r1, [r7, #4]
 80053e4:	4613      	mov	r3, r2
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	1a9b      	subs	r3, r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	440b      	add	r3, r1
 80053ee:	3319      	adds	r3, #25
 80053f0:	7f3a      	ldrb	r2, [r7, #28]
 80053f2:	701a      	strb	r2, [r3, #0]
 80053f4:	e009      	b.n	800540a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80053f6:	78fa      	ldrb	r2, [r7, #3]
 80053f8:	6879      	ldr	r1, [r7, #4]
 80053fa:	4613      	mov	r3, r2
 80053fc:	011b      	lsls	r3, r3, #4
 80053fe:	1a9b      	subs	r3, r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	440b      	add	r3, r1
 8005404:	332a      	adds	r3, #42	@ 0x2a
 8005406:	2202      	movs	r2, #2
 8005408:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800540a:	787b      	ldrb	r3, [r7, #1]
 800540c:	2b03      	cmp	r3, #3
 800540e:	f200 8102 	bhi.w	8005616 <HAL_HCD_HC_SubmitRequest+0x292>
 8005412:	a201      	add	r2, pc, #4	@ (adr r2, 8005418 <HAL_HCD_HC_SubmitRequest+0x94>)
 8005414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005418:	08005429 	.word	0x08005429
 800541c:	08005601 	.word	0x08005601
 8005420:	080054ed 	.word	0x080054ed
 8005424:	08005577 	.word	0x08005577
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8005428:	7c3b      	ldrb	r3, [r7, #16]
 800542a:	2b01      	cmp	r3, #1
 800542c:	f040 80f5 	bne.w	800561a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8005430:	78bb      	ldrb	r3, [r7, #2]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d12d      	bne.n	8005492 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8005436:	8b3b      	ldrh	r3, [r7, #24]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d109      	bne.n	8005450 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800543c:	78fa      	ldrb	r2, [r7, #3]
 800543e:	6879      	ldr	r1, [r7, #4]
 8005440:	4613      	mov	r3, r2
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	1a9b      	subs	r3, r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	440b      	add	r3, r1
 800544a:	333d      	adds	r3, #61	@ 0x3d
 800544c:	2201      	movs	r2, #1
 800544e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8005450:	78fa      	ldrb	r2, [r7, #3]
 8005452:	6879      	ldr	r1, [r7, #4]
 8005454:	4613      	mov	r3, r2
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	1a9b      	subs	r3, r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	440b      	add	r3, r1
 800545e:	333d      	adds	r3, #61	@ 0x3d
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10a      	bne.n	800547c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005466:	78fa      	ldrb	r2, [r7, #3]
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	4613      	mov	r3, r2
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	1a9b      	subs	r3, r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	440b      	add	r3, r1
 8005474:	332a      	adds	r3, #42	@ 0x2a
 8005476:	2200      	movs	r2, #0
 8005478:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800547a:	e0ce      	b.n	800561a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800547c:	78fa      	ldrb	r2, [r7, #3]
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	4613      	mov	r3, r2
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	1a9b      	subs	r3, r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	440b      	add	r3, r1
 800548a:	332a      	adds	r3, #42	@ 0x2a
 800548c:	2202      	movs	r2, #2
 800548e:	701a      	strb	r2, [r3, #0]
      break;
 8005490:	e0c3      	b.n	800561a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005492:	78fa      	ldrb	r2, [r7, #3]
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	4613      	mov	r3, r2
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	440b      	add	r3, r1
 80054a0:	331a      	adds	r3, #26
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	f040 80b8 	bne.w	800561a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80054aa:	78fa      	ldrb	r2, [r7, #3]
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	1a9b      	subs	r3, r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	333c      	adds	r3, #60	@ 0x3c
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10a      	bne.n	80054d6 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80054c0:	78fa      	ldrb	r2, [r7, #3]
 80054c2:	6879      	ldr	r1, [r7, #4]
 80054c4:	4613      	mov	r3, r2
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	1a9b      	subs	r3, r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	332a      	adds	r3, #42	@ 0x2a
 80054d0:	2200      	movs	r2, #0
 80054d2:	701a      	strb	r2, [r3, #0]
      break;
 80054d4:	e0a1      	b.n	800561a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80054d6:	78fa      	ldrb	r2, [r7, #3]
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	4613      	mov	r3, r2
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	1a9b      	subs	r3, r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	332a      	adds	r3, #42	@ 0x2a
 80054e6:	2202      	movs	r2, #2
 80054e8:	701a      	strb	r2, [r3, #0]
      break;
 80054ea:	e096      	b.n	800561a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80054ec:	78bb      	ldrb	r3, [r7, #2]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d120      	bne.n	8005534 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80054f2:	78fa      	ldrb	r2, [r7, #3]
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	011b      	lsls	r3, r3, #4
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	333d      	adds	r3, #61	@ 0x3d
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10a      	bne.n	800551e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	4613      	mov	r3, r2
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	1a9b      	subs	r3, r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	440b      	add	r3, r1
 8005516:	332a      	adds	r3, #42	@ 0x2a
 8005518:	2200      	movs	r2, #0
 800551a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800551c:	e07e      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800551e:	78fa      	ldrb	r2, [r7, #3]
 8005520:	6879      	ldr	r1, [r7, #4]
 8005522:	4613      	mov	r3, r2
 8005524:	011b      	lsls	r3, r3, #4
 8005526:	1a9b      	subs	r3, r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	440b      	add	r3, r1
 800552c:	332a      	adds	r3, #42	@ 0x2a
 800552e:	2202      	movs	r2, #2
 8005530:	701a      	strb	r2, [r3, #0]
      break;
 8005532:	e073      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005534:	78fa      	ldrb	r2, [r7, #3]
 8005536:	6879      	ldr	r1, [r7, #4]
 8005538:	4613      	mov	r3, r2
 800553a:	011b      	lsls	r3, r3, #4
 800553c:	1a9b      	subs	r3, r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	440b      	add	r3, r1
 8005542:	333c      	adds	r3, #60	@ 0x3c
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10a      	bne.n	8005560 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	332a      	adds	r3, #42	@ 0x2a
 800555a:	2200      	movs	r2, #0
 800555c:	701a      	strb	r2, [r3, #0]
      break;
 800555e:	e05d      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005560:	78fa      	ldrb	r2, [r7, #3]
 8005562:	6879      	ldr	r1, [r7, #4]
 8005564:	4613      	mov	r3, r2
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	1a9b      	subs	r3, r3, r2
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	440b      	add	r3, r1
 800556e:	332a      	adds	r3, #42	@ 0x2a
 8005570:	2202      	movs	r2, #2
 8005572:	701a      	strb	r2, [r3, #0]
      break;
 8005574:	e052      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005576:	78bb      	ldrb	r3, [r7, #2]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d120      	bne.n	80055be <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800557c:	78fa      	ldrb	r2, [r7, #3]
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	4613      	mov	r3, r2
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	333d      	adds	r3, #61	@ 0x3d
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10a      	bne.n	80055a8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005592:	78fa      	ldrb	r2, [r7, #3]
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	4613      	mov	r3, r2
 8005598:	011b      	lsls	r3, r3, #4
 800559a:	1a9b      	subs	r3, r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	440b      	add	r3, r1
 80055a0:	332a      	adds	r3, #42	@ 0x2a
 80055a2:	2200      	movs	r2, #0
 80055a4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80055a6:	e039      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055a8:	78fa      	ldrb	r2, [r7, #3]
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	1a9b      	subs	r3, r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	332a      	adds	r3, #42	@ 0x2a
 80055b8:	2202      	movs	r2, #2
 80055ba:	701a      	strb	r2, [r3, #0]
      break;
 80055bc:	e02e      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80055be:	78fa      	ldrb	r2, [r7, #3]
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	1a9b      	subs	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	333c      	adds	r3, #60	@ 0x3c
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10a      	bne.n	80055ea <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80055d4:	78fa      	ldrb	r2, [r7, #3]
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4613      	mov	r3, r2
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	1a9b      	subs	r3, r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	332a      	adds	r3, #42	@ 0x2a
 80055e4:	2200      	movs	r2, #0
 80055e6:	701a      	strb	r2, [r3, #0]
      break;
 80055e8:	e018      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055ea:	78fa      	ldrb	r2, [r7, #3]
 80055ec:	6879      	ldr	r1, [r7, #4]
 80055ee:	4613      	mov	r3, r2
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	1a9b      	subs	r3, r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	440b      	add	r3, r1
 80055f8:	332a      	adds	r3, #42	@ 0x2a
 80055fa:	2202      	movs	r2, #2
 80055fc:	701a      	strb	r2, [r3, #0]
      break;
 80055fe:	e00d      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005600:	78fa      	ldrb	r2, [r7, #3]
 8005602:	6879      	ldr	r1, [r7, #4]
 8005604:	4613      	mov	r3, r2
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	1a9b      	subs	r3, r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	440b      	add	r3, r1
 800560e:	332a      	adds	r3, #42	@ 0x2a
 8005610:	2200      	movs	r2, #0
 8005612:	701a      	strb	r2, [r3, #0]
      break;
 8005614:	e002      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8005616:	bf00      	nop
 8005618:	e000      	b.n	800561c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800561a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800561c:	78fa      	ldrb	r2, [r7, #3]
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	4613      	mov	r3, r2
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	1a9b      	subs	r3, r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	332c      	adds	r3, #44	@ 0x2c
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005630:	78fa      	ldrb	r2, [r7, #3]
 8005632:	8b39      	ldrh	r1, [r7, #24]
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4403      	add	r3, r0
 8005640:	3334      	adds	r3, #52	@ 0x34
 8005642:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	334c      	adds	r3, #76	@ 0x4c
 8005654:	2200      	movs	r2, #0
 8005656:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005658:	78fa      	ldrb	r2, [r7, #3]
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	4613      	mov	r3, r2
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	1a9b      	subs	r3, r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	440b      	add	r3, r1
 8005666:	3338      	adds	r3, #56	@ 0x38
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800566c:	78fa      	ldrb	r2, [r7, #3]
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	4613      	mov	r3, r2
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	1a9b      	subs	r3, r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	440b      	add	r3, r1
 800567a:	3315      	adds	r3, #21
 800567c:	78fa      	ldrb	r2, [r7, #3]
 800567e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005680:	78fa      	ldrb	r2, [r7, #3]
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	4613      	mov	r3, r2
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	1a9b      	subs	r3, r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	334d      	adds	r3, #77	@ 0x4d
 8005690:	2200      	movs	r2, #0
 8005692:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6818      	ldr	r0, [r3, #0]
 8005698:	78fa      	ldrb	r2, [r7, #3]
 800569a:	4613      	mov	r3, r2
 800569c:	011b      	lsls	r3, r3, #4
 800569e:	1a9b      	subs	r3, r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	3310      	adds	r3, #16
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	4413      	add	r3, r2
 80056a8:	1d19      	adds	r1, r3, #4
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	799b      	ldrb	r3, [r3, #6]
 80056ae:	461a      	mov	r2, r3
 80056b0:	f009 fcc2 	bl	800f038 <USB_HC_StartXfer>
 80056b4:	4603      	mov	r3, r0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3708      	adds	r7, #8
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop

080056c0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f009 f9bc 	bl	800ea54 <USB_GetMode>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b01      	cmp	r3, #1
 80056e0:	f040 80fb 	bne.w	80058da <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f009 f97f 	bl	800e9ec <USB_ReadInterrupts>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 80f1 	beq.w	80058d8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f009 f976 	bl	800e9ec <USB_ReadInterrupts>
 8005700:	4603      	mov	r3, r0
 8005702:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005706:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800570a:	d104      	bne.n	8005716 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005714:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4618      	mov	r0, r3
 800571c:	f009 f966 	bl	800e9ec <USB_ReadInterrupts>
 8005720:	4603      	mov	r3, r0
 8005722:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005726:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800572a:	d104      	bne.n	8005736 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005734:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4618      	mov	r0, r3
 800573c:	f009 f956 	bl	800e9ec <USB_ReadInterrupts>
 8005740:	4603      	mov	r3, r0
 8005742:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005746:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800574a:	d104      	bne.n	8005756 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005754:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f009 f946 	bl	800e9ec <USB_ReadInterrupts>
 8005760:	4603      	mov	r3, r0
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b02      	cmp	r3, #2
 8005768:	d103      	bne.n	8005772 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2202      	movs	r2, #2
 8005770:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f009 f938 	bl	800e9ec <USB_ReadInterrupts>
 800577c:	4603      	mov	r3, r0
 800577e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005782:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005786:	d120      	bne.n	80057ca <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005790:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d113      	bne.n	80057ca <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80057a2:	2110      	movs	r1, #16
 80057a4:	6938      	ldr	r0, [r7, #16]
 80057a6:	f009 f82b 	bl	800e800 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80057aa:	6938      	ldr	r0, [r7, #16]
 80057ac:	f009 f85a 	bl	800e864 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	7a5b      	ldrb	r3, [r3, #9]
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d105      	bne.n	80057c4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2101      	movs	r1, #1
 80057be:	4618      	mov	r0, r3
 80057c0:	f009 fa46 	bl	800ec50 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f00f f98b 	bl	8014ae0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f009 f90c 	bl	800e9ec <USB_ReadInterrupts>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057de:	d102      	bne.n	80057e6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f001 fd4d 	bl	8007280 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f009 f8fe 	bl	800e9ec <USB_ReadInterrupts>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f003 0308 	and.w	r3, r3, #8
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	d106      	bne.n	8005808 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f00f f954 	bl	8014aa8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2208      	movs	r2, #8
 8005806:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4618      	mov	r0, r3
 800580e:	f009 f8ed 	bl	800e9ec <USB_ReadInterrupts>
 8005812:	4603      	mov	r3, r0
 8005814:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005818:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800581c:	d139      	bne.n	8005892 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4618      	mov	r0, r3
 8005824:	f009 fe82 	bl	800f52c <USB_HC_ReadInterrupt>
 8005828:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]
 800582e:	e025      	b.n	800587c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	fa22 f303 	lsr.w	r3, r2, r3
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	d018      	beq.n	8005876 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	015a      	lsls	r2, r3, #5
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4413      	add	r3, r2
 800584c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005856:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800585a:	d106      	bne.n	800586a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	b2db      	uxtb	r3, r3
 8005860:	4619      	mov	r1, r3
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f905 	bl	8005a72 <HCD_HC_IN_IRQHandler>
 8005868:	e005      	b.n	8005876 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	b2db      	uxtb	r3, r3
 800586e:	4619      	mov	r1, r3
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 ff67 	bl	8006744 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	3301      	adds	r3, #1
 800587a:	617b      	str	r3, [r7, #20]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	795b      	ldrb	r3, [r3, #5]
 8005880:	461a      	mov	r2, r3
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	4293      	cmp	r3, r2
 8005886:	d3d3      	bcc.n	8005830 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005890:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4618      	mov	r0, r3
 8005898:	f009 f8a8 	bl	800e9ec <USB_ReadInterrupts>
 800589c:	4603      	mov	r3, r0
 800589e:	f003 0310 	and.w	r3, r3, #16
 80058a2:	2b10      	cmp	r3, #16
 80058a4:	d101      	bne.n	80058aa <HAL_HCD_IRQHandler+0x1ea>
 80058a6:	2301      	movs	r3, #1
 80058a8:	e000      	b.n	80058ac <HAL_HCD_IRQHandler+0x1ec>
 80058aa:	2300      	movs	r3, #0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d014      	beq.n	80058da <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699a      	ldr	r2, [r3, #24]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0210 	bic.w	r2, r2, #16
 80058be:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f001 fbfe 	bl	80070c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	699a      	ldr	r2, [r3, #24]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f042 0210 	orr.w	r2, r2, #16
 80058d4:	619a      	str	r2, [r3, #24]
 80058d6:	e000      	b.n	80058da <HAL_HCD_IRQHandler+0x21a>
      return;
 80058d8:	bf00      	nop
    }
  }
}
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d101      	bne.n	80058f6 <HAL_HCD_Start+0x16>
 80058f2:	2302      	movs	r3, #2
 80058f4:	e013      	b.n	800591e <HAL_HCD_Start+0x3e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	2101      	movs	r1, #1
 8005904:	4618      	mov	r0, r3
 8005906:	f009 fa0a 	bl	800ed1e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4618      	mov	r0, r3
 8005910:	f008 ff08 	bl	800e724 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b082      	sub	sp, #8
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_HCD_Stop+0x16>
 8005938:	2302      	movs	r3, #2
 800593a:	e00d      	b.n	8005958 <HAL_HCD_Stop+0x32>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f009 ff5d 	bl	800f808 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4618      	mov	r0, r3
 800596e:	f009 f9ac 	bl	800ecca <USB_ResetPort>
 8005972:	4603      	mov	r3, r0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3708      	adds	r7, #8
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	460b      	mov	r3, r1
 8005986:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005988:	78fa      	ldrb	r2, [r7, #3]
 800598a:	6879      	ldr	r1, [r7, #4]
 800598c:	4613      	mov	r3, r2
 800598e:	011b      	lsls	r3, r3, #4
 8005990:	1a9b      	subs	r3, r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	440b      	add	r3, r1
 8005996:	334c      	adds	r3, #76	@ 0x4c
 8005998:	781b      	ldrb	r3, [r3, #0]
}
 800599a:	4618      	mov	r0, r3
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
 80059ae:	460b      	mov	r3, r1
 80059b0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80059b2:	78fa      	ldrb	r2, [r7, #3]
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	4613      	mov	r3, r2
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	1a9b      	subs	r3, r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	3338      	adds	r3, #56	@ 0x38
 80059c2:	681b      	ldr	r3, [r3, #0]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4618      	mov	r0, r3
 80059de:	f009 f9ee 	bl	800edbe <USB_GetCurrentFrame>
 80059e2:	4603      	mov	r3, r0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3708      	adds	r7, #8
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f009 f9c9 	bl	800ed90 <USB_GetHostSpeed>
 80059fe:	4603      	mov	r3, r0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3708      	adds	r7, #8
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	460b      	mov	r3, r1
 8005a12:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8005a14:	78fa      	ldrb	r2, [r7, #3]
 8005a16:	6879      	ldr	r1, [r7, #4]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	011b      	lsls	r3, r3, #4
 8005a1c:	1a9b      	subs	r3, r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	440b      	add	r3, r1
 8005a22:	331a      	adds	r3, #26
 8005a24:	2200      	movs	r2, #0
 8005a26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8005a28:	78fa      	ldrb	r2, [r7, #3]
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	1a9b      	subs	r3, r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	331b      	adds	r3, #27
 8005a38:	2200      	movs	r2, #0
 8005a3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	4613      	mov	r3, r2
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	1a9b      	subs	r3, r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	3325      	adds	r3, #37	@ 0x25
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8005a50:	78fa      	ldrb	r2, [r7, #3]
 8005a52:	6879      	ldr	r1, [r7, #4]
 8005a54:	4613      	mov	r3, r2
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	1a9b      	subs	r3, r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	3324      	adds	r3, #36	@ 0x24
 8005a60:	2200      	movs	r2, #0
 8005a62:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	78fa      	ldrb	r2, [r7, #3]
 8005a8e:	4611      	mov	r1, r2
 8005a90:	4618      	mov	r0, r3
 8005a92:	f008 ffbe 	bl	800ea12 <USB_ReadChInterrupts>
 8005a96:	4603      	mov	r3, r0
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	d11a      	bne.n	8005ad6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005aa0:	78fb      	ldrb	r3, [r7, #3]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005aac:	461a      	mov	r2, r3
 8005aae:	2304      	movs	r3, #4
 8005ab0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005ab2:	78fa      	ldrb	r2, [r7, #3]
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	011b      	lsls	r3, r3, #4
 8005aba:	1a9b      	subs	r3, r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	440b      	add	r3, r1
 8005ac0:	334d      	adds	r3, #77	@ 0x4d
 8005ac2:	2207      	movs	r2, #7
 8005ac4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	78fa      	ldrb	r2, [r7, #3]
 8005acc:	4611      	mov	r1, r2
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f009 fd3d 	bl	800f54e <USB_HC_Halt>
 8005ad4:	e09e      	b.n	8005c14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	78fa      	ldrb	r2, [r7, #3]
 8005adc:	4611      	mov	r1, r2
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f008 ff97 	bl	800ea12 <USB_ReadChInterrupts>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aee:	d11b      	bne.n	8005b28 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005afc:	461a      	mov	r2, r3
 8005afe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8005b04:	78fa      	ldrb	r2, [r7, #3]
 8005b06:	6879      	ldr	r1, [r7, #4]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	1a9b      	subs	r3, r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	440b      	add	r3, r1
 8005b12:	334d      	adds	r3, #77	@ 0x4d
 8005b14:	2208      	movs	r2, #8
 8005b16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	78fa      	ldrb	r2, [r7, #3]
 8005b1e:	4611      	mov	r1, r2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f009 fd14 	bl	800f54e <USB_HC_Halt>
 8005b26:	e075      	b.n	8005c14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	4611      	mov	r1, r2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f008 ff6e 	bl	800ea12 <USB_ReadChInterrupts>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f003 0308 	and.w	r3, r3, #8
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d11a      	bne.n	8005b76 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	015a      	lsls	r2, r3, #5
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	4413      	add	r3, r2
 8005b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	2308      	movs	r3, #8
 8005b50:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005b52:	78fa      	ldrb	r2, [r7, #3]
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	4613      	mov	r3, r2
 8005b58:	011b      	lsls	r3, r3, #4
 8005b5a:	1a9b      	subs	r3, r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	440b      	add	r3, r1
 8005b60:	334d      	adds	r3, #77	@ 0x4d
 8005b62:	2206      	movs	r2, #6
 8005b64:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	78fa      	ldrb	r2, [r7, #3]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f009 fced 	bl	800f54e <USB_HC_Halt>
 8005b74:	e04e      	b.n	8005c14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	78fa      	ldrb	r2, [r7, #3]
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f008 ff47 	bl	800ea12 <USB_ReadChInterrupts>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b8e:	d11b      	bne.n	8005bc8 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005b90:	78fb      	ldrb	r3, [r7, #3]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ba2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005ba4:	78fa      	ldrb	r2, [r7, #3]
 8005ba6:	6879      	ldr	r1, [r7, #4]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	011b      	lsls	r3, r3, #4
 8005bac:	1a9b      	subs	r3, r3, r2
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	440b      	add	r3, r1
 8005bb2:	334d      	adds	r3, #77	@ 0x4d
 8005bb4:	2209      	movs	r2, #9
 8005bb6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	78fa      	ldrb	r2, [r7, #3]
 8005bbe:	4611      	mov	r1, r2
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f009 fcc4 	bl	800f54e <USB_HC_Halt>
 8005bc6:	e025      	b.n	8005c14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	78fa      	ldrb	r2, [r7, #3]
 8005bce:	4611      	mov	r1, r2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f008 ff1e 	bl	800ea12 <USB_ReadChInterrupts>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bdc:	2b80      	cmp	r3, #128	@ 0x80
 8005bde:	d119      	bne.n	8005c14 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005be0:	78fb      	ldrb	r3, [r7, #3]
 8005be2:	015a      	lsls	r2, r3, #5
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4413      	add	r3, r2
 8005be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bec:	461a      	mov	r2, r3
 8005bee:	2380      	movs	r3, #128	@ 0x80
 8005bf0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005bf2:	78fa      	ldrb	r2, [r7, #3]
 8005bf4:	6879      	ldr	r1, [r7, #4]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	440b      	add	r3, r1
 8005c00:	334d      	adds	r3, #77	@ 0x4d
 8005c02:	2207      	movs	r2, #7
 8005c04:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	78fa      	ldrb	r2, [r7, #3]
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f009 fc9d 	bl	800f54e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	78fa      	ldrb	r2, [r7, #3]
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f008 fef8 	bl	800ea12 <USB_ReadChInterrupts>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c2c:	d112      	bne.n	8005c54 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	78fa      	ldrb	r2, [r7, #3]
 8005c34:	4611      	mov	r1, r2
 8005c36:	4618      	mov	r0, r3
 8005c38:	f009 fc89 	bl	800f54e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c48:	461a      	mov	r2, r3
 8005c4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c4e:	6093      	str	r3, [r2, #8]
 8005c50:	f000 bd75 	b.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	78fa      	ldrb	r2, [r7, #3]
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f008 fed8 	bl	800ea12 <USB_ReadChInterrupts>
 8005c62:	4603      	mov	r3, r0
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	f040 8128 	bne.w	8005ebe <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005c6e:	78fb      	ldrb	r3, [r7, #3]
 8005c70:	015a      	lsls	r2, r3, #5
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	2320      	movs	r3, #32
 8005c7e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005c80:	78fa      	ldrb	r2, [r7, #3]
 8005c82:	6879      	ldr	r1, [r7, #4]
 8005c84:	4613      	mov	r3, r2
 8005c86:	011b      	lsls	r3, r3, #4
 8005c88:	1a9b      	subs	r3, r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	440b      	add	r3, r1
 8005c8e:	331b      	adds	r3, #27
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d119      	bne.n	8005cca <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005c96:	78fa      	ldrb	r2, [r7, #3]
 8005c98:	6879      	ldr	r1, [r7, #4]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	011b      	lsls	r3, r3, #4
 8005c9e:	1a9b      	subs	r3, r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	440b      	add	r3, r1
 8005ca4:	331b      	adds	r3, #27
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005caa:	78fb      	ldrb	r3, [r7, #3]
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	78fa      	ldrb	r2, [r7, #3]
 8005cba:	0151      	lsls	r1, r2, #5
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	440a      	add	r2, r1
 8005cc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cc8:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	799b      	ldrb	r3, [r3, #6]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d01b      	beq.n	8005d0a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	3330      	adds	r3, #48	@ 0x30
 8005ce2:	6819      	ldr	r1, [r3, #0]
 8005ce4:	78fb      	ldrb	r3, [r7, #3]
 8005ce6:	015a      	lsls	r2, r3, #5
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	4413      	add	r3, r2
 8005cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cf6:	78fa      	ldrb	r2, [r7, #3]
 8005cf8:	1ac9      	subs	r1, r1, r3
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	011b      	lsls	r3, r3, #4
 8005d00:	1a9b      	subs	r3, r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4403      	add	r3, r0
 8005d06:	3338      	adds	r3, #56	@ 0x38
 8005d08:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005d0a:	78fa      	ldrb	r2, [r7, #3]
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	011b      	lsls	r3, r3, #4
 8005d12:	1a9b      	subs	r3, r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	440b      	add	r3, r1
 8005d18:	334d      	adds	r3, #77	@ 0x4d
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005d1e:	78fa      	ldrb	r2, [r7, #3]
 8005d20:	6879      	ldr	r1, [r7, #4]
 8005d22:	4613      	mov	r3, r2
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	1a9b      	subs	r3, r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	440b      	add	r3, r1
 8005d2c:	3344      	adds	r3, #68	@ 0x44
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	015a      	lsls	r2, r3, #5
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d3e:	461a      	mov	r2, r3
 8005d40:	2301      	movs	r3, #1
 8005d42:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005d44:	78fa      	ldrb	r2, [r7, #3]
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	011b      	lsls	r3, r3, #4
 8005d4c:	1a9b      	subs	r3, r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	3326      	adds	r3, #38	@ 0x26
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00a      	beq.n	8005d70 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005d5a:	78fa      	ldrb	r2, [r7, #3]
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	1a9b      	subs	r3, r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	440b      	add	r3, r1
 8005d68:	3326      	adds	r3, #38	@ 0x26
 8005d6a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d110      	bne.n	8005d92 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	78fa      	ldrb	r2, [r7, #3]
 8005d76:	4611      	mov	r1, r2
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f009 fbe8 	bl	800f54e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	015a      	lsls	r2, r3, #5
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	4413      	add	r3, r2
 8005d86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	2310      	movs	r3, #16
 8005d8e:	6093      	str	r3, [r2, #8]
 8005d90:	e03d      	b.n	8005e0e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005d92:	78fa      	ldrb	r2, [r7, #3]
 8005d94:	6879      	ldr	r1, [r7, #4]
 8005d96:	4613      	mov	r3, r2
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	1a9b      	subs	r3, r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	440b      	add	r3, r1
 8005da0:	3326      	adds	r3, #38	@ 0x26
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d00a      	beq.n	8005dbe <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005da8:	78fa      	ldrb	r2, [r7, #3]
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	4613      	mov	r3, r2
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	1a9b      	subs	r3, r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	3326      	adds	r3, #38	@ 0x26
 8005db8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d127      	bne.n	8005e0e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005dbe:	78fb      	ldrb	r3, [r7, #3]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	78fa      	ldrb	r2, [r7, #3]
 8005dce:	0151      	lsls	r1, r2, #5
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	440a      	add	r2, r1
 8005dd4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005dd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ddc:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005dde:	78fa      	ldrb	r2, [r7, #3]
 8005de0:	6879      	ldr	r1, [r7, #4]
 8005de2:	4613      	mov	r3, r2
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	1a9b      	subs	r3, r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	440b      	add	r3, r1
 8005dec:	334c      	adds	r3, #76	@ 0x4c
 8005dee:	2201      	movs	r2, #1
 8005df0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005df2:	78fa      	ldrb	r2, [r7, #3]
 8005df4:	6879      	ldr	r1, [r7, #4]
 8005df6:	4613      	mov	r3, r2
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	1a9b      	subs	r3, r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	440b      	add	r3, r1
 8005e00:	334c      	adds	r3, #76	@ 0x4c
 8005e02:	781a      	ldrb	r2, [r3, #0]
 8005e04:	78fb      	ldrb	r3, [r7, #3]
 8005e06:	4619      	mov	r1, r3
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f00e fe77 	bl	8014afc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	799b      	ldrb	r3, [r3, #6]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d13b      	bne.n	8005e8e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005e16:	78fa      	ldrb	r2, [r7, #3]
 8005e18:	6879      	ldr	r1, [r7, #4]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	1a9b      	subs	r3, r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	440b      	add	r3, r1
 8005e24:	3338      	adds	r3, #56	@ 0x38
 8005e26:	6819      	ldr	r1, [r3, #0]
 8005e28:	78fa      	ldrb	r2, [r7, #3]
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	1a9b      	subs	r3, r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4403      	add	r3, r0
 8005e36:	3328      	adds	r3, #40	@ 0x28
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	440b      	add	r3, r1
 8005e3c:	1e59      	subs	r1, r3, #1
 8005e3e:	78fa      	ldrb	r2, [r7, #3]
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	4613      	mov	r3, r2
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	1a9b      	subs	r3, r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4403      	add	r3, r0
 8005e4c:	3328      	adds	r3, #40	@ 0x28
 8005e4e:	881b      	ldrh	r3, [r3, #0]
 8005e50:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f000 8470 	beq.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005e5e:	78fa      	ldrb	r2, [r7, #3]
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	4613      	mov	r3, r2
 8005e64:	011b      	lsls	r3, r3, #4
 8005e66:	1a9b      	subs	r3, r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	440b      	add	r3, r1
 8005e6c:	333c      	adds	r3, #60	@ 0x3c
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	78fa      	ldrb	r2, [r7, #3]
 8005e72:	f083 0301 	eor.w	r3, r3, #1
 8005e76:	b2d8      	uxtb	r0, r3
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	1a9b      	subs	r3, r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	440b      	add	r3, r1
 8005e84:	333c      	adds	r3, #60	@ 0x3c
 8005e86:	4602      	mov	r2, r0
 8005e88:	701a      	strb	r2, [r3, #0]
 8005e8a:	f000 bc58 	b.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005e8e:	78fa      	ldrb	r2, [r7, #3]
 8005e90:	6879      	ldr	r1, [r7, #4]
 8005e92:	4613      	mov	r3, r2
 8005e94:	011b      	lsls	r3, r3, #4
 8005e96:	1a9b      	subs	r3, r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	440b      	add	r3, r1
 8005e9c:	333c      	adds	r3, #60	@ 0x3c
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	78fa      	ldrb	r2, [r7, #3]
 8005ea2:	f083 0301 	eor.w	r3, r3, #1
 8005ea6:	b2d8      	uxtb	r0, r3
 8005ea8:	6879      	ldr	r1, [r7, #4]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	1a9b      	subs	r3, r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	440b      	add	r3, r1
 8005eb4:	333c      	adds	r3, #60	@ 0x3c
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	701a      	strb	r2, [r3, #0]
 8005eba:	f000 bc40 	b.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	78fa      	ldrb	r2, [r7, #3]
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f008 fda3 	bl	800ea12 <USB_ReadChInterrupts>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	f003 0320 	and.w	r3, r3, #32
 8005ed2:	2b20      	cmp	r3, #32
 8005ed4:	d131      	bne.n	8005f3a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005ed6:	78fb      	ldrb	r3, [r7, #3]
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	2320      	movs	r3, #32
 8005ee6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005ee8:	78fa      	ldrb	r2, [r7, #3]
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	4613      	mov	r3, r2
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	1a9b      	subs	r3, r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	440b      	add	r3, r1
 8005ef6:	331a      	adds	r3, #26
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	f040 841f 	bne.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005f00:	78fa      	ldrb	r2, [r7, #3]
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	4613      	mov	r3, r2
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	1a9b      	subs	r3, r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	440b      	add	r3, r1
 8005f0e:	331b      	adds	r3, #27
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005f14:	78fa      	ldrb	r2, [r7, #3]
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	1a9b      	subs	r3, r3, r2
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	440b      	add	r3, r1
 8005f22:	334d      	adds	r3, #77	@ 0x4d
 8005f24:	2203      	movs	r2, #3
 8005f26:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	78fa      	ldrb	r2, [r7, #3]
 8005f2e:	4611      	mov	r1, r2
 8005f30:	4618      	mov	r0, r3
 8005f32:	f009 fb0c 	bl	800f54e <USB_HC_Halt>
 8005f36:	f000 bc02 	b.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	78fa      	ldrb	r2, [r7, #3]
 8005f40:	4611      	mov	r1, r2
 8005f42:	4618      	mov	r0, r3
 8005f44:	f008 fd65 	bl	800ea12 <USB_ReadChInterrupts>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	f040 8305 	bne.w	800655e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f60:	461a      	mov	r2, r3
 8005f62:	2302      	movs	r3, #2
 8005f64:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005f66:	78fa      	ldrb	r2, [r7, #3]
 8005f68:	6879      	ldr	r1, [r7, #4]
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	011b      	lsls	r3, r3, #4
 8005f6e:	1a9b      	subs	r3, r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	440b      	add	r3, r1
 8005f74:	334d      	adds	r3, #77	@ 0x4d
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d114      	bne.n	8005fa6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f7c:	78fa      	ldrb	r2, [r7, #3]
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	4613      	mov	r3, r2
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	1a9b      	subs	r3, r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	334d      	adds	r3, #77	@ 0x4d
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005f90:	78fa      	ldrb	r2, [r7, #3]
 8005f92:	6879      	ldr	r1, [r7, #4]
 8005f94:	4613      	mov	r3, r2
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	1a9b      	subs	r3, r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	440b      	add	r3, r1
 8005f9e:	334c      	adds	r3, #76	@ 0x4c
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	701a      	strb	r2, [r3, #0]
 8005fa4:	e2cc      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005fa6:	78fa      	ldrb	r2, [r7, #3]
 8005fa8:	6879      	ldr	r1, [r7, #4]
 8005faa:	4613      	mov	r3, r2
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	1a9b      	subs	r3, r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	440b      	add	r3, r1
 8005fb4:	334d      	adds	r3, #77	@ 0x4d
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	2b06      	cmp	r3, #6
 8005fba:	d114      	bne.n	8005fe6 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005fbc:	78fa      	ldrb	r2, [r7, #3]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	1a9b      	subs	r3, r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	334d      	adds	r3, #77	@ 0x4d
 8005fcc:	2202      	movs	r2, #2
 8005fce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005fd0:	78fa      	ldrb	r2, [r7, #3]
 8005fd2:	6879      	ldr	r1, [r7, #4]
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	1a9b      	subs	r3, r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	440b      	add	r3, r1
 8005fde:	334c      	adds	r3, #76	@ 0x4c
 8005fe0:	2205      	movs	r2, #5
 8005fe2:	701a      	strb	r2, [r3, #0]
 8005fe4:	e2ac      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005fe6:	78fa      	ldrb	r2, [r7, #3]
 8005fe8:	6879      	ldr	r1, [r7, #4]
 8005fea:	4613      	mov	r3, r2
 8005fec:	011b      	lsls	r3, r3, #4
 8005fee:	1a9b      	subs	r3, r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	440b      	add	r3, r1
 8005ff4:	334d      	adds	r3, #77	@ 0x4d
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	2b07      	cmp	r3, #7
 8005ffa:	d00b      	beq.n	8006014 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005ffc:	78fa      	ldrb	r2, [r7, #3]
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	011b      	lsls	r3, r3, #4
 8006004:	1a9b      	subs	r3, r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	440b      	add	r3, r1
 800600a:	334d      	adds	r3, #77	@ 0x4d
 800600c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800600e:	2b09      	cmp	r3, #9
 8006010:	f040 80a6 	bne.w	8006160 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006014:	78fa      	ldrb	r2, [r7, #3]
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	4613      	mov	r3, r2
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	1a9b      	subs	r3, r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	440b      	add	r3, r1
 8006022:	334d      	adds	r3, #77	@ 0x4d
 8006024:	2202      	movs	r2, #2
 8006026:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006028:	78fa      	ldrb	r2, [r7, #3]
 800602a:	6879      	ldr	r1, [r7, #4]
 800602c:	4613      	mov	r3, r2
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	1a9b      	subs	r3, r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	440b      	add	r3, r1
 8006036:	3344      	adds	r3, #68	@ 0x44
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	1c59      	adds	r1, r3, #1
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	1a9b      	subs	r3, r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4403      	add	r3, r0
 8006048:	3344      	adds	r3, #68	@ 0x44
 800604a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800604c:	78fa      	ldrb	r2, [r7, #3]
 800604e:	6879      	ldr	r1, [r7, #4]
 8006050:	4613      	mov	r3, r2
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	440b      	add	r3, r1
 800605a:	3344      	adds	r3, #68	@ 0x44
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d943      	bls.n	80060ea <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006062:	78fa      	ldrb	r2, [r7, #3]
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	4613      	mov	r3, r2
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	1a9b      	subs	r3, r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	440b      	add	r3, r1
 8006070:	3344      	adds	r3, #68	@ 0x44
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8006076:	78fa      	ldrb	r2, [r7, #3]
 8006078:	6879      	ldr	r1, [r7, #4]
 800607a:	4613      	mov	r3, r2
 800607c:	011b      	lsls	r3, r3, #4
 800607e:	1a9b      	subs	r3, r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	440b      	add	r3, r1
 8006084:	331a      	adds	r3, #26
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d123      	bne.n	80060d4 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800608c:	78fa      	ldrb	r2, [r7, #3]
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	4613      	mov	r3, r2
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	1a9b      	subs	r3, r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	331b      	adds	r3, #27
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80060a0:	78fa      	ldrb	r2, [r7, #3]
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	4613      	mov	r3, r2
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	1a9b      	subs	r3, r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	440b      	add	r3, r1
 80060ae:	331c      	adds	r3, #28
 80060b0:	2200      	movs	r2, #0
 80060b2:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	78fa      	ldrb	r2, [r7, #3]
 80060c4:	0151      	lsls	r1, r2, #5
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	440a      	add	r2, r1
 80060ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d2:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80060d4:	78fa      	ldrb	r2, [r7, #3]
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	4613      	mov	r3, r2
 80060da:	011b      	lsls	r3, r3, #4
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	440b      	add	r3, r1
 80060e2:	334c      	adds	r3, #76	@ 0x4c
 80060e4:	2204      	movs	r2, #4
 80060e6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80060e8:	e229      	b.n	800653e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060ea:	78fa      	ldrb	r2, [r7, #3]
 80060ec:	6879      	ldr	r1, [r7, #4]
 80060ee:	4613      	mov	r3, r2
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	1a9b      	subs	r3, r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	440b      	add	r3, r1
 80060f8:	334c      	adds	r3, #76	@ 0x4c
 80060fa:	2202      	movs	r2, #2
 80060fc:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80060fe:	78fa      	ldrb	r2, [r7, #3]
 8006100:	6879      	ldr	r1, [r7, #4]
 8006102:	4613      	mov	r3, r2
 8006104:	011b      	lsls	r3, r3, #4
 8006106:	1a9b      	subs	r3, r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	440b      	add	r3, r1
 800610c:	3326      	adds	r3, #38	@ 0x26
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00b      	beq.n	800612c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006114:	78fa      	ldrb	r2, [r7, #3]
 8006116:	6879      	ldr	r1, [r7, #4]
 8006118:	4613      	mov	r3, r2
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	440b      	add	r3, r1
 8006122:	3326      	adds	r3, #38	@ 0x26
 8006124:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006126:	2b02      	cmp	r3, #2
 8006128:	f040 8209 	bne.w	800653e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	4413      	add	r3, r2
 8006134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006142:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800614a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800614c:	78fb      	ldrb	r3, [r7, #3]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	4413      	add	r3, r2
 8006154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006158:	461a      	mov	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800615e:	e1ee      	b.n	800653e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006160:	78fa      	ldrb	r2, [r7, #3]
 8006162:	6879      	ldr	r1, [r7, #4]
 8006164:	4613      	mov	r3, r2
 8006166:	011b      	lsls	r3, r3, #4
 8006168:	1a9b      	subs	r3, r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	440b      	add	r3, r1
 800616e:	334d      	adds	r3, #77	@ 0x4d
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	2b05      	cmp	r3, #5
 8006174:	f040 80c8 	bne.w	8006308 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006178:	78fa      	ldrb	r2, [r7, #3]
 800617a:	6879      	ldr	r1, [r7, #4]
 800617c:	4613      	mov	r3, r2
 800617e:	011b      	lsls	r3, r3, #4
 8006180:	1a9b      	subs	r3, r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	440b      	add	r3, r1
 8006186:	334d      	adds	r3, #77	@ 0x4d
 8006188:	2202      	movs	r2, #2
 800618a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800618c:	78fa      	ldrb	r2, [r7, #3]
 800618e:	6879      	ldr	r1, [r7, #4]
 8006190:	4613      	mov	r3, r2
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	1a9b      	subs	r3, r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	440b      	add	r3, r1
 800619a:	331b      	adds	r3, #27
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	f040 81ce 	bne.w	8006540 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80061a4:	78fa      	ldrb	r2, [r7, #3]
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	4613      	mov	r3, r2
 80061aa:	011b      	lsls	r3, r3, #4
 80061ac:	1a9b      	subs	r3, r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	3326      	adds	r3, #38	@ 0x26
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	d16b      	bne.n	8006292 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80061ba:	78fa      	ldrb	r2, [r7, #3]
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	4613      	mov	r3, r2
 80061c0:	011b      	lsls	r3, r3, #4
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	440b      	add	r3, r1
 80061c8:	3348      	adds	r3, #72	@ 0x48
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	1c59      	adds	r1, r3, #1
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	4613      	mov	r3, r2
 80061d2:	011b      	lsls	r3, r3, #4
 80061d4:	1a9b      	subs	r3, r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	4403      	add	r3, r0
 80061da:	3348      	adds	r3, #72	@ 0x48
 80061dc:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80061de:	78fa      	ldrb	r2, [r7, #3]
 80061e0:	6879      	ldr	r1, [r7, #4]
 80061e2:	4613      	mov	r3, r2
 80061e4:	011b      	lsls	r3, r3, #4
 80061e6:	1a9b      	subs	r3, r3, r2
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	440b      	add	r3, r1
 80061ec:	3348      	adds	r3, #72	@ 0x48
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d943      	bls.n	800627c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80061f4:	78fa      	ldrb	r2, [r7, #3]
 80061f6:	6879      	ldr	r1, [r7, #4]
 80061f8:	4613      	mov	r3, r2
 80061fa:	011b      	lsls	r3, r3, #4
 80061fc:	1a9b      	subs	r3, r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	3348      	adds	r3, #72	@ 0x48
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006208:	78fa      	ldrb	r2, [r7, #3]
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	4613      	mov	r3, r2
 800620e:	011b      	lsls	r3, r3, #4
 8006210:	1a9b      	subs	r3, r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	440b      	add	r3, r1
 8006216:	331b      	adds	r3, #27
 8006218:	2200      	movs	r2, #0
 800621a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800621c:	78fa      	ldrb	r2, [r7, #3]
 800621e:	6879      	ldr	r1, [r7, #4]
 8006220:	4613      	mov	r3, r2
 8006222:	011b      	lsls	r3, r3, #4
 8006224:	1a9b      	subs	r3, r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	440b      	add	r3, r1
 800622a:	3344      	adds	r3, #68	@ 0x44
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2b02      	cmp	r3, #2
 8006230:	d809      	bhi.n	8006246 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8006232:	78fa      	ldrb	r2, [r7, #3]
 8006234:	6879      	ldr	r1, [r7, #4]
 8006236:	4613      	mov	r3, r2
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	440b      	add	r3, r1
 8006240:	331c      	adds	r3, #28
 8006242:	2201      	movs	r2, #1
 8006244:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006246:	78fb      	ldrb	r3, [r7, #3]
 8006248:	015a      	lsls	r2, r3, #5
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	4413      	add	r3, r2
 800624e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	78fa      	ldrb	r2, [r7, #3]
 8006256:	0151      	lsls	r1, r2, #5
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	440a      	add	r2, r1
 800625c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006264:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006266:	78fa      	ldrb	r2, [r7, #3]
 8006268:	6879      	ldr	r1, [r7, #4]
 800626a:	4613      	mov	r3, r2
 800626c:	011b      	lsls	r3, r3, #4
 800626e:	1a9b      	subs	r3, r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	440b      	add	r3, r1
 8006274:	334c      	adds	r3, #76	@ 0x4c
 8006276:	2204      	movs	r2, #4
 8006278:	701a      	strb	r2, [r3, #0]
 800627a:	e014      	b.n	80062a6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800627c:	78fa      	ldrb	r2, [r7, #3]
 800627e:	6879      	ldr	r1, [r7, #4]
 8006280:	4613      	mov	r3, r2
 8006282:	011b      	lsls	r3, r3, #4
 8006284:	1a9b      	subs	r3, r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	440b      	add	r3, r1
 800628a:	334c      	adds	r3, #76	@ 0x4c
 800628c:	2202      	movs	r2, #2
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	e009      	b.n	80062a6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006292:	78fa      	ldrb	r2, [r7, #3]
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	4613      	mov	r3, r2
 8006298:	011b      	lsls	r3, r3, #4
 800629a:	1a9b      	subs	r3, r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	440b      	add	r3, r1
 80062a0:	334c      	adds	r3, #76	@ 0x4c
 80062a2:	2202      	movs	r2, #2
 80062a4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80062a6:	78fa      	ldrb	r2, [r7, #3]
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	4613      	mov	r3, r2
 80062ac:	011b      	lsls	r3, r3, #4
 80062ae:	1a9b      	subs	r3, r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	440b      	add	r3, r1
 80062b4:	3326      	adds	r3, #38	@ 0x26
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00b      	beq.n	80062d4 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80062bc:	78fa      	ldrb	r2, [r7, #3]
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	4613      	mov	r3, r2
 80062c2:	011b      	lsls	r3, r3, #4
 80062c4:	1a9b      	subs	r3, r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	440b      	add	r3, r1
 80062ca:	3326      	adds	r3, #38	@ 0x26
 80062cc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	f040 8136 	bne.w	8006540 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80062d4:	78fb      	ldrb	r3, [r7, #3]
 80062d6:	015a      	lsls	r2, r3, #5
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	4413      	add	r3, r2
 80062dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80062ea:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80062f2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80062f4:	78fb      	ldrb	r3, [r7, #3]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006300:	461a      	mov	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6013      	str	r3, [r2, #0]
 8006306:	e11b      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006308:	78fa      	ldrb	r2, [r7, #3]
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	4613      	mov	r3, r2
 800630e:	011b      	lsls	r3, r3, #4
 8006310:	1a9b      	subs	r3, r3, r2
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	440b      	add	r3, r1
 8006316:	334d      	adds	r3, #77	@ 0x4d
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	2b03      	cmp	r3, #3
 800631c:	f040 8081 	bne.w	8006422 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006320:	78fa      	ldrb	r2, [r7, #3]
 8006322:	6879      	ldr	r1, [r7, #4]
 8006324:	4613      	mov	r3, r2
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	1a9b      	subs	r3, r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	334d      	adds	r3, #77	@ 0x4d
 8006330:	2202      	movs	r2, #2
 8006332:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006334:	78fa      	ldrb	r2, [r7, #3]
 8006336:	6879      	ldr	r1, [r7, #4]
 8006338:	4613      	mov	r3, r2
 800633a:	011b      	lsls	r3, r3, #4
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	331b      	adds	r3, #27
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	2b01      	cmp	r3, #1
 8006348:	f040 80fa 	bne.w	8006540 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800634c:	78fa      	ldrb	r2, [r7, #3]
 800634e:	6879      	ldr	r1, [r7, #4]
 8006350:	4613      	mov	r3, r2
 8006352:	011b      	lsls	r3, r3, #4
 8006354:	1a9b      	subs	r3, r3, r2
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	440b      	add	r3, r1
 800635a:	334c      	adds	r3, #76	@ 0x4c
 800635c:	2202      	movs	r2, #2
 800635e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006360:	78fb      	ldrb	r3, [r7, #3]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4413      	add	r3, r2
 8006368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	78fa      	ldrb	r2, [r7, #3]
 8006370:	0151      	lsls	r1, r2, #5
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	440a      	add	r2, r1
 8006376:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800637a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800637e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	4413      	add	r3, r2
 8006388:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	78fa      	ldrb	r2, [r7, #3]
 8006390:	0151      	lsls	r1, r2, #5
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	440a      	add	r2, r1
 8006396:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800639a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800639e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80063a0:	78fb      	ldrb	r3, [r7, #3]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	78fa      	ldrb	r2, [r7, #3]
 80063b0:	0151      	lsls	r1, r2, #5
 80063b2:	693a      	ldr	r2, [r7, #16]
 80063b4:	440a      	add	r2, r1
 80063b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063ba:	f023 0320 	bic.w	r3, r3, #32
 80063be:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063c0:	78fa      	ldrb	r2, [r7, #3]
 80063c2:	6879      	ldr	r1, [r7, #4]
 80063c4:	4613      	mov	r3, r2
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	440b      	add	r3, r1
 80063ce:	3326      	adds	r3, #38	@ 0x26
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00b      	beq.n	80063ee <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80063d6:	78fa      	ldrb	r2, [r7, #3]
 80063d8:	6879      	ldr	r1, [r7, #4]
 80063da:	4613      	mov	r3, r2
 80063dc:	011b      	lsls	r3, r3, #4
 80063de:	1a9b      	subs	r3, r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	440b      	add	r3, r1
 80063e4:	3326      	adds	r3, #38	@ 0x26
 80063e6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	f040 80a9 	bne.w	8006540 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006404:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800640c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800640e:	78fb      	ldrb	r3, [r7, #3]
 8006410:	015a      	lsls	r2, r3, #5
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	4413      	add	r3, r2
 8006416:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800641a:	461a      	mov	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	e08e      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006422:	78fa      	ldrb	r2, [r7, #3]
 8006424:	6879      	ldr	r1, [r7, #4]
 8006426:	4613      	mov	r3, r2
 8006428:	011b      	lsls	r3, r3, #4
 800642a:	1a9b      	subs	r3, r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	440b      	add	r3, r1
 8006430:	334d      	adds	r3, #77	@ 0x4d
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	2b04      	cmp	r3, #4
 8006436:	d143      	bne.n	80064c0 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006438:	78fa      	ldrb	r2, [r7, #3]
 800643a:	6879      	ldr	r1, [r7, #4]
 800643c:	4613      	mov	r3, r2
 800643e:	011b      	lsls	r3, r3, #4
 8006440:	1a9b      	subs	r3, r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	440b      	add	r3, r1
 8006446:	334d      	adds	r3, #77	@ 0x4d
 8006448:	2202      	movs	r2, #2
 800644a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800644c:	78fa      	ldrb	r2, [r7, #3]
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	4613      	mov	r3, r2
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	1a9b      	subs	r3, r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	440b      	add	r3, r1
 800645a:	334c      	adds	r3, #76	@ 0x4c
 800645c:	2202      	movs	r2, #2
 800645e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006460:	78fa      	ldrb	r2, [r7, #3]
 8006462:	6879      	ldr	r1, [r7, #4]
 8006464:	4613      	mov	r3, r2
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	1a9b      	subs	r3, r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	440b      	add	r3, r1
 800646e:	3326      	adds	r3, #38	@ 0x26
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00a      	beq.n	800648c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006476:	78fa      	ldrb	r2, [r7, #3]
 8006478:	6879      	ldr	r1, [r7, #4]
 800647a:	4613      	mov	r3, r2
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	1a9b      	subs	r3, r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	440b      	add	r3, r1
 8006484:	3326      	adds	r3, #38	@ 0x26
 8006486:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006488:	2b02      	cmp	r3, #2
 800648a:	d159      	bne.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80064a2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064aa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80064ac:	78fb      	ldrb	r3, [r7, #3]
 80064ae:	015a      	lsls	r2, r3, #5
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	4413      	add	r3, r2
 80064b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064b8:	461a      	mov	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6013      	str	r3, [r2, #0]
 80064be:	e03f      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80064c0:	78fa      	ldrb	r2, [r7, #3]
 80064c2:	6879      	ldr	r1, [r7, #4]
 80064c4:	4613      	mov	r3, r2
 80064c6:	011b      	lsls	r3, r3, #4
 80064c8:	1a9b      	subs	r3, r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	440b      	add	r3, r1
 80064ce:	334d      	adds	r3, #77	@ 0x4d
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d126      	bne.n	8006524 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80064d6:	78fa      	ldrb	r2, [r7, #3]
 80064d8:	6879      	ldr	r1, [r7, #4]
 80064da:	4613      	mov	r3, r2
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	440b      	add	r3, r1
 80064e4:	334d      	adds	r3, #77	@ 0x4d
 80064e6:	2202      	movs	r2, #2
 80064e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80064ea:	78fa      	ldrb	r2, [r7, #3]
 80064ec:	6879      	ldr	r1, [r7, #4]
 80064ee:	4613      	mov	r3, r2
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	1a9b      	subs	r3, r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	3344      	adds	r3, #68	@ 0x44
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	1c59      	adds	r1, r3, #1
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	4613      	mov	r3, r2
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	1a9b      	subs	r3, r3, r2
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	4403      	add	r3, r0
 800650a:	3344      	adds	r3, #68	@ 0x44
 800650c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800650e:	78fa      	ldrb	r2, [r7, #3]
 8006510:	6879      	ldr	r1, [r7, #4]
 8006512:	4613      	mov	r3, r2
 8006514:	011b      	lsls	r3, r3, #4
 8006516:	1a9b      	subs	r3, r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	440b      	add	r3, r1
 800651c:	334c      	adds	r3, #76	@ 0x4c
 800651e:	2204      	movs	r2, #4
 8006520:	701a      	strb	r2, [r3, #0]
 8006522:	e00d      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8006524:	78fa      	ldrb	r2, [r7, #3]
 8006526:	6879      	ldr	r1, [r7, #4]
 8006528:	4613      	mov	r3, r2
 800652a:	011b      	lsls	r3, r3, #4
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	440b      	add	r3, r1
 8006532:	334d      	adds	r3, #77	@ 0x4d
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	2b02      	cmp	r3, #2
 8006538:	f000 8100 	beq.w	800673c <HCD_HC_IN_IRQHandler+0xcca>
 800653c:	e000      	b.n	8006540 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800653e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006540:	78fa      	ldrb	r2, [r7, #3]
 8006542:	6879      	ldr	r1, [r7, #4]
 8006544:	4613      	mov	r3, r2
 8006546:	011b      	lsls	r3, r3, #4
 8006548:	1a9b      	subs	r3, r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	440b      	add	r3, r1
 800654e:	334c      	adds	r3, #76	@ 0x4c
 8006550:	781a      	ldrb	r2, [r3, #0]
 8006552:	78fb      	ldrb	r3, [r7, #3]
 8006554:	4619      	mov	r1, r3
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f00e fad0 	bl	8014afc <HAL_HCD_HC_NotifyURBChange_Callback>
 800655c:	e0ef      	b.n	800673e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	78fa      	ldrb	r2, [r7, #3]
 8006564:	4611      	mov	r1, r2
 8006566:	4618      	mov	r0, r3
 8006568:	f008 fa53 	bl	800ea12 <USB_ReadChInterrupts>
 800656c:	4603      	mov	r3, r0
 800656e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006572:	2b40      	cmp	r3, #64	@ 0x40
 8006574:	d12f      	bne.n	80065d6 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006576:	78fb      	ldrb	r3, [r7, #3]
 8006578:	015a      	lsls	r2, r3, #5
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	4413      	add	r3, r2
 800657e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006582:	461a      	mov	r2, r3
 8006584:	2340      	movs	r3, #64	@ 0x40
 8006586:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8006588:	78fa      	ldrb	r2, [r7, #3]
 800658a:	6879      	ldr	r1, [r7, #4]
 800658c:	4613      	mov	r3, r2
 800658e:	011b      	lsls	r3, r3, #4
 8006590:	1a9b      	subs	r3, r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	440b      	add	r3, r1
 8006596:	334d      	adds	r3, #77	@ 0x4d
 8006598:	2205      	movs	r2, #5
 800659a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800659c:	78fa      	ldrb	r2, [r7, #3]
 800659e:	6879      	ldr	r1, [r7, #4]
 80065a0:	4613      	mov	r3, r2
 80065a2:	011b      	lsls	r3, r3, #4
 80065a4:	1a9b      	subs	r3, r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	440b      	add	r3, r1
 80065aa:	331a      	adds	r3, #26
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d109      	bne.n	80065c6 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80065b2:	78fa      	ldrb	r2, [r7, #3]
 80065b4:	6879      	ldr	r1, [r7, #4]
 80065b6:	4613      	mov	r3, r2
 80065b8:	011b      	lsls	r3, r3, #4
 80065ba:	1a9b      	subs	r3, r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	440b      	add	r3, r1
 80065c0:	3344      	adds	r3, #68	@ 0x44
 80065c2:	2200      	movs	r2, #0
 80065c4:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	78fa      	ldrb	r2, [r7, #3]
 80065cc:	4611      	mov	r1, r2
 80065ce:	4618      	mov	r0, r3
 80065d0:	f008 ffbd 	bl	800f54e <USB_HC_Halt>
 80065d4:	e0b3      	b.n	800673e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	78fa      	ldrb	r2, [r7, #3]
 80065dc:	4611      	mov	r1, r2
 80065de:	4618      	mov	r0, r3
 80065e0:	f008 fa17 	bl	800ea12 <USB_ReadChInterrupts>
 80065e4:	4603      	mov	r3, r0
 80065e6:	f003 0310 	and.w	r3, r3, #16
 80065ea:	2b10      	cmp	r3, #16
 80065ec:	f040 80a7 	bne.w	800673e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80065f0:	78fa      	ldrb	r2, [r7, #3]
 80065f2:	6879      	ldr	r1, [r7, #4]
 80065f4:	4613      	mov	r3, r2
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	1a9b      	subs	r3, r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	440b      	add	r3, r1
 80065fe:	3326      	adds	r3, #38	@ 0x26
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	2b03      	cmp	r3, #3
 8006604:	d11b      	bne.n	800663e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006606:	78fa      	ldrb	r2, [r7, #3]
 8006608:	6879      	ldr	r1, [r7, #4]
 800660a:	4613      	mov	r3, r2
 800660c:	011b      	lsls	r3, r3, #4
 800660e:	1a9b      	subs	r3, r3, r2
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	440b      	add	r3, r1
 8006614:	3344      	adds	r3, #68	@ 0x44
 8006616:	2200      	movs	r2, #0
 8006618:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800661a:	78fa      	ldrb	r2, [r7, #3]
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	4613      	mov	r3, r2
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	1a9b      	subs	r3, r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	440b      	add	r3, r1
 8006628:	334d      	adds	r3, #77	@ 0x4d
 800662a:	2204      	movs	r2, #4
 800662c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	78fa      	ldrb	r2, [r7, #3]
 8006634:	4611      	mov	r1, r2
 8006636:	4618      	mov	r0, r3
 8006638:	f008 ff89 	bl	800f54e <USB_HC_Halt>
 800663c:	e03f      	b.n	80066be <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800663e:	78fa      	ldrb	r2, [r7, #3]
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	011b      	lsls	r3, r3, #4
 8006646:	1a9b      	subs	r3, r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	440b      	add	r3, r1
 800664c:	3326      	adds	r3, #38	@ 0x26
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00a      	beq.n	800666a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006654:	78fa      	ldrb	r2, [r7, #3]
 8006656:	6879      	ldr	r1, [r7, #4]
 8006658:	4613      	mov	r3, r2
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	1a9b      	subs	r3, r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	440b      	add	r3, r1
 8006662:	3326      	adds	r3, #38	@ 0x26
 8006664:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006666:	2b02      	cmp	r3, #2
 8006668:	d129      	bne.n	80066be <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800666a:	78fa      	ldrb	r2, [r7, #3]
 800666c:	6879      	ldr	r1, [r7, #4]
 800666e:	4613      	mov	r3, r2
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	1a9b      	subs	r3, r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	440b      	add	r3, r1
 8006678:	3344      	adds	r3, #68	@ 0x44
 800667a:	2200      	movs	r2, #0
 800667c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	799b      	ldrb	r3, [r3, #6]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00a      	beq.n	800669c <HCD_HC_IN_IRQHandler+0xc2a>
 8006686:	78fa      	ldrb	r2, [r7, #3]
 8006688:	6879      	ldr	r1, [r7, #4]
 800668a:	4613      	mov	r3, r2
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	1a9b      	subs	r3, r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	440b      	add	r3, r1
 8006694:	331b      	adds	r3, #27
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d110      	bne.n	80066be <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800669c:	78fa      	ldrb	r2, [r7, #3]
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	4613      	mov	r3, r2
 80066a2:	011b      	lsls	r3, r3, #4
 80066a4:	1a9b      	subs	r3, r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	440b      	add	r3, r1
 80066aa:	334d      	adds	r3, #77	@ 0x4d
 80066ac:	2204      	movs	r2, #4
 80066ae:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	78fa      	ldrb	r2, [r7, #3]
 80066b6:	4611      	mov	r1, r2
 80066b8:	4618      	mov	r0, r3
 80066ba:	f008 ff48 	bl	800f54e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80066be:	78fa      	ldrb	r2, [r7, #3]
 80066c0:	6879      	ldr	r1, [r7, #4]
 80066c2:	4613      	mov	r3, r2
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	1a9b      	subs	r3, r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	440b      	add	r3, r1
 80066cc:	331b      	adds	r3, #27
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d129      	bne.n	8006728 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80066d4:	78fa      	ldrb	r2, [r7, #3]
 80066d6:	6879      	ldr	r1, [r7, #4]
 80066d8:	4613      	mov	r3, r2
 80066da:	011b      	lsls	r3, r3, #4
 80066dc:	1a9b      	subs	r3, r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	440b      	add	r3, r1
 80066e2:	331b      	adds	r3, #27
 80066e4:	2200      	movs	r2, #0
 80066e6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	0151      	lsls	r1, r2, #5
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	440a      	add	r2, r1
 80066fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006702:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006706:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	4413      	add	r3, r2
 8006710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	78fa      	ldrb	r2, [r7, #3]
 8006718:	0151      	lsls	r1, r2, #5
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	440a      	add	r2, r1
 800671e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006722:	f043 0320 	orr.w	r3, r3, #32
 8006726:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	015a      	lsls	r2, r3, #5
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	4413      	add	r3, r2
 8006730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006734:	461a      	mov	r2, r3
 8006736:	2310      	movs	r3, #16
 8006738:	6093      	str	r3, [r2, #8]
 800673a:	e000      	b.n	800673e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800673c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800673e:	3718      	adds	r7, #24
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	460b      	mov	r3, r1
 800674e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	78fa      	ldrb	r2, [r7, #3]
 8006760:	4611      	mov	r1, r2
 8006762:	4618      	mov	r0, r3
 8006764:	f008 f955 	bl	800ea12 <USB_ReadChInterrupts>
 8006768:	4603      	mov	r3, r0
 800676a:	f003 0304 	and.w	r3, r3, #4
 800676e:	2b04      	cmp	r3, #4
 8006770:	d11b      	bne.n	80067aa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006772:	78fb      	ldrb	r3, [r7, #3]
 8006774:	015a      	lsls	r2, r3, #5
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	4413      	add	r3, r2
 800677a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800677e:	461a      	mov	r2, r3
 8006780:	2304      	movs	r3, #4
 8006782:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006784:	78fa      	ldrb	r2, [r7, #3]
 8006786:	6879      	ldr	r1, [r7, #4]
 8006788:	4613      	mov	r3, r2
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	1a9b      	subs	r3, r3, r2
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	440b      	add	r3, r1
 8006792:	334d      	adds	r3, #77	@ 0x4d
 8006794:	2207      	movs	r2, #7
 8006796:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	78fa      	ldrb	r2, [r7, #3]
 800679e:	4611      	mov	r1, r2
 80067a0:	4618      	mov	r0, r3
 80067a2:	f008 fed4 	bl	800f54e <USB_HC_Halt>
 80067a6:	f000 bc89 	b.w	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	78fa      	ldrb	r2, [r7, #3]
 80067b0:	4611      	mov	r1, r2
 80067b2:	4618      	mov	r0, r3
 80067b4:	f008 f92d 	bl	800ea12 <USB_ReadChInterrupts>
 80067b8:	4603      	mov	r3, r0
 80067ba:	f003 0320 	and.w	r3, r3, #32
 80067be:	2b20      	cmp	r3, #32
 80067c0:	f040 8082 	bne.w	80068c8 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80067c4:	78fb      	ldrb	r3, [r7, #3]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067d0:	461a      	mov	r2, r3
 80067d2:	2320      	movs	r3, #32
 80067d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80067d6:	78fa      	ldrb	r2, [r7, #3]
 80067d8:	6879      	ldr	r1, [r7, #4]
 80067da:	4613      	mov	r3, r2
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	1a9b      	subs	r3, r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	440b      	add	r3, r1
 80067e4:	3319      	adds	r3, #25
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d124      	bne.n	8006836 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80067ec:	78fa      	ldrb	r2, [r7, #3]
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	4613      	mov	r3, r2
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	1a9b      	subs	r3, r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	440b      	add	r3, r1
 80067fa:	3319      	adds	r3, #25
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006800:	78fa      	ldrb	r2, [r7, #3]
 8006802:	6879      	ldr	r1, [r7, #4]
 8006804:	4613      	mov	r3, r2
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	1a9b      	subs	r3, r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	334c      	adds	r3, #76	@ 0x4c
 8006810:	2202      	movs	r2, #2
 8006812:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006814:	78fa      	ldrb	r2, [r7, #3]
 8006816:	6879      	ldr	r1, [r7, #4]
 8006818:	4613      	mov	r3, r2
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	1a9b      	subs	r3, r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	440b      	add	r3, r1
 8006822:	334d      	adds	r3, #77	@ 0x4d
 8006824:	2203      	movs	r2, #3
 8006826:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	78fa      	ldrb	r2, [r7, #3]
 800682e:	4611      	mov	r1, r2
 8006830:	4618      	mov	r0, r3
 8006832:	f008 fe8c 	bl	800f54e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8006836:	78fa      	ldrb	r2, [r7, #3]
 8006838:	6879      	ldr	r1, [r7, #4]
 800683a:	4613      	mov	r3, r2
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	1a9b      	subs	r3, r3, r2
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	440b      	add	r3, r1
 8006844:	331a      	adds	r3, #26
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	2b01      	cmp	r3, #1
 800684a:	f040 8437 	bne.w	80070bc <HCD_HC_OUT_IRQHandler+0x978>
 800684e:	78fa      	ldrb	r2, [r7, #3]
 8006850:	6879      	ldr	r1, [r7, #4]
 8006852:	4613      	mov	r3, r2
 8006854:	011b      	lsls	r3, r3, #4
 8006856:	1a9b      	subs	r3, r3, r2
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	440b      	add	r3, r1
 800685c:	331b      	adds	r3, #27
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	f040 842b 	bne.w	80070bc <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8006866:	78fa      	ldrb	r2, [r7, #3]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	3326      	adds	r3, #38	@ 0x26
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d009      	beq.n	8006890 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800687c:	78fa      	ldrb	r2, [r7, #3]
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4613      	mov	r3, r2
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	440b      	add	r3, r1
 800688a:	331b      	adds	r3, #27
 800688c:	2201      	movs	r2, #1
 800688e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8006890:	78fa      	ldrb	r2, [r7, #3]
 8006892:	6879      	ldr	r1, [r7, #4]
 8006894:	4613      	mov	r3, r2
 8006896:	011b      	lsls	r3, r3, #4
 8006898:	1a9b      	subs	r3, r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	440b      	add	r3, r1
 800689e:	334d      	adds	r3, #77	@ 0x4d
 80068a0:	2203      	movs	r2, #3
 80068a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	78fa      	ldrb	r2, [r7, #3]
 80068aa:	4611      	mov	r1, r2
 80068ac:	4618      	mov	r0, r3
 80068ae:	f008 fe4e 	bl	800f54e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80068b2:	78fa      	ldrb	r2, [r7, #3]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3344      	adds	r3, #68	@ 0x44
 80068c2:	2200      	movs	r2, #0
 80068c4:	601a      	str	r2, [r3, #0]
 80068c6:	e3f9      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	78fa      	ldrb	r2, [r7, #3]
 80068ce:	4611      	mov	r1, r2
 80068d0:	4618      	mov	r0, r3
 80068d2:	f008 f89e 	bl	800ea12 <USB_ReadChInterrupts>
 80068d6:	4603      	mov	r3, r0
 80068d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068e0:	d111      	bne.n	8006906 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80068e2:	78fb      	ldrb	r3, [r7, #3]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ee:	461a      	mov	r2, r3
 80068f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068f4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	78fa      	ldrb	r2, [r7, #3]
 80068fc:	4611      	mov	r1, r2
 80068fe:	4618      	mov	r0, r3
 8006900:	f008 fe25 	bl	800f54e <USB_HC_Halt>
 8006904:	e3da      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	78fa      	ldrb	r2, [r7, #3]
 800690c:	4611      	mov	r1, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f008 f87f 	bl	800ea12 <USB_ReadChInterrupts>
 8006914:	4603      	mov	r3, r0
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b01      	cmp	r3, #1
 800691c:	d168      	bne.n	80069f0 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800691e:	78fa      	ldrb	r2, [r7, #3]
 8006920:	6879      	ldr	r1, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	011b      	lsls	r3, r3, #4
 8006926:	1a9b      	subs	r3, r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	440b      	add	r3, r1
 800692c:	3344      	adds	r3, #68	@ 0x44
 800692e:	2200      	movs	r2, #0
 8006930:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	78fa      	ldrb	r2, [r7, #3]
 8006938:	4611      	mov	r1, r2
 800693a:	4618      	mov	r0, r3
 800693c:	f008 f869 	bl	800ea12 <USB_ReadChInterrupts>
 8006940:	4603      	mov	r3, r0
 8006942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006946:	2b40      	cmp	r3, #64	@ 0x40
 8006948:	d112      	bne.n	8006970 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800694a:	78fa      	ldrb	r2, [r7, #3]
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4613      	mov	r3, r2
 8006950:	011b      	lsls	r3, r3, #4
 8006952:	1a9b      	subs	r3, r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	3319      	adds	r3, #25
 800695a:	2201      	movs	r2, #1
 800695c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	015a      	lsls	r2, r3, #5
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	4413      	add	r3, r2
 8006966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800696a:	461a      	mov	r2, r3
 800696c:	2340      	movs	r3, #64	@ 0x40
 800696e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8006970:	78fa      	ldrb	r2, [r7, #3]
 8006972:	6879      	ldr	r1, [r7, #4]
 8006974:	4613      	mov	r3, r2
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	1a9b      	subs	r3, r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	440b      	add	r3, r1
 800697e:	331b      	adds	r3, #27
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d019      	beq.n	80069ba <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006986:	78fa      	ldrb	r2, [r7, #3]
 8006988:	6879      	ldr	r1, [r7, #4]
 800698a:	4613      	mov	r3, r2
 800698c:	011b      	lsls	r3, r3, #4
 800698e:	1a9b      	subs	r3, r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	440b      	add	r3, r1
 8006994:	331b      	adds	r3, #27
 8006996:	2200      	movs	r2, #0
 8006998:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800699a:	78fb      	ldrb	r3, [r7, #3]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069b8:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80069ba:	78fb      	ldrb	r3, [r7, #3]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069c6:	461a      	mov	r2, r3
 80069c8:	2301      	movs	r3, #1
 80069ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80069cc:	78fa      	ldrb	r2, [r7, #3]
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	4613      	mov	r3, r2
 80069d2:	011b      	lsls	r3, r3, #4
 80069d4:	1a9b      	subs	r3, r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	440b      	add	r3, r1
 80069da:	334d      	adds	r3, #77	@ 0x4d
 80069dc:	2201      	movs	r2, #1
 80069de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	78fa      	ldrb	r2, [r7, #3]
 80069e6:	4611      	mov	r1, r2
 80069e8:	4618      	mov	r0, r3
 80069ea:	f008 fdb0 	bl	800f54e <USB_HC_Halt>
 80069ee:	e365      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	78fa      	ldrb	r2, [r7, #3]
 80069f6:	4611      	mov	r1, r2
 80069f8:	4618      	mov	r0, r3
 80069fa:	f008 f80a 	bl	800ea12 <USB_ReadChInterrupts>
 80069fe:	4603      	mov	r3, r0
 8006a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d139      	bne.n	8006a7c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8006a08:	78fa      	ldrb	r2, [r7, #3]
 8006a0a:	6879      	ldr	r1, [r7, #4]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	011b      	lsls	r3, r3, #4
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	334d      	adds	r3, #77	@ 0x4d
 8006a18:	2205      	movs	r2, #5
 8006a1a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006a1c:	78fa      	ldrb	r2, [r7, #3]
 8006a1e:	6879      	ldr	r1, [r7, #4]
 8006a20:	4613      	mov	r3, r2
 8006a22:	011b      	lsls	r3, r3, #4
 8006a24:	1a9b      	subs	r3, r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	440b      	add	r3, r1
 8006a2a:	331a      	adds	r3, #26
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d109      	bne.n	8006a46 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8006a32:	78fa      	ldrb	r2, [r7, #3]
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	4613      	mov	r3, r2
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	1a9b      	subs	r3, r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	440b      	add	r3, r1
 8006a40:	3319      	adds	r3, #25
 8006a42:	2201      	movs	r2, #1
 8006a44:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8006a46:	78fa      	ldrb	r2, [r7, #3]
 8006a48:	6879      	ldr	r1, [r7, #4]
 8006a4a:	4613      	mov	r3, r2
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	1a9b      	subs	r3, r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	440b      	add	r3, r1
 8006a54:	3344      	adds	r3, #68	@ 0x44
 8006a56:	2200      	movs	r2, #0
 8006a58:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	78fa      	ldrb	r2, [r7, #3]
 8006a60:	4611      	mov	r1, r2
 8006a62:	4618      	mov	r0, r3
 8006a64:	f008 fd73 	bl	800f54e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006a68:	78fb      	ldrb	r3, [r7, #3]
 8006a6a:	015a      	lsls	r2, r3, #5
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	4413      	add	r3, r2
 8006a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a74:	461a      	mov	r2, r3
 8006a76:	2340      	movs	r3, #64	@ 0x40
 8006a78:	6093      	str	r3, [r2, #8]
 8006a7a:	e31f      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	78fa      	ldrb	r2, [r7, #3]
 8006a82:	4611      	mov	r1, r2
 8006a84:	4618      	mov	r0, r3
 8006a86:	f007 ffc4 	bl	800ea12 <USB_ReadChInterrupts>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d11a      	bne.n	8006aca <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006a94:	78fb      	ldrb	r3, [r7, #3]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	2308      	movs	r3, #8
 8006aa4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006aa6:	78fa      	ldrb	r2, [r7, #3]
 8006aa8:	6879      	ldr	r1, [r7, #4]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	011b      	lsls	r3, r3, #4
 8006aae:	1a9b      	subs	r3, r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	440b      	add	r3, r1
 8006ab4:	334d      	adds	r3, #77	@ 0x4d
 8006ab6:	2206      	movs	r2, #6
 8006ab8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	78fa      	ldrb	r2, [r7, #3]
 8006ac0:	4611      	mov	r1, r2
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f008 fd43 	bl	800f54e <USB_HC_Halt>
 8006ac8:	e2f8      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	78fa      	ldrb	r2, [r7, #3]
 8006ad0:	4611      	mov	r1, r2
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f007 ff9d 	bl	800ea12 <USB_ReadChInterrupts>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f003 0310 	and.w	r3, r3, #16
 8006ade:	2b10      	cmp	r3, #16
 8006ae0:	d144      	bne.n	8006b6c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8006ae2:	78fa      	ldrb	r2, [r7, #3]
 8006ae4:	6879      	ldr	r1, [r7, #4]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	011b      	lsls	r3, r3, #4
 8006aea:	1a9b      	subs	r3, r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	440b      	add	r3, r1
 8006af0:	3344      	adds	r3, #68	@ 0x44
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8006af6:	78fa      	ldrb	r2, [r7, #3]
 8006af8:	6879      	ldr	r1, [r7, #4]
 8006afa:	4613      	mov	r3, r2
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	1a9b      	subs	r3, r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	440b      	add	r3, r1
 8006b04:	334d      	adds	r3, #77	@ 0x4d
 8006b06:	2204      	movs	r2, #4
 8006b08:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8006b0a:	78fa      	ldrb	r2, [r7, #3]
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	011b      	lsls	r3, r3, #4
 8006b12:	1a9b      	subs	r3, r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	3319      	adds	r3, #25
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d114      	bne.n	8006b4a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8006b20:	78fa      	ldrb	r2, [r7, #3]
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	4613      	mov	r3, r2
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	440b      	add	r3, r1
 8006b2e:	3318      	adds	r3, #24
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d109      	bne.n	8006b4a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8006b36:	78fa      	ldrb	r2, [r7, #3]
 8006b38:	6879      	ldr	r1, [r7, #4]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	1a9b      	subs	r3, r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	440b      	add	r3, r1
 8006b44:	3319      	adds	r3, #25
 8006b46:	2201      	movs	r2, #1
 8006b48:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	78fa      	ldrb	r2, [r7, #3]
 8006b50:	4611      	mov	r1, r2
 8006b52:	4618      	mov	r0, r3
 8006b54:	f008 fcfb 	bl	800f54e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006b58:	78fb      	ldrb	r3, [r7, #3]
 8006b5a:	015a      	lsls	r2, r3, #5
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	4413      	add	r3, r2
 8006b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b64:	461a      	mov	r2, r3
 8006b66:	2310      	movs	r3, #16
 8006b68:	6093      	str	r3, [r2, #8]
 8006b6a:	e2a7      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	78fa      	ldrb	r2, [r7, #3]
 8006b72:	4611      	mov	r1, r2
 8006b74:	4618      	mov	r0, r3
 8006b76:	f007 ff4c 	bl	800ea12 <USB_ReadChInterrupts>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b80:	2b80      	cmp	r3, #128	@ 0x80
 8006b82:	f040 8083 	bne.w	8006c8c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	799b      	ldrb	r3, [r3, #6]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d111      	bne.n	8006bb2 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006b8e:	78fa      	ldrb	r2, [r7, #3]
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	440b      	add	r3, r1
 8006b9c:	334d      	adds	r3, #77	@ 0x4d
 8006b9e:	2207      	movs	r2, #7
 8006ba0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	78fa      	ldrb	r2, [r7, #3]
 8006ba8:	4611      	mov	r1, r2
 8006baa:	4618      	mov	r0, r3
 8006bac:	f008 fccf 	bl	800f54e <USB_HC_Halt>
 8006bb0:	e062      	b.n	8006c78 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006bb2:	78fa      	ldrb	r2, [r7, #3]
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	011b      	lsls	r3, r3, #4
 8006bba:	1a9b      	subs	r3, r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	440b      	add	r3, r1
 8006bc0:	3344      	adds	r3, #68	@ 0x44
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	1c59      	adds	r1, r3, #1
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	011b      	lsls	r3, r3, #4
 8006bcc:	1a9b      	subs	r3, r3, r2
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	4403      	add	r3, r0
 8006bd2:	3344      	adds	r3, #68	@ 0x44
 8006bd4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006bd6:	78fa      	ldrb	r2, [r7, #3]
 8006bd8:	6879      	ldr	r1, [r7, #4]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	011b      	lsls	r3, r3, #4
 8006bde:	1a9b      	subs	r3, r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	440b      	add	r3, r1
 8006be4:	3344      	adds	r3, #68	@ 0x44
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d922      	bls.n	8006c32 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006bec:	78fa      	ldrb	r2, [r7, #3]
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	011b      	lsls	r3, r3, #4
 8006bf4:	1a9b      	subs	r3, r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	440b      	add	r3, r1
 8006bfa:	3344      	adds	r3, #68	@ 0x44
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006c00:	78fa      	ldrb	r2, [r7, #3]
 8006c02:	6879      	ldr	r1, [r7, #4]
 8006c04:	4613      	mov	r3, r2
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	1a9b      	subs	r3, r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	440b      	add	r3, r1
 8006c0e:	334c      	adds	r3, #76	@ 0x4c
 8006c10:	2204      	movs	r2, #4
 8006c12:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006c14:	78fa      	ldrb	r2, [r7, #3]
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	4613      	mov	r3, r2
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	1a9b      	subs	r3, r3, r2
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	440b      	add	r3, r1
 8006c22:	334c      	adds	r3, #76	@ 0x4c
 8006c24:	781a      	ldrb	r2, [r3, #0]
 8006c26:	78fb      	ldrb	r3, [r7, #3]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f00d ff66 	bl	8014afc <HAL_HCD_HC_NotifyURBChange_Callback>
 8006c30:	e022      	b.n	8006c78 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006c32:	78fa      	ldrb	r2, [r7, #3]
 8006c34:	6879      	ldr	r1, [r7, #4]
 8006c36:	4613      	mov	r3, r2
 8006c38:	011b      	lsls	r3, r3, #4
 8006c3a:	1a9b      	subs	r3, r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	440b      	add	r3, r1
 8006c40:	334c      	adds	r3, #76	@ 0x4c
 8006c42:	2202      	movs	r2, #2
 8006c44:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006c46:	78fb      	ldrb	r3, [r7, #3]
 8006c48:	015a      	lsls	r2, r3, #5
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c5c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006c64:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006c66:	78fb      	ldrb	r3, [r7, #3]
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c72:	461a      	mov	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006c78:	78fb      	ldrb	r3, [r7, #3]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c84:	461a      	mov	r2, r3
 8006c86:	2380      	movs	r3, #128	@ 0x80
 8006c88:	6093      	str	r3, [r2, #8]
 8006c8a:	e217      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	78fa      	ldrb	r2, [r7, #3]
 8006c92:	4611      	mov	r1, r2
 8006c94:	4618      	mov	r0, r3
 8006c96:	f007 febc 	bl	800ea12 <USB_ReadChInterrupts>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ca4:	d11b      	bne.n	8006cde <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006ca6:	78fa      	ldrb	r2, [r7, #3]
 8006ca8:	6879      	ldr	r1, [r7, #4]
 8006caa:	4613      	mov	r3, r2
 8006cac:	011b      	lsls	r3, r3, #4
 8006cae:	1a9b      	subs	r3, r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	440b      	add	r3, r1
 8006cb4:	334d      	adds	r3, #77	@ 0x4d
 8006cb6:	2209      	movs	r2, #9
 8006cb8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	78fa      	ldrb	r2, [r7, #3]
 8006cc0:	4611      	mov	r1, r2
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f008 fc43 	bl	800f54e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006cc8:	78fb      	ldrb	r3, [r7, #3]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cda:	6093      	str	r3, [r2, #8]
 8006cdc:	e1ee      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	78fa      	ldrb	r2, [r7, #3]
 8006ce4:	4611      	mov	r1, r2
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f007 fe93 	bl	800ea12 <USB_ReadChInterrupts>
 8006cec:	4603      	mov	r3, r0
 8006cee:	f003 0302 	and.w	r3, r3, #2
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	f040 81df 	bne.w	80070b6 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d04:	461a      	mov	r2, r3
 8006d06:	2302      	movs	r3, #2
 8006d08:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006d0a:	78fa      	ldrb	r2, [r7, #3]
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	1a9b      	subs	r3, r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	440b      	add	r3, r1
 8006d18:	334d      	adds	r3, #77	@ 0x4d
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	f040 8093 	bne.w	8006e48 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d22:	78fa      	ldrb	r2, [r7, #3]
 8006d24:	6879      	ldr	r1, [r7, #4]
 8006d26:	4613      	mov	r3, r2
 8006d28:	011b      	lsls	r3, r3, #4
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	440b      	add	r3, r1
 8006d30:	334d      	adds	r3, #77	@ 0x4d
 8006d32:	2202      	movs	r2, #2
 8006d34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006d36:	78fa      	ldrb	r2, [r7, #3]
 8006d38:	6879      	ldr	r1, [r7, #4]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	011b      	lsls	r3, r3, #4
 8006d3e:	1a9b      	subs	r3, r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	440b      	add	r3, r1
 8006d44:	334c      	adds	r3, #76	@ 0x4c
 8006d46:	2201      	movs	r2, #1
 8006d48:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006d4a:	78fa      	ldrb	r2, [r7, #3]
 8006d4c:	6879      	ldr	r1, [r7, #4]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	011b      	lsls	r3, r3, #4
 8006d52:	1a9b      	subs	r3, r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	440b      	add	r3, r1
 8006d58:	3326      	adds	r3, #38	@ 0x26
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d00b      	beq.n	8006d78 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006d60:	78fa      	ldrb	r2, [r7, #3]
 8006d62:	6879      	ldr	r1, [r7, #4]
 8006d64:	4613      	mov	r3, r2
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	1a9b      	subs	r3, r3, r2
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	440b      	add	r3, r1
 8006d6e:	3326      	adds	r3, #38	@ 0x26
 8006d70:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	f040 8190 	bne.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	799b      	ldrb	r3, [r3, #6]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d115      	bne.n	8006dac <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006d80:	78fa      	ldrb	r2, [r7, #3]
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	4613      	mov	r3, r2
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	1a9b      	subs	r3, r3, r2
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	440b      	add	r3, r1
 8006d8e:	333d      	adds	r3, #61	@ 0x3d
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	78fa      	ldrb	r2, [r7, #3]
 8006d94:	f083 0301 	eor.w	r3, r3, #1
 8006d98:	b2d8      	uxtb	r0, r3
 8006d9a:	6879      	ldr	r1, [r7, #4]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	011b      	lsls	r3, r3, #4
 8006da0:	1a9b      	subs	r3, r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	333d      	adds	r3, #61	@ 0x3d
 8006da8:	4602      	mov	r2, r0
 8006daa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	799b      	ldrb	r3, [r3, #6]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	f040 8171 	bne.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
 8006db6:	78fa      	ldrb	r2, [r7, #3]
 8006db8:	6879      	ldr	r1, [r7, #4]
 8006dba:	4613      	mov	r3, r2
 8006dbc:	011b      	lsls	r3, r3, #4
 8006dbe:	1a9b      	subs	r3, r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	440b      	add	r3, r1
 8006dc4:	3334      	adds	r3, #52	@ 0x34
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 8165 	beq.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006dce:	78fa      	ldrb	r2, [r7, #3]
 8006dd0:	6879      	ldr	r1, [r7, #4]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	011b      	lsls	r3, r3, #4
 8006dd6:	1a9b      	subs	r3, r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	440b      	add	r3, r1
 8006ddc:	3334      	adds	r3, #52	@ 0x34
 8006dde:	6819      	ldr	r1, [r3, #0]
 8006de0:	78fa      	ldrb	r2, [r7, #3]
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	4613      	mov	r3, r2
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	1a9b      	subs	r3, r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4403      	add	r3, r0
 8006dee:	3328      	adds	r3, #40	@ 0x28
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	440b      	add	r3, r1
 8006df4:	1e59      	subs	r1, r3, #1
 8006df6:	78fa      	ldrb	r2, [r7, #3]
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	011b      	lsls	r3, r3, #4
 8006dfe:	1a9b      	subs	r3, r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4403      	add	r3, r0
 8006e04:	3328      	adds	r3, #40	@ 0x28
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e0c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f003 0301 	and.w	r3, r3, #1
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 813f 	beq.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006e1a:	78fa      	ldrb	r2, [r7, #3]
 8006e1c:	6879      	ldr	r1, [r7, #4]
 8006e1e:	4613      	mov	r3, r2
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	1a9b      	subs	r3, r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	440b      	add	r3, r1
 8006e28:	333d      	adds	r3, #61	@ 0x3d
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	78fa      	ldrb	r2, [r7, #3]
 8006e2e:	f083 0301 	eor.w	r3, r3, #1
 8006e32:	b2d8      	uxtb	r0, r3
 8006e34:	6879      	ldr	r1, [r7, #4]
 8006e36:	4613      	mov	r3, r2
 8006e38:	011b      	lsls	r3, r3, #4
 8006e3a:	1a9b      	subs	r3, r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	440b      	add	r3, r1
 8006e40:	333d      	adds	r3, #61	@ 0x3d
 8006e42:	4602      	mov	r2, r0
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e127      	b.n	8007098 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006e48:	78fa      	ldrb	r2, [r7, #3]
 8006e4a:	6879      	ldr	r1, [r7, #4]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	011b      	lsls	r3, r3, #4
 8006e50:	1a9b      	subs	r3, r3, r2
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	440b      	add	r3, r1
 8006e56:	334d      	adds	r3, #77	@ 0x4d
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d120      	bne.n	8006ea0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e5e:	78fa      	ldrb	r2, [r7, #3]
 8006e60:	6879      	ldr	r1, [r7, #4]
 8006e62:	4613      	mov	r3, r2
 8006e64:	011b      	lsls	r3, r3, #4
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	440b      	add	r3, r1
 8006e6c:	334d      	adds	r3, #77	@ 0x4d
 8006e6e:	2202      	movs	r2, #2
 8006e70:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006e72:	78fa      	ldrb	r2, [r7, #3]
 8006e74:	6879      	ldr	r1, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	011b      	lsls	r3, r3, #4
 8006e7a:	1a9b      	subs	r3, r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	440b      	add	r3, r1
 8006e80:	331b      	adds	r3, #27
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	f040 8107 	bne.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e8a:	78fa      	ldrb	r2, [r7, #3]
 8006e8c:	6879      	ldr	r1, [r7, #4]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	1a9b      	subs	r3, r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	334c      	adds	r3, #76	@ 0x4c
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	e0fb      	b.n	8007098 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006ea0:	78fa      	ldrb	r2, [r7, #3]
 8006ea2:	6879      	ldr	r1, [r7, #4]
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	011b      	lsls	r3, r3, #4
 8006ea8:	1a9b      	subs	r3, r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	440b      	add	r3, r1
 8006eae:	334d      	adds	r3, #77	@ 0x4d
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d13a      	bne.n	8006f2c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006eb6:	78fa      	ldrb	r2, [r7, #3]
 8006eb8:	6879      	ldr	r1, [r7, #4]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	011b      	lsls	r3, r3, #4
 8006ebe:	1a9b      	subs	r3, r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	440b      	add	r3, r1
 8006ec4:	334d      	adds	r3, #77	@ 0x4d
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006eca:	78fa      	ldrb	r2, [r7, #3]
 8006ecc:	6879      	ldr	r1, [r7, #4]
 8006ece:	4613      	mov	r3, r2
 8006ed0:	011b      	lsls	r3, r3, #4
 8006ed2:	1a9b      	subs	r3, r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	440b      	add	r3, r1
 8006ed8:	334c      	adds	r3, #76	@ 0x4c
 8006eda:	2202      	movs	r2, #2
 8006edc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006ede:	78fa      	ldrb	r2, [r7, #3]
 8006ee0:	6879      	ldr	r1, [r7, #4]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	1a9b      	subs	r3, r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	440b      	add	r3, r1
 8006eec:	331b      	adds	r3, #27
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	f040 80d1 	bne.w	8007098 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006ef6:	78fa      	ldrb	r2, [r7, #3]
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	4613      	mov	r3, r2
 8006efc:	011b      	lsls	r3, r3, #4
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	440b      	add	r3, r1
 8006f04:	331b      	adds	r3, #27
 8006f06:	2200      	movs	r2, #0
 8006f08:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006f0a:	78fb      	ldrb	r3, [r7, #3]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	78fa      	ldrb	r2, [r7, #3]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	693a      	ldr	r2, [r7, #16]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f28:	6053      	str	r3, [r2, #4]
 8006f2a:	e0b5      	b.n	8007098 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006f2c:	78fa      	ldrb	r2, [r7, #3]
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	4613      	mov	r3, r2
 8006f32:	011b      	lsls	r3, r3, #4
 8006f34:	1a9b      	subs	r3, r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	440b      	add	r3, r1
 8006f3a:	334d      	adds	r3, #77	@ 0x4d
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	2b05      	cmp	r3, #5
 8006f40:	d114      	bne.n	8006f6c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f42:	78fa      	ldrb	r2, [r7, #3]
 8006f44:	6879      	ldr	r1, [r7, #4]
 8006f46:	4613      	mov	r3, r2
 8006f48:	011b      	lsls	r3, r3, #4
 8006f4a:	1a9b      	subs	r3, r3, r2
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	440b      	add	r3, r1
 8006f50:	334d      	adds	r3, #77	@ 0x4d
 8006f52:	2202      	movs	r2, #2
 8006f54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006f56:	78fa      	ldrb	r2, [r7, #3]
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	1a9b      	subs	r3, r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	334c      	adds	r3, #76	@ 0x4c
 8006f66:	2202      	movs	r2, #2
 8006f68:	701a      	strb	r2, [r3, #0]
 8006f6a:	e095      	b.n	8007098 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006f6c:	78fa      	ldrb	r2, [r7, #3]
 8006f6e:	6879      	ldr	r1, [r7, #4]
 8006f70:	4613      	mov	r3, r2
 8006f72:	011b      	lsls	r3, r3, #4
 8006f74:	1a9b      	subs	r3, r3, r2
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	440b      	add	r3, r1
 8006f7a:	334d      	adds	r3, #77	@ 0x4d
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	2b06      	cmp	r3, #6
 8006f80:	d114      	bne.n	8006fac <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f82:	78fa      	ldrb	r2, [r7, #3]
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	4613      	mov	r3, r2
 8006f88:	011b      	lsls	r3, r3, #4
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	440b      	add	r3, r1
 8006f90:	334d      	adds	r3, #77	@ 0x4d
 8006f92:	2202      	movs	r2, #2
 8006f94:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006f96:	78fa      	ldrb	r2, [r7, #3]
 8006f98:	6879      	ldr	r1, [r7, #4]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	011b      	lsls	r3, r3, #4
 8006f9e:	1a9b      	subs	r3, r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	440b      	add	r3, r1
 8006fa4:	334c      	adds	r3, #76	@ 0x4c
 8006fa6:	2205      	movs	r2, #5
 8006fa8:	701a      	strb	r2, [r3, #0]
 8006faa:	e075      	b.n	8007098 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006fac:	78fa      	ldrb	r2, [r7, #3]
 8006fae:	6879      	ldr	r1, [r7, #4]
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	1a9b      	subs	r3, r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	440b      	add	r3, r1
 8006fba:	334d      	adds	r3, #77	@ 0x4d
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	2b07      	cmp	r3, #7
 8006fc0:	d00a      	beq.n	8006fd8 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006fc2:	78fa      	ldrb	r2, [r7, #3]
 8006fc4:	6879      	ldr	r1, [r7, #4]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	011b      	lsls	r3, r3, #4
 8006fca:	1a9b      	subs	r3, r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	440b      	add	r3, r1
 8006fd0:	334d      	adds	r3, #77	@ 0x4d
 8006fd2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006fd4:	2b09      	cmp	r3, #9
 8006fd6:	d170      	bne.n	80070ba <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006fd8:	78fa      	ldrb	r2, [r7, #3]
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	011b      	lsls	r3, r3, #4
 8006fe0:	1a9b      	subs	r3, r3, r2
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	440b      	add	r3, r1
 8006fe6:	334d      	adds	r3, #77	@ 0x4d
 8006fe8:	2202      	movs	r2, #2
 8006fea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006fec:	78fa      	ldrb	r2, [r7, #3]
 8006fee:	6879      	ldr	r1, [r7, #4]
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	1a9b      	subs	r3, r3, r2
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	440b      	add	r3, r1
 8006ffa:	3344      	adds	r3, #68	@ 0x44
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	1c59      	adds	r1, r3, #1
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	4613      	mov	r3, r2
 8007004:	011b      	lsls	r3, r3, #4
 8007006:	1a9b      	subs	r3, r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	4403      	add	r3, r0
 800700c:	3344      	adds	r3, #68	@ 0x44
 800700e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007010:	78fa      	ldrb	r2, [r7, #3]
 8007012:	6879      	ldr	r1, [r7, #4]
 8007014:	4613      	mov	r3, r2
 8007016:	011b      	lsls	r3, r3, #4
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	440b      	add	r3, r1
 800701e:	3344      	adds	r3, #68	@ 0x44
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d914      	bls.n	8007050 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007026:	78fa      	ldrb	r2, [r7, #3]
 8007028:	6879      	ldr	r1, [r7, #4]
 800702a:	4613      	mov	r3, r2
 800702c:	011b      	lsls	r3, r3, #4
 800702e:	1a9b      	subs	r3, r3, r2
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	440b      	add	r3, r1
 8007034:	3344      	adds	r3, #68	@ 0x44
 8007036:	2200      	movs	r2, #0
 8007038:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800703a:	78fa      	ldrb	r2, [r7, #3]
 800703c:	6879      	ldr	r1, [r7, #4]
 800703e:	4613      	mov	r3, r2
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	1a9b      	subs	r3, r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	440b      	add	r3, r1
 8007048:	334c      	adds	r3, #76	@ 0x4c
 800704a:	2204      	movs	r2, #4
 800704c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800704e:	e022      	b.n	8007096 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007050:	78fa      	ldrb	r2, [r7, #3]
 8007052:	6879      	ldr	r1, [r7, #4]
 8007054:	4613      	mov	r3, r2
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	1a9b      	subs	r3, r3, r2
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	440b      	add	r3, r1
 800705e:	334c      	adds	r3, #76	@ 0x4c
 8007060:	2202      	movs	r2, #2
 8007062:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007064:	78fb      	ldrb	r3, [r7, #3]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	4413      	add	r3, r2
 800706c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800707a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007082:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007084:	78fb      	ldrb	r3, [r7, #3]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007090:	461a      	mov	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007096:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007098:	78fa      	ldrb	r2, [r7, #3]
 800709a:	6879      	ldr	r1, [r7, #4]
 800709c:	4613      	mov	r3, r2
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	1a9b      	subs	r3, r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	334c      	adds	r3, #76	@ 0x4c
 80070a8:	781a      	ldrb	r2, [r3, #0]
 80070aa:	78fb      	ldrb	r3, [r7, #3]
 80070ac:	4619      	mov	r1, r3
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f00d fd24 	bl	8014afc <HAL_HCD_HC_NotifyURBChange_Callback>
 80070b4:	e002      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80070b6:	bf00      	nop
 80070b8:	e000      	b.n	80070bc <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80070ba:	bf00      	nop
  }
}
 80070bc:	3718      	adds	r7, #24
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b08a      	sub	sp, #40	@ 0x28
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	0c5b      	lsrs	r3, r3, #17
 80070e8:	f003 030f 	and.w	r3, r3, #15
 80070ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	091b      	lsrs	r3, r3, #4
 80070f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d004      	beq.n	8007108 <HCD_RXQLVL_IRQHandler+0x46>
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	2b05      	cmp	r3, #5
 8007102:	f000 80b6 	beq.w	8007272 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007106:	e0b7      	b.n	8007278 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 80b3 	beq.w	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
 8007110:	6879      	ldr	r1, [r7, #4]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	4613      	mov	r3, r2
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	1a9b      	subs	r3, r3, r2
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	440b      	add	r3, r1
 800711e:	332c      	adds	r3, #44	@ 0x2c
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 80a7 	beq.w	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007128:	6879      	ldr	r1, [r7, #4]
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	4613      	mov	r3, r2
 800712e:	011b      	lsls	r3, r3, #4
 8007130:	1a9b      	subs	r3, r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	440b      	add	r3, r1
 8007136:	3338      	adds	r3, #56	@ 0x38
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	18d1      	adds	r1, r2, r3
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	4613      	mov	r3, r2
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	1a9b      	subs	r3, r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4403      	add	r3, r0
 800714c:	3334      	adds	r3, #52	@ 0x34
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4299      	cmp	r1, r3
 8007152:	f200 8083 	bhi.w	800725c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6818      	ldr	r0, [r3, #0]
 800715a:	6879      	ldr	r1, [r7, #4]
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4613      	mov	r3, r2
 8007160:	011b      	lsls	r3, r3, #4
 8007162:	1a9b      	subs	r3, r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	440b      	add	r3, r1
 8007168:	332c      	adds	r3, #44	@ 0x2c
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	693a      	ldr	r2, [r7, #16]
 800716e:	b292      	uxth	r2, r2
 8007170:	4619      	mov	r1, r3
 8007172:	f007 fbe3 	bl	800e93c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	4613      	mov	r3, r2
 800717c:	011b      	lsls	r3, r3, #4
 800717e:	1a9b      	subs	r3, r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	440b      	add	r3, r1
 8007184:	332c      	adds	r3, #44	@ 0x2c
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	18d1      	adds	r1, r2, r3
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	69ba      	ldr	r2, [r7, #24]
 8007190:	4613      	mov	r3, r2
 8007192:	011b      	lsls	r3, r3, #4
 8007194:	1a9b      	subs	r3, r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4403      	add	r3, r0
 800719a:	332c      	adds	r3, #44	@ 0x2c
 800719c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800719e:	6879      	ldr	r1, [r7, #4]
 80071a0:	69ba      	ldr	r2, [r7, #24]
 80071a2:	4613      	mov	r3, r2
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	1a9b      	subs	r3, r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	440b      	add	r3, r1
 80071ac:	3338      	adds	r3, #56	@ 0x38
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	18d1      	adds	r1, r2, r3
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	69ba      	ldr	r2, [r7, #24]
 80071b8:	4613      	mov	r3, r2
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	1a9b      	subs	r3, r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4403      	add	r3, r0
 80071c2:	3338      	adds	r3, #56	@ 0x38
 80071c4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	6a3b      	ldr	r3, [r7, #32]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	0cdb      	lsrs	r3, r3, #19
 80071d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071da:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80071dc:	6879      	ldr	r1, [r7, #4]
 80071de:	69ba      	ldr	r2, [r7, #24]
 80071e0:	4613      	mov	r3, r2
 80071e2:	011b      	lsls	r3, r3, #4
 80071e4:	1a9b      	subs	r3, r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	440b      	add	r3, r1
 80071ea:	3328      	adds	r3, #40	@ 0x28
 80071ec:	881b      	ldrh	r3, [r3, #0]
 80071ee:	461a      	mov	r2, r3
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d13f      	bne.n	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d03c      	beq.n	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	6a3b      	ldr	r3, [r7, #32]
 8007202:	4413      	add	r3, r2
 8007204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007212:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800721a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	6a3b      	ldr	r3, [r7, #32]
 8007222:	4413      	add	r3, r2
 8007224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007228:	461a      	mov	r2, r3
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800722e:	6879      	ldr	r1, [r7, #4]
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	4613      	mov	r3, r2
 8007234:	011b      	lsls	r3, r3, #4
 8007236:	1a9b      	subs	r3, r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	440b      	add	r3, r1
 800723c:	333c      	adds	r3, #60	@ 0x3c
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	f083 0301 	eor.w	r3, r3, #1
 8007244:	b2d8      	uxtb	r0, r3
 8007246:	6879      	ldr	r1, [r7, #4]
 8007248:	69ba      	ldr	r2, [r7, #24]
 800724a:	4613      	mov	r3, r2
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	1a9b      	subs	r3, r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	440b      	add	r3, r1
 8007254:	333c      	adds	r3, #60	@ 0x3c
 8007256:	4602      	mov	r2, r0
 8007258:	701a      	strb	r2, [r3, #0]
      break;
 800725a:	e00c      	b.n	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800725c:	6879      	ldr	r1, [r7, #4]
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	4613      	mov	r3, r2
 8007262:	011b      	lsls	r3, r3, #4
 8007264:	1a9b      	subs	r3, r3, r2
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	440b      	add	r3, r1
 800726a:	334c      	adds	r3, #76	@ 0x4c
 800726c:	2204      	movs	r2, #4
 800726e:	701a      	strb	r2, [r3, #0]
      break;
 8007270:	e001      	b.n	8007276 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007272:	bf00      	nop
 8007274:	e000      	b.n	8007278 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007276:	bf00      	nop
  }
}
 8007278:	bf00      	nop
 800727a:	3728      	adds	r7, #40	@ 0x28
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80072ac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d10b      	bne.n	80072d0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d102      	bne.n	80072c8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f00d fbfe 	bl	8014ac4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f043 0302 	orr.w	r3, r3, #2
 80072ce:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d132      	bne.n	8007340 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	f043 0308 	orr.w	r3, r3, #8
 80072e0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f003 0304 	and.w	r3, r3, #4
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d126      	bne.n	800733a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	7a5b      	ldrb	r3, [r3, #9]
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	d113      	bne.n	800731c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80072fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072fe:	d106      	bne.n	800730e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2102      	movs	r1, #2
 8007306:	4618      	mov	r0, r3
 8007308:	f007 fca2 	bl	800ec50 <USB_InitFSLSPClkSel>
 800730c:	e011      	b.n	8007332 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	2101      	movs	r1, #1
 8007314:	4618      	mov	r0, r3
 8007316:	f007 fc9b 	bl	800ec50 <USB_InitFSLSPClkSel>
 800731a:	e00a      	b.n	8007332 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	79db      	ldrb	r3, [r3, #7]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d106      	bne.n	8007332 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800732a:	461a      	mov	r2, r3
 800732c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007330:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f00d fbf4 	bl	8014b20 <HAL_HCD_PortEnabled_Callback>
 8007338:	e002      	b.n	8007340 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f00d fbfe 	bl	8014b3c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f003 0320 	and.w	r3, r3, #32
 8007346:	2b20      	cmp	r3, #32
 8007348:	d103      	bne.n	8007352 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	f043 0320 	orr.w	r3, r3, #32
 8007350:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007358:	461a      	mov	r2, r3
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6013      	str	r3, [r2, #0]
}
 800735e:	bf00      	nop
 8007360:	3718      	adds	r7, #24
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
	...

08007368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e08b      	b.n	8007492 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d106      	bne.n	8007394 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fa fe58 	bl	8002044 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2224      	movs	r2, #36	@ 0x24
 8007398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0201 	bic.w	r2, r2, #1
 80073aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80073b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689a      	ldr	r2, [r3, #8]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d107      	bne.n	80073e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689a      	ldr	r2, [r3, #8]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073de:	609a      	str	r2, [r3, #8]
 80073e0:	e006      	b.n	80073f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689a      	ldr	r2, [r3, #8]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80073ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d108      	bne.n	800740a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007406:	605a      	str	r2, [r3, #4]
 8007408:	e007      	b.n	800741a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007418:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6859      	ldr	r1, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	4b1d      	ldr	r3, [pc, #116]	@ (800749c <HAL_I2C_Init+0x134>)
 8007426:	430b      	orrs	r3, r1
 8007428:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68da      	ldr	r2, [r3, #12]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007438:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	691a      	ldr	r2, [r3, #16]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	69d9      	ldr	r1, [r3, #28]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a1a      	ldr	r2, [r3, #32]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	430a      	orrs	r2, r1
 8007462:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0201 	orr.w	r2, r2, #1
 8007472:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3708      	adds	r7, #8
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	02008000 	.word	0x02008000

080074a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b088      	sub	sp, #32
 80074a4:	af02      	add	r7, sp, #8
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	461a      	mov	r2, r3
 80074ae:	4603      	mov	r3, r0
 80074b0:	817b      	strh	r3, [r7, #10]
 80074b2:	460b      	mov	r3, r1
 80074b4:	813b      	strh	r3, [r7, #8]
 80074b6:	4613      	mov	r3, r2
 80074b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	f040 80f9 	bne.w	80076ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <HAL_I2C_Mem_Write+0x34>
 80074ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d105      	bne.n	80074e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e0ed      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_I2C_Mem_Write+0x4e>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0e6      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074f6:	f7fb fdfd 	bl	80030f4 <HAL_GetTick>
 80074fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	2319      	movs	r3, #25
 8007502:	2201      	movs	r2, #1
 8007504:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f000 f955 	bl	80077b8 <I2C_WaitOnFlagUntilTimeout>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e0d1      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2221      	movs	r2, #33	@ 0x21
 800751c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2240      	movs	r2, #64	@ 0x40
 8007524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a3a      	ldr	r2, [r7, #32]
 8007532:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007540:	88f8      	ldrh	r0, [r7, #6]
 8007542:	893a      	ldrh	r2, [r7, #8]
 8007544:	8979      	ldrh	r1, [r7, #10]
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	9301      	str	r3, [sp, #4]
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	4603      	mov	r3, r0
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f000 f8b9 	bl	80076c8 <I2C_RequestMemoryWrite>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d005      	beq.n	8007568 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e0a9      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	2bff      	cmp	r3, #255	@ 0xff
 8007570:	d90e      	bls.n	8007590 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	22ff      	movs	r2, #255	@ 0xff
 8007576:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800757c:	b2da      	uxtb	r2, r3
 800757e:	8979      	ldrh	r1, [r7, #10]
 8007580:	2300      	movs	r3, #0
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f000 fad9 	bl	8007b40 <I2C_TransferConfig>
 800758e:	e00f      	b.n	80075b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007594:	b29a      	uxth	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800759e:	b2da      	uxtb	r2, r3
 80075a0:	8979      	ldrh	r1, [r7, #10]
 80075a2:	2300      	movs	r3, #0
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f000 fac8 	bl	8007b40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f000 f958 	bl	800786a <I2C_WaitOnTXISFlagUntilTimeout>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d001      	beq.n	80075c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e07b      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c8:	781a      	ldrb	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d4:	1c5a      	adds	r2, r3, #1
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075de:	b29b      	uxth	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ec:	3b01      	subs	r3, #1
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d034      	beq.n	8007668 <HAL_I2C_Mem_Write+0x1c8>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007602:	2b00      	cmp	r3, #0
 8007604:	d130      	bne.n	8007668 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760c:	2200      	movs	r2, #0
 800760e:	2180      	movs	r1, #128	@ 0x80
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 f8d1 	bl	80077b8 <I2C_WaitOnFlagUntilTimeout>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d001      	beq.n	8007620 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e04d      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007624:	b29b      	uxth	r3, r3
 8007626:	2bff      	cmp	r3, #255	@ 0xff
 8007628:	d90e      	bls.n	8007648 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	22ff      	movs	r2, #255	@ 0xff
 800762e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007634:	b2da      	uxtb	r2, r3
 8007636:	8979      	ldrh	r1, [r7, #10]
 8007638:	2300      	movs	r3, #0
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 fa7d 	bl	8007b40 <I2C_TransferConfig>
 8007646:	e00f      	b.n	8007668 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800764c:	b29a      	uxth	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007656:	b2da      	uxtb	r2, r3
 8007658:	8979      	ldrh	r1, [r7, #10]
 800765a:	2300      	movs	r3, #0
 800765c:	9300      	str	r3, [sp, #0]
 800765e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f000 fa6c 	bl	8007b40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766c:	b29b      	uxth	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d19e      	bne.n	80075b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f000 f93e 	bl	80078f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e01a      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2220      	movs	r2, #32
 800768c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	6859      	ldr	r1, [r3, #4]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	4b0a      	ldr	r3, [pc, #40]	@ (80076c4 <HAL_I2C_Mem_Write+0x224>)
 800769a:	400b      	ands	r3, r1
 800769c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2220      	movs	r2, #32
 80076a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80076b6:	2300      	movs	r3, #0
 80076b8:	e000      	b.n	80076bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80076ba:	2302      	movs	r3, #2
  }
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3718      	adds	r7, #24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	fe00e800 	.word	0xfe00e800

080076c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b086      	sub	sp, #24
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	4608      	mov	r0, r1
 80076d2:	4611      	mov	r1, r2
 80076d4:	461a      	mov	r2, r3
 80076d6:	4603      	mov	r3, r0
 80076d8:	817b      	strh	r3, [r7, #10]
 80076da:	460b      	mov	r3, r1
 80076dc:	813b      	strh	r3, [r7, #8]
 80076de:	4613      	mov	r3, r2
 80076e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80076e2:	88fb      	ldrh	r3, [r7, #6]
 80076e4:	b2da      	uxtb	r2, r3
 80076e6:	8979      	ldrh	r1, [r7, #10]
 80076e8:	4b20      	ldr	r3, [pc, #128]	@ (800776c <I2C_RequestMemoryWrite+0xa4>)
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 fa25 	bl	8007b40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076f6:	69fa      	ldr	r2, [r7, #28]
 80076f8:	69b9      	ldr	r1, [r7, #24]
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	f000 f8b5 	bl	800786a <I2C_WaitOnTXISFlagUntilTimeout>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	d001      	beq.n	800770a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e02c      	b.n	8007764 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800770a:	88fb      	ldrh	r3, [r7, #6]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d105      	bne.n	800771c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007710:	893b      	ldrh	r3, [r7, #8]
 8007712:	b2da      	uxtb	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	629a      	str	r2, [r3, #40]	@ 0x28
 800771a:	e015      	b.n	8007748 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800771c:	893b      	ldrh	r3, [r7, #8]
 800771e:	0a1b      	lsrs	r3, r3, #8
 8007720:	b29b      	uxth	r3, r3
 8007722:	b2da      	uxtb	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	69b9      	ldr	r1, [r7, #24]
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f000 f89b 	bl	800786a <I2C_WaitOnTXISFlagUntilTimeout>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e012      	b.n	8007764 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800773e:	893b      	ldrh	r3, [r7, #8]
 8007740:	b2da      	uxtb	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	2200      	movs	r2, #0
 8007750:	2180      	movs	r1, #128	@ 0x80
 8007752:	68f8      	ldr	r0, [r7, #12]
 8007754:	f000 f830 	bl	80077b8 <I2C_WaitOnFlagUntilTimeout>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e000      	b.n	8007764 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007762:	2300      	movs	r3, #0
}
 8007764:	4618      	mov	r0, r3
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	80002000 	.word	0x80002000

08007770 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	2b02      	cmp	r3, #2
 8007784:	d103      	bne.n	800778e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2200      	movs	r2, #0
 800778c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	f003 0301 	and.w	r3, r3, #1
 8007798:	2b01      	cmp	r3, #1
 800779a:	d007      	beq.n	80077ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	699a      	ldr	r2, [r3, #24]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f042 0201 	orr.w	r2, r2, #1
 80077aa:	619a      	str	r2, [r3, #24]
  }
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	4613      	mov	r3, r2
 80077c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077c8:	e03b      	b.n	8007842 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077ca:	69ba      	ldr	r2, [r7, #24]
 80077cc:	6839      	ldr	r1, [r7, #0]
 80077ce:	68f8      	ldr	r0, [r7, #12]
 80077d0:	f000 f8d6 	bl	8007980 <I2C_IsErrorOccurred>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d001      	beq.n	80077de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e041      	b.n	8007862 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077e4:	d02d      	beq.n	8007842 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077e6:	f7fb fc85 	bl	80030f4 <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	683a      	ldr	r2, [r7, #0]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d302      	bcc.n	80077fc <I2C_WaitOnFlagUntilTimeout+0x44>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d122      	bne.n	8007842 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	699a      	ldr	r2, [r3, #24]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	4013      	ands	r3, r2
 8007806:	68ba      	ldr	r2, [r7, #8]
 8007808:	429a      	cmp	r2, r3
 800780a:	bf0c      	ite	eq
 800780c:	2301      	moveq	r3, #1
 800780e:	2300      	movne	r3, #0
 8007810:	b2db      	uxtb	r3, r3
 8007812:	461a      	mov	r2, r3
 8007814:	79fb      	ldrb	r3, [r7, #7]
 8007816:	429a      	cmp	r2, r3
 8007818:	d113      	bne.n	8007842 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800781e:	f043 0220 	orr.w	r2, r3, #32
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2220      	movs	r2, #32
 800782a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e00f      	b.n	8007862 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	699a      	ldr	r2, [r3, #24]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	4013      	ands	r3, r2
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	429a      	cmp	r2, r3
 8007850:	bf0c      	ite	eq
 8007852:	2301      	moveq	r3, #1
 8007854:	2300      	movne	r3, #0
 8007856:	b2db      	uxtb	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	79fb      	ldrb	r3, [r7, #7]
 800785c:	429a      	cmp	r2, r3
 800785e:	d0b4      	beq.n	80077ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b084      	sub	sp, #16
 800786e:	af00      	add	r7, sp, #0
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007876:	e033      	b.n	80078e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 f87f 	bl	8007980 <I2C_IsErrorOccurred>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d001      	beq.n	800788c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e031      	b.n	80078f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007892:	d025      	beq.n	80078e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007894:	f7fb fc2e 	bl	80030f4 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	68ba      	ldr	r2, [r7, #8]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d302      	bcc.n	80078aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d11a      	bne.n	80078e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	f003 0302 	and.w	r3, r3, #2
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d013      	beq.n	80078e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078bc:	f043 0220 	orr.w	r2, r3, #32
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e007      	b.n	80078f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d1c4      	bne.n	8007878 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007904:	e02f      	b.n	8007966 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	68b9      	ldr	r1, [r7, #8]
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f000 f838 	bl	8007980 <I2C_IsErrorOccurred>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d001      	beq.n	800791a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e02d      	b.n	8007976 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800791a:	f7fb fbeb 	bl	80030f4 <HAL_GetTick>
 800791e:	4602      	mov	r2, r0
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	1ad3      	subs	r3, r2, r3
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	429a      	cmp	r2, r3
 8007928:	d302      	bcc.n	8007930 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d11a      	bne.n	8007966 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b20      	cmp	r3, #32
 800793c:	d013      	beq.n	8007966 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007942:	f043 0220 	orr.w	r2, r3, #32
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2220      	movs	r2, #32
 800794e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e007      	b.n	8007976 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	699b      	ldr	r3, [r3, #24]
 800796c:	f003 0320 	and.w	r3, r3, #32
 8007970:	2b20      	cmp	r3, #32
 8007972:	d1c8      	bne.n	8007906 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
	...

08007980 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b08a      	sub	sp, #40	@ 0x28
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800799a:	2300      	movs	r3, #0
 800799c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d068      	beq.n	8007a7e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2210      	movs	r2, #16
 80079b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80079b4:	e049      	b.n	8007a4a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079bc:	d045      	beq.n	8007a4a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80079be:	f7fb fb99 	bl	80030f4 <HAL_GetTick>
 80079c2:	4602      	mov	r2, r0
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d302      	bcc.n	80079d4 <I2C_IsErrorOccurred+0x54>
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d13a      	bne.n	8007a4a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079f6:	d121      	bne.n	8007a3c <I2C_IsErrorOccurred+0xbc>
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80079fe:	d01d      	beq.n	8007a3c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007a00:	7cfb      	ldrb	r3, [r7, #19]
 8007a02:	2b20      	cmp	r3, #32
 8007a04:	d01a      	beq.n	8007a3c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a14:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007a16:	f7fb fb6d 	bl	80030f4 <HAL_GetTick>
 8007a1a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a1c:	e00e      	b.n	8007a3c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007a1e:	f7fb fb69 	bl	80030f4 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b19      	cmp	r3, #25
 8007a2a:	d907      	bls.n	8007a3c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	f043 0320 	orr.w	r3, r3, #32
 8007a32:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007a3a:	e006      	b.n	8007a4a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	f003 0320 	and.w	r3, r3, #32
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	d1e9      	bne.n	8007a1e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	699b      	ldr	r3, [r3, #24]
 8007a50:	f003 0320 	and.w	r3, r3, #32
 8007a54:	2b20      	cmp	r3, #32
 8007a56:	d003      	beq.n	8007a60 <I2C_IsErrorOccurred+0xe0>
 8007a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d0aa      	beq.n	80079b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d103      	bne.n	8007a70 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2220      	movs	r2, #32
 8007a6e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	f043 0304 	orr.w	r3, r3, #4
 8007a76:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00b      	beq.n	8007aa8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007a90:	6a3b      	ldr	r3, [r7, #32]
 8007a92:	f043 0301 	orr.w	r3, r3, #1
 8007a96:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007aa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	f043 0308 	orr.w	r3, r3, #8
 8007ab8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007ac2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00b      	beq.n	8007aec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007ad4:	6a3b      	ldr	r3, [r7, #32]
 8007ad6:	f043 0302 	orr.w	r3, r3, #2
 8007ada:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ae4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d01c      	beq.n	8007b2e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f7ff fe3b 	bl	8007770 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	6859      	ldr	r1, [r3, #4]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	4b0d      	ldr	r3, [pc, #52]	@ (8007b3c <I2C_IsErrorOccurred+0x1bc>)
 8007b06:	400b      	ands	r3, r1
 8007b08:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b0e:	6a3b      	ldr	r3, [r7, #32]
 8007b10:	431a      	orrs	r2, r3
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2220      	movs	r2, #32
 8007b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007b2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3728      	adds	r7, #40	@ 0x28
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	fe00e800 	.word	0xfe00e800

08007b40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b087      	sub	sp, #28
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	607b      	str	r3, [r7, #4]
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	817b      	strh	r3, [r7, #10]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b52:	897b      	ldrh	r3, [r7, #10]
 8007b54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b58:	7a7b      	ldrb	r3, [r7, #9]
 8007b5a:	041b      	lsls	r3, r3, #16
 8007b5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b60:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b6e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	0d5b      	lsrs	r3, r3, #21
 8007b7a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007b7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ba0 <I2C_TransferConfig+0x60>)
 8007b80:	430b      	orrs	r3, r1
 8007b82:	43db      	mvns	r3, r3
 8007b84:	ea02 0103 	and.w	r1, r2, r3
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	430a      	orrs	r2, r1
 8007b90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007b92:	bf00      	nop
 8007b94:	371c      	adds	r7, #28
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	03ff63ff 	.word	0x03ff63ff

08007ba4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b20      	cmp	r3, #32
 8007bb8:	d138      	bne.n	8007c2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e032      	b.n	8007c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2224      	movs	r2, #36	@ 0x24
 8007bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0201 	bic.w	r2, r2, #1
 8007be6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007bf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	6819      	ldr	r1, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	430a      	orrs	r2, r1
 8007c06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0201 	orr.w	r2, r2, #1
 8007c16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	e000      	b.n	8007c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c2c:	2302      	movs	r3, #2
  }
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	b085      	sub	sp, #20
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
 8007c42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d139      	bne.n	8007cc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d101      	bne.n	8007c5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	e033      	b.n	8007cc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2224      	movs	r2, #36	@ 0x24
 8007c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f022 0201 	bic.w	r2, r2, #1
 8007c7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007c8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	021b      	lsls	r3, r3, #8
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0201 	orr.w	r2, r2, #1
 8007cae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	e000      	b.n	8007cc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007cc4:	2302      	movs	r3, #2
  }
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b084      	sub	sp, #16
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e08f      	b.n	8007e04 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d106      	bne.n	8007cfe <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7fa fa4b 	bl	8002194 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2202      	movs	r2, #2
 8007d02:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	699a      	ldr	r2, [r3, #24]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8007d14:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6999      	ldr	r1, [r3, #24]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685a      	ldr	r2, [r3, #4]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d2a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	430a      	orrs	r2, r1
 8007d38:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	041b      	lsls	r3, r3, #16
 8007d40:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6999      	ldr	r1, [r3, #24]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	69db      	ldr	r3, [r3, #28]
 8007d54:	041b      	lsls	r3, r3, #16
 8007d56:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6a19      	ldr	r1, [r3, #32]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	430a      	orrs	r2, r1
 8007d64:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6a:	041b      	lsls	r3, r3, #16
 8007d6c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	430a      	orrs	r2, r1
 8007d7a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d80:	041b      	lsls	r3, r3, #16
 8007d82:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d98:	021b      	lsls	r3, r3, #8
 8007d9a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007da2:	041b      	lsls	r3, r3, #16
 8007da4:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007db4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8007dc8:	431a      	orrs	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	430a      	orrs	r2, r1
 8007dd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f042 0206 	orr.w	r2, r2, #6
 8007de0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	699a      	ldr	r2, [r3, #24]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f042 0201 	orr.w	r2, r2, #1
 8007df0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e22:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f003 0304 	and.w	r3, r3, #4
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d023      	beq.n	8007e76 <HAL_LTDC_IRQHandler+0x6a>
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f003 0304 	and.w	r3, r3, #4
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01e      	beq.n	8007e76 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f022 0204 	bic.w	r2, r2, #4
 8007e46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2204      	movs	r2, #4
 8007e4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e56:	f043 0201 	orr.w	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2204      	movs	r2, #4
 8007e64:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f86f 	bl	8007f54 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d023      	beq.n	8007ec8 <HAL_LTDC_IRQHandler+0xbc>
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d01e      	beq.n	8007ec8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 0202 	bic.w	r2, r2, #2
 8007e98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ea8:	f043 0202 	orr.w	r2, r3, #2
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2204      	movs	r2, #4
 8007eb6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f846 	bl	8007f54 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f003 0301 	and.w	r3, r3, #1
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d01b      	beq.n	8007f0a <HAL_LTDC_IRQHandler+0xfe>
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d016      	beq.n	8007f0a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f022 0201 	bic.w	r2, r2, #1
 8007eea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f82f 	bl	8007f68 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f003 0308 	and.w	r3, r3, #8
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d01b      	beq.n	8007f4c <HAL_LTDC_IRQHandler+0x140>
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f003 0308 	and.w	r3, r3, #8
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d016      	beq.n	8007f4c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f022 0208 	bic.w	r2, r2, #8
 8007f2c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2208      	movs	r2, #8
 8007f34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f818 	bl	8007f7c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007f4c:	bf00      	nop
 8007f4e:	3710      	adds	r7, #16
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007f90:	b5b0      	push	{r4, r5, r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d101      	bne.n	8007faa <HAL_LTDC_ConfigLayer+0x1a>
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	e02c      	b.n	8008004 <HAL_LTDC_ConfigLayer+0x74>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2202      	movs	r2, #2
 8007fb6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2134      	movs	r1, #52	@ 0x34
 8007fc0:	fb01 f303 	mul.w	r3, r1, r3
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	4614      	mov	r4, r2
 8007fce:	461d      	mov	r5, r3
 8007fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	68b9      	ldr	r1, [r7, #8]
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 f811 	bl	800800c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	3710      	adds	r7, #16
 8008008:	46bd      	mov	sp, r7
 800800a:	bdb0      	pop	{r4, r5, r7, pc}

0800800c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800800c:	b480      	push	{r7}
 800800e:	b089      	sub	sp, #36	@ 0x24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	0c1b      	lsrs	r3, r3, #16
 8008024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008028:	4413      	add	r3, r2
 800802a:	041b      	lsls	r3, r3, #16
 800802c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	01db      	lsls	r3, r3, #7
 8008038:	4413      	add	r3, r2
 800803a:	3384      	adds	r3, #132	@ 0x84
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	6812      	ldr	r2, [r2, #0]
 8008042:	4611      	mov	r1, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	01d2      	lsls	r2, r2, #7
 8008048:	440a      	add	r2, r1
 800804a:	3284      	adds	r2, #132	@ 0x84
 800804c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008050:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	0c1b      	lsrs	r3, r3, #16
 800805e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008062:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008064:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4619      	mov	r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	01db      	lsls	r3, r3, #7
 8008070:	440b      	add	r3, r1
 8008072:	3384      	adds	r3, #132	@ 0x84
 8008074:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800807a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800808a:	4413      	add	r3, r2
 800808c:	041b      	lsls	r3, r3, #16
 800808e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	01db      	lsls	r3, r3, #7
 800809a:	4413      	add	r3, r2
 800809c:	3384      	adds	r3, #132	@ 0x84
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	6812      	ldr	r2, [r2, #0]
 80080a4:	4611      	mov	r1, r2
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	01d2      	lsls	r2, r2, #7
 80080aa:	440a      	add	r2, r1
 80080ac:	3284      	adds	r2, #132	@ 0x84
 80080ae:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80080b2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080c2:	4413      	add	r3, r2
 80080c4:	1c5a      	adds	r2, r3, #1
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4619      	mov	r1, r3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	01db      	lsls	r3, r3, #7
 80080d0:	440b      	add	r3, r1
 80080d2:	3384      	adds	r3, #132	@ 0x84
 80080d4:	4619      	mov	r1, r3
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4313      	orrs	r3, r2
 80080da:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	461a      	mov	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	01db      	lsls	r3, r3, #7
 80080e6:	4413      	add	r3, r2
 80080e8:	3384      	adds	r3, #132	@ 0x84
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	6812      	ldr	r2, [r2, #0]
 80080f0:	4611      	mov	r1, r2
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	01d2      	lsls	r2, r2, #7
 80080f6:	440a      	add	r2, r1
 80080f8:	3284      	adds	r2, #132	@ 0x84
 80080fa:	f023 0307 	bic.w	r3, r3, #7
 80080fe:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	01db      	lsls	r3, r3, #7
 800810a:	4413      	add	r3, r2
 800810c:	3384      	adds	r3, #132	@ 0x84
 800810e:	461a      	mov	r2, r3
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800811c:	021b      	lsls	r3, r3, #8
 800811e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008126:	041b      	lsls	r3, r3, #16
 8008128:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	061b      	lsls	r3, r3, #24
 8008130:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008138:	461a      	mov	r2, r3
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	431a      	orrs	r2, r3
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	431a      	orrs	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4619      	mov	r1, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	01db      	lsls	r3, r3, #7
 800814c:	440b      	add	r3, r1
 800814e:	3384      	adds	r3, #132	@ 0x84
 8008150:	4619      	mov	r1, r3
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	4313      	orrs	r3, r2
 8008156:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	461a      	mov	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	01db      	lsls	r3, r3, #7
 8008162:	4413      	add	r3, r2
 8008164:	3384      	adds	r3, #132	@ 0x84
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	4611      	mov	r1, r2
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	01d2      	lsls	r2, r2, #7
 8008172:	440a      	add	r2, r1
 8008174:	3284      	adds	r2, #132	@ 0x84
 8008176:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800817a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	461a      	mov	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	01db      	lsls	r3, r3, #7
 8008186:	4413      	add	r3, r2
 8008188:	3384      	adds	r3, #132	@ 0x84
 800818a:	461a      	mov	r2, r3
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	01db      	lsls	r3, r3, #7
 800819c:	4413      	add	r3, r2
 800819e:	3384      	adds	r3, #132	@ 0x84
 80081a0:	69da      	ldr	r2, [r3, #28]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4619      	mov	r1, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	01db      	lsls	r3, r3, #7
 80081ac:	440b      	add	r3, r1
 80081ae:	3384      	adds	r3, #132	@ 0x84
 80081b0:	4619      	mov	r1, r3
 80081b2:	4b4f      	ldr	r3, [pc, #316]	@ (80082f0 <LTDC_SetConfig+0x2e4>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	69da      	ldr	r2, [r3, #28]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	68f9      	ldr	r1, [r7, #12]
 80081c2:	6809      	ldr	r1, [r1, #0]
 80081c4:	4608      	mov	r0, r1
 80081c6:	6879      	ldr	r1, [r7, #4]
 80081c8:	01c9      	lsls	r1, r1, #7
 80081ca:	4401      	add	r1, r0
 80081cc:	3184      	adds	r1, #132	@ 0x84
 80081ce:	4313      	orrs	r3, r2
 80081d0:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	461a      	mov	r2, r3
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	01db      	lsls	r3, r3, #7
 80081dc:	4413      	add	r3, r2
 80081de:	3384      	adds	r3, #132	@ 0x84
 80081e0:	461a      	mov	r2, r3
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e6:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d102      	bne.n	80081f6 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 80081f0:	2304      	movs	r3, #4
 80081f2:	61fb      	str	r3, [r7, #28]
 80081f4:	e01b      	b.n	800822e <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d102      	bne.n	8008204 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 80081fe:	2303      	movs	r3, #3
 8008200:	61fb      	str	r3, [r7, #28]
 8008202:	e014      	b.n	800822e <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	2b04      	cmp	r3, #4
 800820a:	d00b      	beq.n	8008224 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008210:	2b02      	cmp	r3, #2
 8008212:	d007      	beq.n	8008224 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008218:	2b03      	cmp	r3, #3
 800821a:	d003      	beq.n	8008224 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008220:	2b07      	cmp	r3, #7
 8008222:	d102      	bne.n	800822a <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 8008224:	2302      	movs	r3, #2
 8008226:	61fb      	str	r3, [r7, #28]
 8008228:	e001      	b.n	800822e <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800822a:	2301      	movs	r3, #1
 800822c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	461a      	mov	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	01db      	lsls	r3, r3, #7
 8008238:	4413      	add	r3, r2
 800823a:	3384      	adds	r3, #132	@ 0x84
 800823c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800823e:	68fa      	ldr	r2, [r7, #12]
 8008240:	6812      	ldr	r2, [r2, #0]
 8008242:	4611      	mov	r1, r2
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	01d2      	lsls	r2, r2, #7
 8008248:	440a      	add	r2, r1
 800824a:	3284      	adds	r2, #132	@ 0x84
 800824c:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8008250:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008256:	69fa      	ldr	r2, [r7, #28]
 8008258:	fb02 f303 	mul.w	r3, r2, r3
 800825c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	6859      	ldr	r1, [r3, #4]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	1acb      	subs	r3, r1, r3
 8008268:	69f9      	ldr	r1, [r7, #28]
 800826a:	fb01 f303 	mul.w	r3, r1, r3
 800826e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008270:	68f9      	ldr	r1, [r7, #12]
 8008272:	6809      	ldr	r1, [r1, #0]
 8008274:	4608      	mov	r0, r1
 8008276:	6879      	ldr	r1, [r7, #4]
 8008278:	01c9      	lsls	r1, r1, #7
 800827a:	4401      	add	r1, r0
 800827c:	3184      	adds	r1, #132	@ 0x84
 800827e:	4313      	orrs	r3, r2
 8008280:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	461a      	mov	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	01db      	lsls	r3, r3, #7
 800828c:	4413      	add	r3, r2
 800828e:	3384      	adds	r3, #132	@ 0x84
 8008290:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4619      	mov	r1, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	01db      	lsls	r3, r3, #7
 800829c:	440b      	add	r3, r1
 800829e:	3384      	adds	r3, #132	@ 0x84
 80082a0:	4619      	mov	r1, r3
 80082a2:	4b14      	ldr	r3, [pc, #80]	@ (80082f4 <LTDC_SetConfig+0x2e8>)
 80082a4:	4013      	ands	r3, r2
 80082a6:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	461a      	mov	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	01db      	lsls	r3, r3, #7
 80082b2:	4413      	add	r3, r2
 80082b4:	3384      	adds	r3, #132	@ 0x84
 80082b6:	461a      	mov	r2, r3
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082bc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	01db      	lsls	r3, r3, #7
 80082c8:	4413      	add	r3, r2
 80082ca:	3384      	adds	r3, #132	@ 0x84
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	6812      	ldr	r2, [r2, #0]
 80082d2:	4611      	mov	r1, r2
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	01d2      	lsls	r2, r2, #7
 80082d8:	440a      	add	r2, r1
 80082da:	3284      	adds	r2, #132	@ 0x84
 80082dc:	f043 0301 	orr.w	r3, r3, #1
 80082e0:	6013      	str	r3, [r2, #0]
}
 80082e2:	bf00      	nop
 80082e4:	3724      	adds	r7, #36	@ 0x24
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	fffff8f8 	.word	0xfffff8f8
 80082f4:	fffff800 	.word	0xfffff800

080082f8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80082f8:	b480      	push	{r7}
 80082fa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082fc:	4b05      	ldr	r3, [pc, #20]	@ (8008314 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a04      	ldr	r2, [pc, #16]	@ (8008314 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008306:	6013      	str	r3, [r2, #0]
}
 8008308:	bf00      	nop
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	40007000 	.word	0x40007000

08008318 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008322:	4b23      	ldr	r3, [pc, #140]	@ (80083b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008326:	4a22      	ldr	r2, [pc, #136]	@ (80083b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800832c:	6413      	str	r3, [r2, #64]	@ 0x40
 800832e:	4b20      	ldr	r3, [pc, #128]	@ (80083b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008336:	603b      	str	r3, [r7, #0]
 8008338:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800833a:	4b1e      	ldr	r3, [pc, #120]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a1d      	ldr	r2, [pc, #116]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008344:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008346:	f7fa fed5 	bl	80030f4 <HAL_GetTick>
 800834a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800834c:	e009      	b.n	8008362 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800834e:	f7fa fed1 	bl	80030f4 <HAL_GetTick>
 8008352:	4602      	mov	r2, r0
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800835c:	d901      	bls.n	8008362 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800835e:	2303      	movs	r3, #3
 8008360:	e022      	b.n	80083a8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008362:	4b14      	ldr	r3, [pc, #80]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800836a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800836e:	d1ee      	bne.n	800834e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008370:	4b10      	ldr	r3, [pc, #64]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a0f      	ldr	r2, [pc, #60]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800837a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800837c:	f7fa feba 	bl	80030f4 <HAL_GetTick>
 8008380:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008382:	e009      	b.n	8008398 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008384:	f7fa feb6 	bl	80030f4 <HAL_GetTick>
 8008388:	4602      	mov	r2, r0
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	1ad3      	subs	r3, r2, r3
 800838e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008392:	d901      	bls.n	8008398 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8008394:	2303      	movs	r3, #3
 8008396:	e007      	b.n	80083a8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008398:	4b06      	ldr	r3, [pc, #24]	@ (80083b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083a4:	d1ee      	bne.n	8008384 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80083a6:	2300      	movs	r3, #0
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3708      	adds	r7, #8
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}
 80083b0:	40023800 	.word	0x40023800
 80083b4:	40007000 	.word	0x40007000

080083b8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af02      	add	r7, sp, #8
 80083be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80083c0:	f7fa fe98 	bl	80030f4 <HAL_GetTick>
 80083c4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e067      	b.n	80084a0 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10b      	bne.n	80083f4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f7f9 ff9d 	bl	8002324 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80083ea:	f241 3188 	movw	r1, #5000	@ 0x1388
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f85e 	bl	80084b0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	3b01      	subs	r3, #1
 8008404:	021a      	lsls	r2, r3, #8
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	430a      	orrs	r2, r1
 800840c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	2120      	movs	r1, #32
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f856 	bl	80084cc <QSPI_WaitFlagStateUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008424:	7afb      	ldrb	r3, [r7, #11]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d135      	bne.n	8008496 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	4b1d      	ldr	r3, [pc, #116]	@ (80084a8 <HAL_QSPI_Init+0xf0>)
 8008432:	4013      	ands	r3, r2
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	6852      	ldr	r2, [r2, #4]
 8008438:	0611      	lsls	r1, r2, #24
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	68d2      	ldr	r2, [r2, #12]
 800843e:	4311      	orrs	r1, r2
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	69d2      	ldr	r2, [r2, #28]
 8008444:	4311      	orrs	r1, r2
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	6a12      	ldr	r2, [r2, #32]
 800844a:	4311      	orrs	r1, r2
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	6812      	ldr	r2, [r2, #0]
 8008450:	430b      	orrs	r3, r1
 8008452:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	685a      	ldr	r2, [r3, #4]
 800845a:	4b14      	ldr	r3, [pc, #80]	@ (80084ac <HAL_QSPI_Init+0xf4>)
 800845c:	4013      	ands	r3, r2
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	6912      	ldr	r2, [r2, #16]
 8008462:	0411      	lsls	r1, r2, #16
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	6952      	ldr	r2, [r2, #20]
 8008468:	4311      	orrs	r1, r2
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	6992      	ldr	r2, [r2, #24]
 800846e:	4311      	orrs	r1, r2
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	6812      	ldr	r2, [r2, #0]
 8008474:	430b      	orrs	r3, r1
 8008476:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f042 0201 	orr.w	r2, r2, #1
 8008486:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2201      	movs	r2, #1
 8008492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800849e:	7afb      	ldrb	r3, [r7, #11]
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	00ffff2f 	.word	0x00ffff2f
 80084ac:	ffe0f8fe 	.word	0xffe0f8fe

080084b0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80084c0:	bf00      	nop
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	603b      	str	r3, [r7, #0]
 80084d8:	4613      	mov	r3, r2
 80084da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80084dc:	e01a      	b.n	8008514 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084e4:	d016      	beq.n	8008514 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084e6:	f7fa fe05 	bl	80030f4 <HAL_GetTick>
 80084ea:	4602      	mov	r2, r0
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	1ad3      	subs	r3, r2, r3
 80084f0:	69ba      	ldr	r2, [r7, #24]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d302      	bcc.n	80084fc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80084f6:	69bb      	ldr	r3, [r7, #24]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10b      	bne.n	8008514 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2204      	movs	r2, #4
 8008500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008508:	f043 0201 	orr.w	r2, r3, #1
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e00e      	b.n	8008532 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	689a      	ldr	r2, [r3, #8]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	4013      	ands	r3, r2
 800851e:	2b00      	cmp	r3, #0
 8008520:	bf14      	ite	ne
 8008522:	2301      	movne	r3, #1
 8008524:	2300      	moveq	r3, #0
 8008526:	b2db      	uxtb	r3, r3
 8008528:	461a      	mov	r2, r3
 800852a:	79fb      	ldrb	r3, [r7, #7]
 800852c:	429a      	cmp	r2, r3
 800852e:	d1d6      	bne.n	80084de <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008544:	2300      	movs	r3, #0
 8008546:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e291      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f003 0301 	and.w	r3, r3, #1
 800855a:	2b00      	cmp	r3, #0
 800855c:	f000 8087 	beq.w	800866e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008560:	4b96      	ldr	r3, [pc, #600]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f003 030c 	and.w	r3, r3, #12
 8008568:	2b04      	cmp	r3, #4
 800856a:	d00c      	beq.n	8008586 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800856c:	4b93      	ldr	r3, [pc, #588]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f003 030c 	and.w	r3, r3, #12
 8008574:	2b08      	cmp	r3, #8
 8008576:	d112      	bne.n	800859e <HAL_RCC_OscConfig+0x62>
 8008578:	4b90      	ldr	r3, [pc, #576]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008580:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008584:	d10b      	bne.n	800859e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008586:	4b8d      	ldr	r3, [pc, #564]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d06c      	beq.n	800866c <HAL_RCC_OscConfig+0x130>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d168      	bne.n	800866c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e26b      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085a6:	d106      	bne.n	80085b6 <HAL_RCC_OscConfig+0x7a>
 80085a8:	4b84      	ldr	r3, [pc, #528]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a83      	ldr	r2, [pc, #524]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085b2:	6013      	str	r3, [r2, #0]
 80085b4:	e02e      	b.n	8008614 <HAL_RCC_OscConfig+0xd8>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10c      	bne.n	80085d8 <HAL_RCC_OscConfig+0x9c>
 80085be:	4b7f      	ldr	r3, [pc, #508]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a7e      	ldr	r2, [pc, #504]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085c8:	6013      	str	r3, [r2, #0]
 80085ca:	4b7c      	ldr	r3, [pc, #496]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a7b      	ldr	r2, [pc, #492]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085d4:	6013      	str	r3, [r2, #0]
 80085d6:	e01d      	b.n	8008614 <HAL_RCC_OscConfig+0xd8>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80085e0:	d10c      	bne.n	80085fc <HAL_RCC_OscConfig+0xc0>
 80085e2:	4b76      	ldr	r3, [pc, #472]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a75      	ldr	r2, [pc, #468]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085ec:	6013      	str	r3, [r2, #0]
 80085ee:	4b73      	ldr	r3, [pc, #460]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a72      	ldr	r2, [pc, #456]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085f8:	6013      	str	r3, [r2, #0]
 80085fa:	e00b      	b.n	8008614 <HAL_RCC_OscConfig+0xd8>
 80085fc:	4b6f      	ldr	r3, [pc, #444]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a6e      	ldr	r2, [pc, #440]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	4b6c      	ldr	r3, [pc, #432]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a6b      	ldr	r2, [pc, #428]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800860e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d013      	beq.n	8008644 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800861c:	f7fa fd6a 	bl	80030f4 <HAL_GetTick>
 8008620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008622:	e008      	b.n	8008636 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008624:	f7fa fd66 	bl	80030f4 <HAL_GetTick>
 8008628:	4602      	mov	r2, r0
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	2b64      	cmp	r3, #100	@ 0x64
 8008630:	d901      	bls.n	8008636 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e21f      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008636:	4b61      	ldr	r3, [pc, #388]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0f0      	beq.n	8008624 <HAL_RCC_OscConfig+0xe8>
 8008642:	e014      	b.n	800866e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008644:	f7fa fd56 	bl	80030f4 <HAL_GetTick>
 8008648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800864a:	e008      	b.n	800865e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800864c:	f7fa fd52 	bl	80030f4 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	2b64      	cmp	r3, #100	@ 0x64
 8008658:	d901      	bls.n	800865e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800865a:	2303      	movs	r3, #3
 800865c:	e20b      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800865e:	4b57      	ldr	r3, [pc, #348]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1f0      	bne.n	800864c <HAL_RCC_OscConfig+0x110>
 800866a:	e000      	b.n	800866e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800866c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d069      	beq.n	800874e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800867a:	4b50      	ldr	r3, [pc, #320]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f003 030c 	and.w	r3, r3, #12
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00b      	beq.n	800869e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008686:	4b4d      	ldr	r3, [pc, #308]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f003 030c 	and.w	r3, r3, #12
 800868e:	2b08      	cmp	r3, #8
 8008690:	d11c      	bne.n	80086cc <HAL_RCC_OscConfig+0x190>
 8008692:	4b4a      	ldr	r3, [pc, #296]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d116      	bne.n	80086cc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800869e:	4b47      	ldr	r3, [pc, #284]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0302 	and.w	r3, r3, #2
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d005      	beq.n	80086b6 <HAL_RCC_OscConfig+0x17a>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d001      	beq.n	80086b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
 80086b4:	e1df      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086b6:	4b41      	ldr	r3, [pc, #260]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	00db      	lsls	r3, r3, #3
 80086c4:	493d      	ldr	r1, [pc, #244]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086c6:	4313      	orrs	r3, r2
 80086c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80086ca:	e040      	b.n	800874e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d023      	beq.n	800871c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80086d4:	4b39      	ldr	r3, [pc, #228]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a38      	ldr	r2, [pc, #224]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086da:	f043 0301 	orr.w	r3, r3, #1
 80086de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e0:	f7fa fd08 	bl	80030f4 <HAL_GetTick>
 80086e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086e6:	e008      	b.n	80086fa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086e8:	f7fa fd04 	bl	80030f4 <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e1bd      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086fa:	4b30      	ldr	r3, [pc, #192]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 0302 	and.w	r3, r3, #2
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0f0      	beq.n	80086e8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008706:	4b2d      	ldr	r3, [pc, #180]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	00db      	lsls	r3, r3, #3
 8008714:	4929      	ldr	r1, [pc, #164]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008716:	4313      	orrs	r3, r2
 8008718:	600b      	str	r3, [r1, #0]
 800871a:	e018      	b.n	800874e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800871c:	4b27      	ldr	r3, [pc, #156]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a26      	ldr	r2, [pc, #152]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008722:	f023 0301 	bic.w	r3, r3, #1
 8008726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008728:	f7fa fce4 	bl	80030f4 <HAL_GetTick>
 800872c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800872e:	e008      	b.n	8008742 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008730:	f7fa fce0 	bl	80030f4 <HAL_GetTick>
 8008734:	4602      	mov	r2, r0
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	2b02      	cmp	r3, #2
 800873c:	d901      	bls.n	8008742 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e199      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008742:	4b1e      	ldr	r3, [pc, #120]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 0302 	and.w	r3, r3, #2
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1f0      	bne.n	8008730 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0308 	and.w	r3, r3, #8
 8008756:	2b00      	cmp	r3, #0
 8008758:	d038      	beq.n	80087cc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	695b      	ldr	r3, [r3, #20]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d019      	beq.n	8008796 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008762:	4b16      	ldr	r3, [pc, #88]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008766:	4a15      	ldr	r2, [pc, #84]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008768:	f043 0301 	orr.w	r3, r3, #1
 800876c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800876e:	f7fa fcc1 	bl	80030f4 <HAL_GetTick>
 8008772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008774:	e008      	b.n	8008788 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008776:	f7fa fcbd 	bl	80030f4 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e176      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008788:	4b0c      	ldr	r3, [pc, #48]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800878a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <HAL_RCC_OscConfig+0x23a>
 8008794:	e01a      	b.n	80087cc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008796:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 8008798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800879a:	4a08      	ldr	r2, [pc, #32]	@ (80087bc <HAL_RCC_OscConfig+0x280>)
 800879c:	f023 0301 	bic.w	r3, r3, #1
 80087a0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087a2:	f7fa fca7 	bl	80030f4 <HAL_GetTick>
 80087a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80087a8:	e00a      	b.n	80087c0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087aa:	f7fa fca3 	bl	80030f4 <HAL_GetTick>
 80087ae:	4602      	mov	r2, r0
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	d903      	bls.n	80087c0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e15c      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
 80087bc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80087c0:	4b91      	ldr	r3, [pc, #580]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80087c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087c4:	f003 0302 	and.w	r3, r3, #2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1ee      	bne.n	80087aa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0304 	and.w	r3, r3, #4
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 80a4 	beq.w	8008922 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80087da:	4b8b      	ldr	r3, [pc, #556]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80087dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10d      	bne.n	8008802 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80087e6:	4b88      	ldr	r3, [pc, #544]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80087e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ea:	4a87      	ldr	r2, [pc, #540]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80087ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087f2:	4b85      	ldr	r3, [pc, #532]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80087f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087fa:	60bb      	str	r3, [r7, #8]
 80087fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087fe:	2301      	movs	r3, #1
 8008800:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008802:	4b82      	ldr	r3, [pc, #520]	@ (8008a0c <HAL_RCC_OscConfig+0x4d0>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800880a:	2b00      	cmp	r3, #0
 800880c:	d118      	bne.n	8008840 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800880e:	4b7f      	ldr	r3, [pc, #508]	@ (8008a0c <HAL_RCC_OscConfig+0x4d0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a7e      	ldr	r2, [pc, #504]	@ (8008a0c <HAL_RCC_OscConfig+0x4d0>)
 8008814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800881a:	f7fa fc6b 	bl	80030f4 <HAL_GetTick>
 800881e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008820:	e008      	b.n	8008834 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008822:	f7fa fc67 	bl	80030f4 <HAL_GetTick>
 8008826:	4602      	mov	r2, r0
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	2b64      	cmp	r3, #100	@ 0x64
 800882e:	d901      	bls.n	8008834 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008830:	2303      	movs	r3, #3
 8008832:	e120      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008834:	4b75      	ldr	r3, [pc, #468]	@ (8008a0c <HAL_RCC_OscConfig+0x4d0>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800883c:	2b00      	cmp	r3, #0
 800883e:	d0f0      	beq.n	8008822 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d106      	bne.n	8008856 <HAL_RCC_OscConfig+0x31a>
 8008848:	4b6f      	ldr	r3, [pc, #444]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800884a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800884c:	4a6e      	ldr	r2, [pc, #440]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800884e:	f043 0301 	orr.w	r3, r3, #1
 8008852:	6713      	str	r3, [r2, #112]	@ 0x70
 8008854:	e02d      	b.n	80088b2 <HAL_RCC_OscConfig+0x376>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d10c      	bne.n	8008878 <HAL_RCC_OscConfig+0x33c>
 800885e:	4b6a      	ldr	r3, [pc, #424]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008862:	4a69      	ldr	r2, [pc, #420]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008864:	f023 0301 	bic.w	r3, r3, #1
 8008868:	6713      	str	r3, [r2, #112]	@ 0x70
 800886a:	4b67      	ldr	r3, [pc, #412]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800886c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800886e:	4a66      	ldr	r2, [pc, #408]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008870:	f023 0304 	bic.w	r3, r3, #4
 8008874:	6713      	str	r3, [r2, #112]	@ 0x70
 8008876:	e01c      	b.n	80088b2 <HAL_RCC_OscConfig+0x376>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	2b05      	cmp	r3, #5
 800887e:	d10c      	bne.n	800889a <HAL_RCC_OscConfig+0x35e>
 8008880:	4b61      	ldr	r3, [pc, #388]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008884:	4a60      	ldr	r2, [pc, #384]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008886:	f043 0304 	orr.w	r3, r3, #4
 800888a:	6713      	str	r3, [r2, #112]	@ 0x70
 800888c:	4b5e      	ldr	r3, [pc, #376]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800888e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008890:	4a5d      	ldr	r2, [pc, #372]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008892:	f043 0301 	orr.w	r3, r3, #1
 8008896:	6713      	str	r3, [r2, #112]	@ 0x70
 8008898:	e00b      	b.n	80088b2 <HAL_RCC_OscConfig+0x376>
 800889a:	4b5b      	ldr	r3, [pc, #364]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800889c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800889e:	4a5a      	ldr	r2, [pc, #360]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80088a0:	f023 0301 	bic.w	r3, r3, #1
 80088a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80088a6:	4b58      	ldr	r3, [pc, #352]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80088a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088aa:	4a57      	ldr	r2, [pc, #348]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80088ac:	f023 0304 	bic.w	r3, r3, #4
 80088b0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d015      	beq.n	80088e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088ba:	f7fa fc1b 	bl	80030f4 <HAL_GetTick>
 80088be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088c0:	e00a      	b.n	80088d8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088c2:	f7fa fc17 	bl	80030f4 <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d901      	bls.n	80088d8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80088d4:	2303      	movs	r3, #3
 80088d6:	e0ce      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088d8:	4b4b      	ldr	r3, [pc, #300]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80088da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088dc:	f003 0302 	and.w	r3, r3, #2
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d0ee      	beq.n	80088c2 <HAL_RCC_OscConfig+0x386>
 80088e4:	e014      	b.n	8008910 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088e6:	f7fa fc05 	bl	80030f4 <HAL_GetTick>
 80088ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80088ec:	e00a      	b.n	8008904 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088ee:	f7fa fc01 	bl	80030f4 <HAL_GetTick>
 80088f2:	4602      	mov	r2, r0
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	1ad3      	subs	r3, r2, r3
 80088f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d901      	bls.n	8008904 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e0b8      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008904:	4b40      	ldr	r3, [pc, #256]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008908:	f003 0302 	and.w	r3, r3, #2
 800890c:	2b00      	cmp	r3, #0
 800890e:	d1ee      	bne.n	80088ee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008910:	7dfb      	ldrb	r3, [r7, #23]
 8008912:	2b01      	cmp	r3, #1
 8008914:	d105      	bne.n	8008922 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008916:	4b3c      	ldr	r3, [pc, #240]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800891a:	4a3b      	ldr	r2, [pc, #236]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800891c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008920:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	2b00      	cmp	r3, #0
 8008928:	f000 80a4 	beq.w	8008a74 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800892c:	4b36      	ldr	r3, [pc, #216]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	f003 030c 	and.w	r3, r3, #12
 8008934:	2b08      	cmp	r3, #8
 8008936:	d06b      	beq.n	8008a10 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	699b      	ldr	r3, [r3, #24]
 800893c:	2b02      	cmp	r3, #2
 800893e:	d149      	bne.n	80089d4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008940:	4b31      	ldr	r3, [pc, #196]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a30      	ldr	r2, [pc, #192]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008946:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800894a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800894c:	f7fa fbd2 	bl	80030f4 <HAL_GetTick>
 8008950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008952:	e008      	b.n	8008966 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008954:	f7fa fbce 	bl	80030f4 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d901      	bls.n	8008966 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e087      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008966:	4b28      	ldr	r3, [pc, #160]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1f0      	bne.n	8008954 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	69da      	ldr	r2, [r3, #28]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	431a      	orrs	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008980:	019b      	lsls	r3, r3, #6
 8008982:	431a      	orrs	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008988:	085b      	lsrs	r3, r3, #1
 800898a:	3b01      	subs	r3, #1
 800898c:	041b      	lsls	r3, r3, #16
 800898e:	431a      	orrs	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008994:	061b      	lsls	r3, r3, #24
 8008996:	4313      	orrs	r3, r2
 8008998:	4a1b      	ldr	r2, [pc, #108]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 800899a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800899e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80089a0:	4b19      	ldr	r3, [pc, #100]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a18      	ldr	r2, [pc, #96]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089ac:	f7fa fba2 	bl	80030f4 <HAL_GetTick>
 80089b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089b2:	e008      	b.n	80089c6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089b4:	f7fa fb9e 	bl	80030f4 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d901      	bls.n	80089c6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80089c2:	2303      	movs	r3, #3
 80089c4:	e057      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089c6:	4b10      	ldr	r3, [pc, #64]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d0f0      	beq.n	80089b4 <HAL_RCC_OscConfig+0x478>
 80089d2:	e04f      	b.n	8008a74 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a0b      	ldr	r2, [pc, #44]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089e0:	f7fa fb88 	bl	80030f4 <HAL_GetTick>
 80089e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80089e6:	e008      	b.n	80089fa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089e8:	f7fa fb84 	bl	80030f4 <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d901      	bls.n	80089fa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80089f6:	2303      	movs	r3, #3
 80089f8:	e03d      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80089fa:	4b03      	ldr	r3, [pc, #12]	@ (8008a08 <HAL_RCC_OscConfig+0x4cc>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1f0      	bne.n	80089e8 <HAL_RCC_OscConfig+0x4ac>
 8008a06:	e035      	b.n	8008a74 <HAL_RCC_OscConfig+0x538>
 8008a08:	40023800 	.word	0x40023800
 8008a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008a10:	4b1b      	ldr	r3, [pc, #108]	@ (8008a80 <HAL_RCC_OscConfig+0x544>)
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	699b      	ldr	r3, [r3, #24]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d028      	beq.n	8008a70 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d121      	bne.n	8008a70 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d11a      	bne.n	8008a70 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008a40:	4013      	ands	r3, r2
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008a46:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d111      	bne.n	8008a70 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a56:	085b      	lsrs	r3, r3, #1
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d107      	bne.n	8008a70 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a6a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d001      	beq.n	8008a74 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e000      	b.n	8008a76 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3718      	adds	r7, #24
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	40023800 	.word	0x40023800

08008a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d101      	bne.n	8008a9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e0d0      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008a9c:	4b6a      	ldr	r3, [pc, #424]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 030f 	and.w	r3, r3, #15
 8008aa4:	683a      	ldr	r2, [r7, #0]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d910      	bls.n	8008acc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008aaa:	4b67      	ldr	r3, [pc, #412]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f023 020f 	bic.w	r2, r3, #15
 8008ab2:	4965      	ldr	r1, [pc, #404]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008aba:	4b63      	ldr	r3, [pc, #396]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f003 030f 	and.w	r3, r3, #15
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d001      	beq.n	8008acc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e0b8      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f003 0302 	and.w	r3, r3, #2
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d020      	beq.n	8008b1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f003 0304 	and.w	r3, r3, #4
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d005      	beq.n	8008af0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ae4:	4b59      	ldr	r3, [pc, #356]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	4a58      	ldr	r2, [pc, #352]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008aea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008aee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f003 0308 	and.w	r3, r3, #8
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d005      	beq.n	8008b08 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008afc:	4b53      	ldr	r3, [pc, #332]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	4a52      	ldr	r2, [pc, #328]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008b06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b08:	4b50      	ldr	r3, [pc, #320]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	494d      	ldr	r1, [pc, #308]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b16:	4313      	orrs	r3, r2
 8008b18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d040      	beq.n	8008ba8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d107      	bne.n	8008b3e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008b2e:	4b47      	ldr	r3, [pc, #284]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d115      	bne.n	8008b66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e07f      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d107      	bne.n	8008b56 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008b46:	4b41      	ldr	r3, [pc, #260]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d109      	bne.n	8008b66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	e073      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b56:	4b3d      	ldr	r3, [pc, #244]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0302 	and.w	r3, r3, #2
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d101      	bne.n	8008b66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e06b      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008b66:	4b39      	ldr	r3, [pc, #228]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	f023 0203 	bic.w	r2, r3, #3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	4936      	ldr	r1, [pc, #216]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b74:	4313      	orrs	r3, r2
 8008b76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b78:	f7fa fabc 	bl	80030f4 <HAL_GetTick>
 8008b7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b7e:	e00a      	b.n	8008b96 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b80:	f7fa fab8 	bl	80030f4 <HAL_GetTick>
 8008b84:	4602      	mov	r2, r0
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d901      	bls.n	8008b96 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008b92:	2303      	movs	r3, #3
 8008b94:	e053      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b96:	4b2d      	ldr	r3, [pc, #180]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 020c 	and.w	r2, r3, #12
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d1eb      	bne.n	8008b80 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008ba8:	4b27      	ldr	r3, [pc, #156]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 030f 	and.w	r3, r3, #15
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d210      	bcs.n	8008bd8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bb6:	4b24      	ldr	r3, [pc, #144]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f023 020f 	bic.w	r2, r3, #15
 8008bbe:	4922      	ldr	r1, [pc, #136]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bc6:	4b20      	ldr	r3, [pc, #128]	@ (8008c48 <HAL_RCC_ClockConfig+0x1c4>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 030f 	and.w	r3, r3, #15
 8008bce:	683a      	ldr	r2, [r7, #0]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d001      	beq.n	8008bd8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e032      	b.n	8008c3e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0304 	and.w	r3, r3, #4
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d008      	beq.n	8008bf6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008be4:	4b19      	ldr	r3, [pc, #100]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	4916      	ldr	r1, [pc, #88]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0308 	and.w	r3, r3, #8
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d009      	beq.n	8008c16 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008c02:	4b12      	ldr	r3, [pc, #72]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	00db      	lsls	r3, r3, #3
 8008c10:	490e      	ldr	r1, [pc, #56]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008c12:	4313      	orrs	r3, r2
 8008c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008c16:	f000 f821 	bl	8008c5c <HAL_RCC_GetSysClockFreq>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c4c <HAL_RCC_ClockConfig+0x1c8>)
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	091b      	lsrs	r3, r3, #4
 8008c22:	f003 030f 	and.w	r3, r3, #15
 8008c26:	490a      	ldr	r1, [pc, #40]	@ (8008c50 <HAL_RCC_ClockConfig+0x1cc>)
 8008c28:	5ccb      	ldrb	r3, [r1, r3]
 8008c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c2e:	4a09      	ldr	r2, [pc, #36]	@ (8008c54 <HAL_RCC_ClockConfig+0x1d0>)
 8008c30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008c32:	4b09      	ldr	r3, [pc, #36]	@ (8008c58 <HAL_RCC_ClockConfig+0x1d4>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fa f8f8 	bl	8002e2c <HAL_InitTick>

  return HAL_OK;
 8008c3c:	2300      	movs	r3, #0
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3710      	adds	r7, #16
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	40023c00 	.word	0x40023c00
 8008c4c:	40023800 	.word	0x40023800
 8008c50:	08015268 	.word	0x08015268
 8008c54:	20012000 	.word	0x20012000
 8008c58:	20012004 	.word	0x20012004

08008c5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c60:	b090      	sub	sp, #64	@ 0x40
 8008c62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c68:	2300      	movs	r3, #0
 8008c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8008c70:	2300      	movs	r3, #0
 8008c72:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008c74:	4b59      	ldr	r3, [pc, #356]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f003 030c 	and.w	r3, r3, #12
 8008c7c:	2b08      	cmp	r3, #8
 8008c7e:	d00d      	beq.n	8008c9c <HAL_RCC_GetSysClockFreq+0x40>
 8008c80:	2b08      	cmp	r3, #8
 8008c82:	f200 80a1 	bhi.w	8008dc8 <HAL_RCC_GetSysClockFreq+0x16c>
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <HAL_RCC_GetSysClockFreq+0x34>
 8008c8a:	2b04      	cmp	r3, #4
 8008c8c:	d003      	beq.n	8008c96 <HAL_RCC_GetSysClockFreq+0x3a>
 8008c8e:	e09b      	b.n	8008dc8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c90:	4b53      	ldr	r3, [pc, #332]	@ (8008de0 <HAL_RCC_GetSysClockFreq+0x184>)
 8008c92:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008c94:	e09b      	b.n	8008dce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008c96:	4b53      	ldr	r3, [pc, #332]	@ (8008de4 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008c9a:	e098      	b.n	8008dce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008c9c:	4b4f      	ldr	r3, [pc, #316]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ca4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008ca6:	4b4d      	ldr	r3, [pc, #308]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d028      	beq.n	8008d04 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	099b      	lsrs	r3, r3, #6
 8008cb8:	2200      	movs	r2, #0
 8008cba:	623b      	str	r3, [r7, #32]
 8008cbc:	627a      	str	r2, [r7, #36]	@ 0x24
 8008cbe:	6a3b      	ldr	r3, [r7, #32]
 8008cc0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	4b47      	ldr	r3, [pc, #284]	@ (8008de4 <HAL_RCC_GetSysClockFreq+0x188>)
 8008cc8:	fb03 f201 	mul.w	r2, r3, r1
 8008ccc:	2300      	movs	r3, #0
 8008cce:	fb00 f303 	mul.w	r3, r0, r3
 8008cd2:	4413      	add	r3, r2
 8008cd4:	4a43      	ldr	r2, [pc, #268]	@ (8008de4 <HAL_RCC_GetSysClockFreq+0x188>)
 8008cd6:	fba0 1202 	umull	r1, r2, r0, r2
 8008cda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cdc:	460a      	mov	r2, r1
 8008cde:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008ce0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ce2:	4413      	add	r3, r2
 8008ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ce8:	2200      	movs	r2, #0
 8008cea:	61bb      	str	r3, [r7, #24]
 8008cec:	61fa      	str	r2, [r7, #28]
 8008cee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008cf2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008cf6:	f7f7 fa8b 	bl	8000210 <__aeabi_uldivmod>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4613      	mov	r3, r2
 8008d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d02:	e053      	b.n	8008dac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008d04:	4b35      	ldr	r3, [pc, #212]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	099b      	lsrs	r3, r3, #6
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	613b      	str	r3, [r7, #16]
 8008d0e:	617a      	str	r2, [r7, #20]
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008d16:	f04f 0b00 	mov.w	fp, #0
 8008d1a:	4652      	mov	r2, sl
 8008d1c:	465b      	mov	r3, fp
 8008d1e:	f04f 0000 	mov.w	r0, #0
 8008d22:	f04f 0100 	mov.w	r1, #0
 8008d26:	0159      	lsls	r1, r3, #5
 8008d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d2c:	0150      	lsls	r0, r2, #5
 8008d2e:	4602      	mov	r2, r0
 8008d30:	460b      	mov	r3, r1
 8008d32:	ebb2 080a 	subs.w	r8, r2, sl
 8008d36:	eb63 090b 	sbc.w	r9, r3, fp
 8008d3a:	f04f 0200 	mov.w	r2, #0
 8008d3e:	f04f 0300 	mov.w	r3, #0
 8008d42:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008d46:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008d4a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008d4e:	ebb2 0408 	subs.w	r4, r2, r8
 8008d52:	eb63 0509 	sbc.w	r5, r3, r9
 8008d56:	f04f 0200 	mov.w	r2, #0
 8008d5a:	f04f 0300 	mov.w	r3, #0
 8008d5e:	00eb      	lsls	r3, r5, #3
 8008d60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d64:	00e2      	lsls	r2, r4, #3
 8008d66:	4614      	mov	r4, r2
 8008d68:	461d      	mov	r5, r3
 8008d6a:	eb14 030a 	adds.w	r3, r4, sl
 8008d6e:	603b      	str	r3, [r7, #0]
 8008d70:	eb45 030b 	adc.w	r3, r5, fp
 8008d74:	607b      	str	r3, [r7, #4]
 8008d76:	f04f 0200 	mov.w	r2, #0
 8008d7a:	f04f 0300 	mov.w	r3, #0
 8008d7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d82:	4629      	mov	r1, r5
 8008d84:	028b      	lsls	r3, r1, #10
 8008d86:	4621      	mov	r1, r4
 8008d88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	028a      	lsls	r2, r1, #10
 8008d90:	4610      	mov	r0, r2
 8008d92:	4619      	mov	r1, r3
 8008d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d96:	2200      	movs	r2, #0
 8008d98:	60bb      	str	r3, [r7, #8]
 8008d9a:	60fa      	str	r2, [r7, #12]
 8008d9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008da0:	f7f7 fa36 	bl	8000210 <__aeabi_uldivmod>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	4613      	mov	r3, r2
 8008daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008dac:	4b0b      	ldr	r3, [pc, #44]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0x180>)
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	0c1b      	lsrs	r3, r3, #16
 8008db2:	f003 0303 	and.w	r3, r3, #3
 8008db6:	3301      	adds	r3, #1
 8008db8:	005b      	lsls	r3, r3, #1
 8008dba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008dbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008dc6:	e002      	b.n	8008dce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008dc8:	4b05      	ldr	r3, [pc, #20]	@ (8008de0 <HAL_RCC_GetSysClockFreq+0x184>)
 8008dca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008dcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3740      	adds	r7, #64	@ 0x40
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dda:	bf00      	nop
 8008ddc:	40023800 	.word	0x40023800
 8008de0:	00f42400 	.word	0x00f42400
 8008de4:	017d7840 	.word	0x017d7840

08008de8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008de8:	b480      	push	{r7}
 8008dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008dec:	4b03      	ldr	r3, [pc, #12]	@ (8008dfc <HAL_RCC_GetHCLKFreq+0x14>)
 8008dee:	681b      	ldr	r3, [r3, #0]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	20012000 	.word	0x20012000

08008e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008e04:	f7ff fff0 	bl	8008de8 <HAL_RCC_GetHCLKFreq>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	4b05      	ldr	r3, [pc, #20]	@ (8008e20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	0a9b      	lsrs	r3, r3, #10
 8008e10:	f003 0307 	and.w	r3, r3, #7
 8008e14:	4903      	ldr	r1, [pc, #12]	@ (8008e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e16:	5ccb      	ldrb	r3, [r1, r3]
 8008e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	40023800 	.word	0x40023800
 8008e24:	08015278 	.word	0x08015278

08008e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008e2c:	f7ff ffdc 	bl	8008de8 <HAL_RCC_GetHCLKFreq>
 8008e30:	4602      	mov	r2, r0
 8008e32:	4b05      	ldr	r3, [pc, #20]	@ (8008e48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	0b5b      	lsrs	r3, r3, #13
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	4903      	ldr	r1, [pc, #12]	@ (8008e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e3e:	5ccb      	ldrb	r3, [r1, r3]
 8008e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	40023800 	.word	0x40023800
 8008e4c:	08015278 	.word	0x08015278

08008e50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	220f      	movs	r2, #15
 8008e5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008e60:	4b12      	ldr	r3, [pc, #72]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	f003 0203 	and.w	r2, r3, #3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008e78:	4b0c      	ldr	r3, [pc, #48]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008e84:	4b09      	ldr	r3, [pc, #36]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	08db      	lsrs	r3, r3, #3
 8008e8a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008e92:	4b07      	ldr	r3, [pc, #28]	@ (8008eb0 <HAL_RCC_GetClockConfig+0x60>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 020f 	and.w	r2, r3, #15
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	601a      	str	r2, [r3, #0]
}
 8008e9e:	bf00      	nop
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	40023800 	.word	0x40023800
 8008eb0:	40023c00 	.word	0x40023c00

08008eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b088      	sub	sp, #32
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 0301 	and.w	r3, r3, #1
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d012      	beq.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008edc:	4b69      	ldr	r3, [pc, #420]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	4a68      	ldr	r2, [pc, #416]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ee2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008ee6:	6093      	str	r3, [r2, #8]
 8008ee8:	4b66      	ldr	r3, [pc, #408]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eea:	689a      	ldr	r2, [r3, #8]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ef0:	4964      	ldr	r1, [pc, #400]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d101      	bne.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008efe:	2301      	movs	r3, #1
 8008f00:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d017      	beq.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f14:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f1c:	4959      	ldr	r1, [pc, #356]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f2c:	d101      	bne.n	8008f32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d101      	bne.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d017      	beq.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008f4a:	4b4e      	ldr	r3, [pc, #312]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f58:	494a      	ldr	r1, [pc, #296]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f68:	d101      	bne.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008f76:	2301      	movs	r3, #1
 8008f78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d001      	beq.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008f86:	2301      	movs	r3, #1
 8008f88:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f003 0320 	and.w	r3, r3, #32
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	f000 808b 	beq.w	80090ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008f98:	4b3a      	ldr	r3, [pc, #232]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f9c:	4a39      	ldr	r2, [pc, #228]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8008fa4:	4b37      	ldr	r3, [pc, #220]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fac:	60bb      	str	r3, [r7, #8]
 8008fae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008fb0:	4b35      	ldr	r3, [pc, #212]	@ (8009088 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a34      	ldr	r2, [pc, #208]	@ (8009088 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fbc:	f7fa f89a 	bl	80030f4 <HAL_GetTick>
 8008fc0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008fc2:	e008      	b.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fc4:	f7fa f896 	bl	80030f4 <HAL_GetTick>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	2b64      	cmp	r3, #100	@ 0x64
 8008fd0:	d901      	bls.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e357      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8009088 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d0f0      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008fe2:	4b28      	ldr	r3, [pc, #160]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d035      	beq.n	800905e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ffa:	693a      	ldr	r2, [r7, #16]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d02e      	beq.n	800905e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009000:	4b20      	ldr	r3, [pc, #128]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009008:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800900a:	4b1e      	ldr	r3, [pc, #120]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800900c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800900e:	4a1d      	ldr	r2, [pc, #116]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009014:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009016:	4b1b      	ldr	r3, [pc, #108]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800901a:	4a1a      	ldr	r2, [pc, #104]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800901c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009020:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009022:	4a18      	ldr	r2, [pc, #96]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009028:	4b16      	ldr	r3, [pc, #88]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800902a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800902c:	f003 0301 	and.w	r3, r3, #1
 8009030:	2b01      	cmp	r3, #1
 8009032:	d114      	bne.n	800905e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009034:	f7fa f85e 	bl	80030f4 <HAL_GetTick>
 8009038:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800903a:	e00a      	b.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800903c:	f7fa f85a 	bl	80030f4 <HAL_GetTick>
 8009040:	4602      	mov	r2, r0
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	1ad3      	subs	r3, r2, r3
 8009046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800904a:	4293      	cmp	r3, r2
 800904c:	d901      	bls.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800904e:	2303      	movs	r3, #3
 8009050:	e319      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009052:	4b0c      	ldr	r3, [pc, #48]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009056:	f003 0302 	and.w	r3, r3, #2
 800905a:	2b00      	cmp	r3, #0
 800905c:	d0ee      	beq.n	800903c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800906a:	d111      	bne.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800906c:	4b05      	ldr	r3, [pc, #20]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009078:	4b04      	ldr	r3, [pc, #16]	@ (800908c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800907a:	400b      	ands	r3, r1
 800907c:	4901      	ldr	r1, [pc, #4]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800907e:	4313      	orrs	r3, r2
 8009080:	608b      	str	r3, [r1, #8]
 8009082:	e00b      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009084:	40023800 	.word	0x40023800
 8009088:	40007000 	.word	0x40007000
 800908c:	0ffffcff 	.word	0x0ffffcff
 8009090:	4baa      	ldr	r3, [pc, #680]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	4aa9      	ldr	r2, [pc, #676]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009096:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800909a:	6093      	str	r3, [r2, #8]
 800909c:	4ba7      	ldr	r3, [pc, #668]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800909e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090a8:	49a4      	ldr	r1, [pc, #656]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f003 0310 	and.w	r3, r3, #16
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d010      	beq.n	80090dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80090ba:	4ba0      	ldr	r3, [pc, #640]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090c0:	4a9e      	ldr	r2, [pc, #632]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80090ca:	4b9c      	ldr	r3, [pc, #624]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d4:	4999      	ldr	r1, [pc, #612]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090d6:	4313      	orrs	r3, r2
 80090d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d00a      	beq.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80090e8:	4b94      	ldr	r3, [pc, #592]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090f6:	4991      	ldr	r1, [pc, #580]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090f8:	4313      	orrs	r3, r2
 80090fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00a      	beq.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800910a:	4b8c      	ldr	r3, [pc, #560]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800910c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009110:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009118:	4988      	ldr	r1, [pc, #544]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800911a:	4313      	orrs	r3, r2
 800911c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009128:	2b00      	cmp	r3, #0
 800912a:	d00a      	beq.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800912c:	4b83      	ldr	r3, [pc, #524]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800912e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009132:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800913a:	4980      	ldr	r1, [pc, #512]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800913c:	4313      	orrs	r3, r2
 800913e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00a      	beq.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800914e:	4b7b      	ldr	r3, [pc, #492]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009154:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800915c:	4977      	ldr	r1, [pc, #476]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800915e:	4313      	orrs	r3, r2
 8009160:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800916c:	2b00      	cmp	r3, #0
 800916e:	d00a      	beq.n	8009186 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009170:	4b72      	ldr	r3, [pc, #456]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009176:	f023 0203 	bic.w	r2, r3, #3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800917e:	496f      	ldr	r1, [pc, #444]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009180:	4313      	orrs	r3, r2
 8009182:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800918e:	2b00      	cmp	r3, #0
 8009190:	d00a      	beq.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009192:	4b6a      	ldr	r3, [pc, #424]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009198:	f023 020c 	bic.w	r2, r3, #12
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091a0:	4966      	ldr	r1, [pc, #408]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091a2:	4313      	orrs	r3, r2
 80091a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00a      	beq.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80091b4:	4b61      	ldr	r3, [pc, #388]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ba:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091c2:	495e      	ldr	r1, [pc, #376]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091c4:	4313      	orrs	r3, r2
 80091c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80091d6:	4b59      	ldr	r3, [pc, #356]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091dc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091e4:	4955      	ldr	r1, [pc, #340]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091e6:	4313      	orrs	r3, r2
 80091e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d00a      	beq.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80091f8:	4b50      	ldr	r3, [pc, #320]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009206:	494d      	ldr	r1, [pc, #308]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009208:	4313      	orrs	r3, r2
 800920a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00a      	beq.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800921a:	4b48      	ldr	r3, [pc, #288]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800921c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009220:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009228:	4944      	ldr	r1, [pc, #272]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800922a:	4313      	orrs	r3, r2
 800922c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00a      	beq.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800923c:	4b3f      	ldr	r3, [pc, #252]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800923e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009242:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800924a:	493c      	ldr	r1, [pc, #240]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800924c:	4313      	orrs	r3, r2
 800924e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00a      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800925e:	4b37      	ldr	r3, [pc, #220]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009264:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800926c:	4933      	ldr	r1, [pc, #204]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800926e:	4313      	orrs	r3, r2
 8009270:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d00a      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009280:	4b2e      	ldr	r3, [pc, #184]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009286:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800928e:	492b      	ldr	r1, [pc, #172]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009290:	4313      	orrs	r3, r2
 8009292:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d011      	beq.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80092a2:	4b26      	ldr	r3, [pc, #152]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80092a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80092b0:	4922      	ldr	r1, [pc, #136]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80092b2:	4313      	orrs	r3, r2
 80092b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80092bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092c0:	d101      	bne.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80092c2:	2301      	movs	r3, #1
 80092c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 0308 	and.w	r3, r3, #8
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d001      	beq.n	80092d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80092d2:	2301      	movs	r3, #1
 80092d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00a      	beq.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092e2:	4b16      	ldr	r3, [pc, #88]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80092e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092e8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092f0:	4912      	ldr	r1, [pc, #72]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80092f2:	4313      	orrs	r3, r2
 80092f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009304:	4b0d      	ldr	r3, [pc, #52]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800930a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009314:	4909      	ldr	r1, [pc, #36]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009316:	4313      	orrs	r3, r2
 8009318:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	2b01      	cmp	r3, #1
 8009320:	d006      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800932a:	2b00      	cmp	r3, #0
 800932c:	f000 80d9 	beq.w	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009330:	4b02      	ldr	r3, [pc, #8]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a01      	ldr	r2, [pc, #4]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009336:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800933a:	e001      	b.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800933c:	40023800 	.word	0x40023800
 8009340:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009342:	f7f9 fed7 	bl	80030f4 <HAL_GetTick>
 8009346:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009348:	e008      	b.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800934a:	f7f9 fed3 	bl	80030f4 <HAL_GetTick>
 800934e:	4602      	mov	r2, r0
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	1ad3      	subs	r3, r2, r3
 8009354:	2b64      	cmp	r3, #100	@ 0x64
 8009356:	d901      	bls.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009358:	2303      	movs	r3, #3
 800935a:	e194      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800935c:	4b6c      	ldr	r3, [pc, #432]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1f0      	bne.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d021      	beq.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009378:	2b00      	cmp	r3, #0
 800937a:	d11d      	bne.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800937c:	4b64      	ldr	r3, [pc, #400]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800937e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009382:	0c1b      	lsrs	r3, r3, #16
 8009384:	f003 0303 	and.w	r3, r3, #3
 8009388:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800938a:	4b61      	ldr	r3, [pc, #388]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800938c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009390:	0e1b      	lsrs	r3, r3, #24
 8009392:	f003 030f 	and.w	r3, r3, #15
 8009396:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	019a      	lsls	r2, r3, #6
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	041b      	lsls	r3, r3, #16
 80093a2:	431a      	orrs	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	061b      	lsls	r3, r3, #24
 80093a8:	431a      	orrs	r2, r3
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	071b      	lsls	r3, r3, #28
 80093b0:	4957      	ldr	r1, [pc, #348]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093b2:	4313      	orrs	r3, r2
 80093b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d004      	beq.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093cc:	d00a      	beq.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d02e      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80093e2:	d129      	bne.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80093e4:	4b4a      	ldr	r3, [pc, #296]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093ea:	0c1b      	lsrs	r3, r3, #16
 80093ec:	f003 0303 	and.w	r3, r3, #3
 80093f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80093f2:	4b47      	ldr	r3, [pc, #284]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093f8:	0f1b      	lsrs	r3, r3, #28
 80093fa:	f003 0307 	and.w	r3, r3, #7
 80093fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	019a      	lsls	r2, r3, #6
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	041b      	lsls	r3, r3, #16
 800940a:	431a      	orrs	r2, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	061b      	lsls	r3, r3, #24
 8009412:	431a      	orrs	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	071b      	lsls	r3, r3, #28
 8009418:	493d      	ldr	r1, [pc, #244]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800941a:	4313      	orrs	r3, r2
 800941c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009420:	4b3b      	ldr	r3, [pc, #236]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009422:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009426:	f023 021f 	bic.w	r2, r3, #31
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800942e:	3b01      	subs	r3, #1
 8009430:	4937      	ldr	r1, [pc, #220]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009432:	4313      	orrs	r3, r2
 8009434:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009440:	2b00      	cmp	r3, #0
 8009442:	d01d      	beq.n	8009480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009444:	4b32      	ldr	r3, [pc, #200]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009446:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800944a:	0e1b      	lsrs	r3, r3, #24
 800944c:	f003 030f 	and.w	r3, r3, #15
 8009450:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009452:	4b2f      	ldr	r3, [pc, #188]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009458:	0f1b      	lsrs	r3, r3, #28
 800945a:	f003 0307 	and.w	r3, r3, #7
 800945e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	019a      	lsls	r2, r3, #6
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	041b      	lsls	r3, r3, #16
 800946c:	431a      	orrs	r2, r3
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	061b      	lsls	r3, r3, #24
 8009472:	431a      	orrs	r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	071b      	lsls	r3, r3, #28
 8009478:	4925      	ldr	r1, [pc, #148]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800947a:	4313      	orrs	r3, r2
 800947c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009488:	2b00      	cmp	r3, #0
 800948a:	d011      	beq.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	019a      	lsls	r2, r3, #6
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	041b      	lsls	r3, r3, #16
 8009498:	431a      	orrs	r2, r3
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	061b      	lsls	r3, r3, #24
 80094a0:	431a      	orrs	r2, r3
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	071b      	lsls	r3, r3, #28
 80094a8:	4919      	ldr	r1, [pc, #100]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094aa:	4313      	orrs	r3, r2
 80094ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80094b0:	4b17      	ldr	r3, [pc, #92]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a16      	ldr	r2, [pc, #88]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80094ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094bc:	f7f9 fe1a 	bl	80030f4 <HAL_GetTick>
 80094c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80094c2:	e008      	b.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80094c4:	f7f9 fe16 	bl	80030f4 <HAL_GetTick>
 80094c8:	4602      	mov	r2, r0
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	1ad3      	subs	r3, r2, r3
 80094ce:	2b64      	cmp	r3, #100	@ 0x64
 80094d0:	d901      	bls.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80094d2:	2303      	movs	r3, #3
 80094d4:	e0d7      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80094d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d0f0      	beq.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	f040 80cd 	bne.w	8009684 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80094ea:	4b09      	ldr	r3, [pc, #36]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a08      	ldr	r2, [pc, #32]	@ (8009510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80094f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094f6:	f7f9 fdfd 	bl	80030f4 <HAL_GetTick>
 80094fa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80094fc:	e00a      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80094fe:	f7f9 fdf9 	bl	80030f4 <HAL_GetTick>
 8009502:	4602      	mov	r2, r0
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	1ad3      	subs	r3, r2, r3
 8009508:	2b64      	cmp	r3, #100	@ 0x64
 800950a:	d903      	bls.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800950c:	2303      	movs	r3, #3
 800950e:	e0ba      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009510:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009514:	4b5e      	ldr	r3, [pc, #376]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800951c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009520:	d0ed      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800952a:	2b00      	cmp	r3, #0
 800952c:	d003      	beq.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009532:	2b00      	cmp	r3, #0
 8009534:	d009      	beq.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800953e:	2b00      	cmp	r3, #0
 8009540:	d02e      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009546:	2b00      	cmp	r3, #0
 8009548:	d12a      	bne.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800954a:	4b51      	ldr	r3, [pc, #324]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800954c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009550:	0c1b      	lsrs	r3, r3, #16
 8009552:	f003 0303 	and.w	r3, r3, #3
 8009556:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009558:	4b4d      	ldr	r3, [pc, #308]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800955a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800955e:	0f1b      	lsrs	r3, r3, #28
 8009560:	f003 0307 	and.w	r3, r3, #7
 8009564:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	695b      	ldr	r3, [r3, #20]
 800956a:	019a      	lsls	r2, r3, #6
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	041b      	lsls	r3, r3, #16
 8009570:	431a      	orrs	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	699b      	ldr	r3, [r3, #24]
 8009576:	061b      	lsls	r3, r3, #24
 8009578:	431a      	orrs	r2, r3
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	071b      	lsls	r3, r3, #28
 800957e:	4944      	ldr	r1, [pc, #272]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009580:	4313      	orrs	r3, r2
 8009582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009586:	4b42      	ldr	r3, [pc, #264]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800958c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009594:	3b01      	subs	r3, #1
 8009596:	021b      	lsls	r3, r3, #8
 8009598:	493d      	ldr	r1, [pc, #244]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800959a:	4313      	orrs	r3, r2
 800959c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d022      	beq.n	80095f2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095b4:	d11d      	bne.n	80095f2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80095b6:	4b36      	ldr	r3, [pc, #216]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80095b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095bc:	0e1b      	lsrs	r3, r3, #24
 80095be:	f003 030f 	and.w	r3, r3, #15
 80095c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80095c4:	4b32      	ldr	r3, [pc, #200]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80095c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ca:	0f1b      	lsrs	r3, r3, #28
 80095cc:	f003 0307 	and.w	r3, r3, #7
 80095d0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	019a      	lsls	r2, r3, #6
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	041b      	lsls	r3, r3, #16
 80095de:	431a      	orrs	r2, r3
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	061b      	lsls	r3, r3, #24
 80095e4:	431a      	orrs	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	071b      	lsls	r3, r3, #28
 80095ea:	4929      	ldr	r1, [pc, #164]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80095ec:	4313      	orrs	r3, r2
 80095ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f003 0308 	and.w	r3, r3, #8
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d028      	beq.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80095fe:	4b24      	ldr	r3, [pc, #144]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009604:	0e1b      	lsrs	r3, r3, #24
 8009606:	f003 030f 	and.w	r3, r3, #15
 800960a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800960c:	4b20      	ldr	r3, [pc, #128]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800960e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009612:	0c1b      	lsrs	r3, r3, #16
 8009614:	f003 0303 	and.w	r3, r3, #3
 8009618:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	695b      	ldr	r3, [r3, #20]
 800961e:	019a      	lsls	r2, r3, #6
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	041b      	lsls	r3, r3, #16
 8009624:	431a      	orrs	r2, r3
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	061b      	lsls	r3, r3, #24
 800962a:	431a      	orrs	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	69db      	ldr	r3, [r3, #28]
 8009630:	071b      	lsls	r3, r3, #28
 8009632:	4917      	ldr	r1, [pc, #92]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009634:	4313      	orrs	r3, r2
 8009636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800963a:	4b15      	ldr	r3, [pc, #84]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800963c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009640:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009648:	4911      	ldr	r1, [pc, #68]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800964a:	4313      	orrs	r3, r2
 800964c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009650:	4b0f      	ldr	r3, [pc, #60]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a0e      	ldr	r2, [pc, #56]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800965a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800965c:	f7f9 fd4a 	bl	80030f4 <HAL_GetTick>
 8009660:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009662:	e008      	b.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009664:	f7f9 fd46 	bl	80030f4 <HAL_GetTick>
 8009668:	4602      	mov	r2, r0
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	2b64      	cmp	r3, #100	@ 0x64
 8009670:	d901      	bls.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009672:	2303      	movs	r3, #3
 8009674:	e007      	b.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009676:	4b06      	ldr	r3, [pc, #24]	@ (8009690 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800967e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009682:	d1ef      	bne.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	3720      	adds	r7, #32
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
 800968e:	bf00      	nop
 8009690:	40023800 	.word	0x40023800

08009694 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009694:	b480      	push	{r7}
 8009696:	b087      	sub	sp, #28
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800969c:	2300      	movs	r3, #0
 800969e:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80096a0:	2300      	movs	r3, #0
 80096a2:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80096a4:	2300      	movs	r3, #0
 80096a6:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80096b2:	f040 808d 	bne.w	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 80096b6:	4b93      	ldr	r3, [pc, #588]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80096b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096bc:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80096c4:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096cc:	d07c      	beq.n	80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096d4:	d87b      	bhi.n	80097ce <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d004      	beq.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096e2:	d039      	beq.n	8009758 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 80096e4:	e073      	b.n	80097ce <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80096e6:	4b87      	ldr	r3, [pc, #540]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d108      	bne.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80096f2:	4b84      	ldr	r3, [pc, #528]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80096fa:	4a83      	ldr	r2, [pc, #524]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80096fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009700:	613b      	str	r3, [r7, #16]
 8009702:	e007      	b.n	8009714 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009704:	4b7f      	ldr	r3, [pc, #508]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800970c:	4a7f      	ldr	r2, [pc, #508]	@ (800990c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800970e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009712:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8009714:	4b7b      	ldr	r3, [pc, #492]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800971a:	0e1b      	lsrs	r3, r3, #24
 800971c:	f003 030f 	and.w	r3, r3, #15
 8009720:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8009722:	4b78      	ldr	r3, [pc, #480]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009728:	099b      	lsrs	r3, r3, #6
 800972a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800972e:	693a      	ldr	r2, [r7, #16]
 8009730:	fb03 f202 	mul.w	r2, r3, r2
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	fbb2 f3f3 	udiv	r3, r2, r3
 800973a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800973c:	4b71      	ldr	r3, [pc, #452]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800973e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009742:	0a1b      	lsrs	r3, r3, #8
 8009744:	f003 031f 	and.w	r3, r3, #31
 8009748:	3301      	adds	r3, #1
 800974a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800974c:	697a      	ldr	r2, [r7, #20]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	fbb2 f3f3 	udiv	r3, r2, r3
 8009754:	617b      	str	r3, [r7, #20]
        break;
 8009756:	e03b      	b.n	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8009758:	4b6a      	ldr	r3, [pc, #424]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009760:	2b00      	cmp	r3, #0
 8009762:	d108      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009764:	4b67      	ldr	r3, [pc, #412]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800976c:	4a66      	ldr	r2, [pc, #408]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800976e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009772:	613b      	str	r3, [r7, #16]
 8009774:	e007      	b.n	8009786 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009776:	4b63      	ldr	r3, [pc, #396]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800977e:	4a63      	ldr	r2, [pc, #396]	@ (800990c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009780:	fbb2 f3f3 	udiv	r3, r2, r3
 8009784:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8009786:	4b5f      	ldr	r3, [pc, #380]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800978c:	0e1b      	lsrs	r3, r3, #24
 800978e:	f003 030f 	and.w	r3, r3, #15
 8009792:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8009794:	4b5b      	ldr	r3, [pc, #364]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009796:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800979a:	099b      	lsrs	r3, r3, #6
 800979c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a0:	693a      	ldr	r2, [r7, #16]
 80097a2:	fb03 f202 	mul.w	r2, r3, r2
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ac:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80097ae:	4b55      	ldr	r3, [pc, #340]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80097b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097b4:	f003 031f 	and.w	r3, r3, #31
 80097b8:	3301      	adds	r3, #1
 80097ba:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c4:	617b      	str	r3, [r7, #20]
        break;
 80097c6:	e003      	b.n	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 80097c8:	4b51      	ldr	r3, [pc, #324]	@ (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80097ca:	617b      	str	r3, [r7, #20]
        break;
 80097cc:	e000      	b.n	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 80097ce:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097d6:	f040 808d 	bne.w	80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 80097da:	4b4a      	ldr	r3, [pc, #296]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80097dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097e0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80097e8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097f0:	d07c      	beq.n	80098ec <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097f8:	d87b      	bhi.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d004      	beq.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009806:	d039      	beq.n	800987c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8009808:	e073      	b.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800980a:	4b3e      	ldr	r3, [pc, #248]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009812:	2b00      	cmp	r3, #0
 8009814:	d108      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009816:	4b3b      	ldr	r3, [pc, #236]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800981e:	4a3a      	ldr	r2, [pc, #232]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8009820:	fbb2 f3f3 	udiv	r3, r2, r3
 8009824:	613b      	str	r3, [r7, #16]
 8009826:	e007      	b.n	8009838 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009828:	4b36      	ldr	r3, [pc, #216]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009830:	4a36      	ldr	r2, [pc, #216]	@ (800990c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009832:	fbb2 f3f3 	udiv	r3, r2, r3
 8009836:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8009838:	4b32      	ldr	r3, [pc, #200]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800983a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800983e:	0e1b      	lsrs	r3, r3, #24
 8009840:	f003 030f 	and.w	r3, r3, #15
 8009844:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8009846:	4b2f      	ldr	r3, [pc, #188]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800984c:	099b      	lsrs	r3, r3, #6
 800984e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	fb03 f202 	mul.w	r2, r3, r2
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	fbb2 f3f3 	udiv	r3, r2, r3
 800985e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8009860:	4b28      	ldr	r3, [pc, #160]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009862:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009866:	0a1b      	lsrs	r3, r3, #8
 8009868:	f003 031f 	and.w	r3, r3, #31
 800986c:	3301      	adds	r3, #1
 800986e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	fbb2 f3f3 	udiv	r3, r2, r3
 8009878:	617b      	str	r3, [r7, #20]
        break;
 800987a:	e03b      	b.n	80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800987c:	4b21      	ldr	r3, [pc, #132]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009884:	2b00      	cmp	r3, #0
 8009886:	d108      	bne.n	800989a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009888:	4b1e      	ldr	r3, [pc, #120]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009890:	4a1d      	ldr	r2, [pc, #116]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8009892:	fbb2 f3f3 	udiv	r3, r2, r3
 8009896:	613b      	str	r3, [r7, #16]
 8009898:	e007      	b.n	80098aa <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800989a:	4b1a      	ldr	r3, [pc, #104]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80098a2:	4a1a      	ldr	r2, [pc, #104]	@ (800990c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80098a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098a8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80098aa:	4b16      	ldr	r3, [pc, #88]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80098ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098b0:	0e1b      	lsrs	r3, r3, #24
 80098b2:	f003 030f 	and.w	r3, r3, #15
 80098b6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80098b8:	4b12      	ldr	r3, [pc, #72]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80098ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098be:	099b      	lsrs	r3, r3, #6
 80098c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098c4:	693a      	ldr	r2, [r7, #16]
 80098c6:	fb03 f202 	mul.w	r2, r3, r2
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80098d0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80098d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80098d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d8:	f003 031f 	and.w	r3, r3, #31
 80098dc:	3301      	adds	r3, #1
 80098de:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80098e0:	697a      	ldr	r2, [r7, #20]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098e8:	617b      	str	r3, [r7, #20]
        break;
 80098ea:	e003      	b.n	80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 80098ec:	4b08      	ldr	r3, [pc, #32]	@ (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80098ee:	617b      	str	r3, [r7, #20]
        break;
 80098f0:	e000      	b.n	80098f4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 80098f2:	bf00      	nop
      }
    }
  }

  return frequency;
 80098f4:	697b      	ldr	r3, [r7, #20]
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	371c      	adds	r7, #28
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	40023800 	.word	0x40023800
 8009908:	00f42400 	.word	0x00f42400
 800990c:	017d7840 	.word	0x017d7840
 8009910:	00bb8000 	.word	0x00bb8000

08009914 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d101      	bne.n	8009926 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	e071      	b.n	8009a0a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	7f5b      	ldrb	r3, [r3, #29]
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d105      	bne.n	800993c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f7f8 fd84 	bl	8002444 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2202      	movs	r2, #2
 8009940:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68db      	ldr	r3, [r3, #12]
 8009948:	f003 0310 	and.w	r3, r3, #16
 800994c:	2b10      	cmp	r3, #16
 800994e:	d053      	beq.n	80099f8 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	22ca      	movs	r2, #202	@ 0xca
 8009956:	625a      	str	r2, [r3, #36]	@ 0x24
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2253      	movs	r2, #83	@ 0x53
 800995e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 fac7 	bl	8009ef4 <RTC_EnterInitMode>
 8009966:	4603      	mov	r3, r0
 8009968:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800996a:	7bfb      	ldrb	r3, [r7, #15]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d12a      	bne.n	80099c6 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	6899      	ldr	r1, [r3, #8]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	4b26      	ldr	r3, [pc, #152]	@ (8009a14 <HAL_RTC_Init+0x100>)
 800997c:	400b      	ands	r3, r1
 800997e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	6899      	ldr	r1, [r3, #8]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	431a      	orrs	r2, r3
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	695b      	ldr	r3, [r3, #20]
 8009994:	431a      	orrs	r2, r3
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	430a      	orrs	r2, r1
 800999c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	68d2      	ldr	r2, [r2, #12]
 80099a6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	6919      	ldr	r1, [r3, #16]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	041a      	lsls	r2, r3, #16
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	430a      	orrs	r2, r1
 80099ba:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fad0 	bl	8009f62 <RTC_ExitInitMode>
 80099c2:	4603      	mov	r3, r0
 80099c4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80099c6:	7bfb      	ldrb	r3, [r7, #15]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d110      	bne.n	80099ee <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f022 0208 	bic.w	r2, r2, #8
 80099da:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	699a      	ldr	r2, [r3, #24]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	430a      	orrs	r2, r1
 80099ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	22ff      	movs	r2, #255	@ 0xff
 80099f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80099f6:	e001      	b.n	80099fc <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80099f8:	2300      	movs	r3, #0
 80099fa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80099fc:	7bfb      	ldrb	r3, [r7, #15]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d102      	bne.n	8009a08 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2201      	movs	r2, #1
 8009a06:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8009a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	ff8fffbf 	.word	0xff8fffbf

08009a18 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009a18:	b590      	push	{r4, r7, lr}
 8009a1a:	b087      	sub	sp, #28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009a24:	2300      	movs	r3, #0
 8009a26:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	7f1b      	ldrb	r3, [r3, #28]
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d101      	bne.n	8009a34 <HAL_RTC_SetTime+0x1c>
 8009a30:	2302      	movs	r3, #2
 8009a32:	e085      	b.n	8009b40 <HAL_RTC_SetTime+0x128>
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2201      	movs	r2, #1
 8009a38:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2202      	movs	r2, #2
 8009a3e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d126      	bne.n	8009a94 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d102      	bne.n	8009a5a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	2200      	movs	r2, #0
 8009a58:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f000 faa4 	bl	8009fac <RTC_ByteToBcd2>
 8009a64:	4603      	mov	r3, r0
 8009a66:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	785b      	ldrb	r3, [r3, #1]
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f000 fa9d 	bl	8009fac <RTC_ByteToBcd2>
 8009a72:	4603      	mov	r3, r0
 8009a74:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009a76:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	789b      	ldrb	r3, [r3, #2]
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f000 fa95 	bl	8009fac <RTC_ByteToBcd2>
 8009a82:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009a84:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	78db      	ldrb	r3, [r3, #3]
 8009a8c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	617b      	str	r3, [r7, #20]
 8009a92:	e018      	b.n	8009ac6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d102      	bne.n	8009aa8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	785b      	ldrb	r3, [r3, #1]
 8009ab2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009ab4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009aba:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	78db      	ldrb	r3, [r3, #3]
 8009ac0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	22ca      	movs	r2, #202	@ 0xca
 8009acc:	625a      	str	r2, [r3, #36]	@ 0x24
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2253      	movs	r2, #83	@ 0x53
 8009ad4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f000 fa0c 	bl	8009ef4 <RTC_EnterInitMode>
 8009adc:	4603      	mov	r3, r0
 8009ade:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009ae0:	7cfb      	ldrb	r3, [r7, #19]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d11e      	bne.n	8009b24 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	6979      	ldr	r1, [r7, #20]
 8009aec:	4b16      	ldr	r3, [pc, #88]	@ (8009b48 <HAL_RTC_SetTime+0x130>)
 8009aee:	400b      	ands	r3, r1
 8009af0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	689a      	ldr	r2, [r3, #8]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009b00:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	6899      	ldr	r1, [r3, #8]
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	68da      	ldr	r2, [r3, #12]
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	691b      	ldr	r3, [r3, #16]
 8009b10:	431a      	orrs	r2, r3
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	430a      	orrs	r2, r1
 8009b18:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f000 fa21 	bl	8009f62 <RTC_ExitInitMode>
 8009b20:	4603      	mov	r3, r0
 8009b22:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009b24:	7cfb      	ldrb	r3, [r7, #19]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d102      	bne.n	8009b30 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	22ff      	movs	r2, #255	@ 0xff
 8009b36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	771a      	strb	r2, [r3, #28]

  return status;
 8009b3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	371c      	adds	r7, #28
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd90      	pop	{r4, r7, pc}
 8009b48:	007f7f7f 	.word	0x007f7f7f

08009b4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009b4c:	b590      	push	{r4, r7, lr}
 8009b4e:	b087      	sub	sp, #28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	7f1b      	ldrb	r3, [r3, #28]
 8009b60:	2b01      	cmp	r3, #1
 8009b62:	d101      	bne.n	8009b68 <HAL_RTC_SetDate+0x1c>
 8009b64:	2302      	movs	r3, #2
 8009b66:	e06f      	b.n	8009c48 <HAL_RTC_SetDate+0xfc>
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2202      	movs	r2, #2
 8009b72:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d10e      	bne.n	8009b98 <HAL_RTC_SetDate+0x4c>
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	785b      	ldrb	r3, [r3, #1]
 8009b7e:	f003 0310 	and.w	r3, r3, #16
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d008      	beq.n	8009b98 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	785b      	ldrb	r3, [r3, #1]
 8009b8a:	f023 0310 	bic.w	r3, r3, #16
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	330a      	adds	r3, #10
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d11c      	bne.n	8009bd8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	78db      	ldrb	r3, [r3, #3]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f000 fa02 	bl	8009fac <RTC_ByteToBcd2>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	785b      	ldrb	r3, [r3, #1]
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f000 f9fb 	bl	8009fac <RTC_ByteToBcd2>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009bba:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	789b      	ldrb	r3, [r3, #2]
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f000 f9f3 	bl	8009fac <RTC_ByteToBcd2>
 8009bc6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009bc8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]
 8009bd6:	e00e      	b.n	8009bf6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	78db      	ldrb	r3, [r3, #3]
 8009bdc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	785b      	ldrb	r3, [r3, #1]
 8009be2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009be4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009bea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	781b      	ldrb	r3, [r3, #0]
 8009bf0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	22ca      	movs	r2, #202	@ 0xca
 8009bfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2253      	movs	r2, #83	@ 0x53
 8009c04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 f974 	bl	8009ef4 <RTC_EnterInitMode>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009c10:	7cfb      	ldrb	r3, [r7, #19]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d10a      	bne.n	8009c2c <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	6979      	ldr	r1, [r7, #20]
 8009c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c50 <HAL_RTC_SetDate+0x104>)
 8009c1e:	400b      	ands	r3, r1
 8009c20:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009c22:	68f8      	ldr	r0, [r7, #12]
 8009c24:	f000 f99d 	bl	8009f62 <RTC_ExitInitMode>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009c2c:	7cfb      	ldrb	r3, [r7, #19]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d102      	bne.n	8009c38 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2201      	movs	r2, #1
 8009c36:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	22ff      	movs	r2, #255	@ 0xff
 8009c3e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2200      	movs	r2, #0
 8009c44:	771a      	strb	r2, [r3, #28]

  return status;
 8009c46:	7cfb      	ldrb	r3, [r7, #19]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	371c      	adds	r7, #28
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd90      	pop	{r4, r7, pc}
 8009c50:	00ffff3f 	.word	0x00ffff3f

08009c54 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009c54:	b590      	push	{r4, r7, lr}
 8009c56:	b089      	sub	sp, #36	@ 0x24
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8009c60:	2300      	movs	r3, #0
 8009c62:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8009c64:	2300      	movs	r3, #0
 8009c66:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	7f1b      	ldrb	r3, [r3, #28]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d101      	bne.n	8009c78 <HAL_RTC_SetAlarm+0x24>
 8009c74:	2302      	movs	r3, #2
 8009c76:	e113      	b.n	8009ea0 <HAL_RTC_SetAlarm+0x24c>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2202      	movs	r2, #2
 8009c82:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d137      	bne.n	8009cfa <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d102      	bne.n	8009c9e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f000 f982 	bl	8009fac <RTC_ByteToBcd2>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	785b      	ldrb	r3, [r3, #1]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f000 f97b 	bl	8009fac <RTC_ByteToBcd2>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009cba:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	789b      	ldrb	r3, [r3, #2]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 f973 	bl	8009fac <RTC_ByteToBcd2>
 8009cc6:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009cc8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	78db      	ldrb	r3, [r3, #3]
 8009cd0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009cd2:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f000 f965 	bl	8009fac <RTC_ByteToBcd2>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009ce6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009cee:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	61fb      	str	r3, [r7, #28]
 8009cf8:	e023      	b.n	8009d42 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d102      	bne.n	8009d0e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	785b      	ldrb	r3, [r3, #1]
 8009d18:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8009d1a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8009d1c:	68ba      	ldr	r2, [r7, #8]
 8009d1e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8009d20:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	78db      	ldrb	r3, [r3, #3]
 8009d26:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8009d28:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d30:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8009d32:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8009d38:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	22ca      	movs	r2, #202	@ 0xca
 8009d54:	625a      	str	r2, [r3, #36]	@ 0x24
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	2253      	movs	r2, #83	@ 0x53
 8009d5c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d66:	d148      	bne.n	8009dfa <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d76:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	689a      	ldr	r2, [r3, #8]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009d86:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	b2da      	uxtb	r2, r3
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8009d98:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d9a:	f7f9 f9ab 	bl	80030f4 <HAL_GetTick>
 8009d9e:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009da0:	e013      	b.n	8009dca <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009da2:	f7f9 f9a7 	bl	80030f4 <HAL_GetTick>
 8009da6:	4602      	mov	r2, r0
 8009da8:	69bb      	ldr	r3, [r7, #24]
 8009daa:	1ad3      	subs	r3, r2, r3
 8009dac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009db0:	d90b      	bls.n	8009dca <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	22ff      	movs	r2, #255	@ 0xff
 8009db8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2203      	movs	r2, #3
 8009dbe:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	e06a      	b.n	8009ea0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	f003 0301 	and.w	r3, r3, #1
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d0e4      	beq.n	8009da2 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	69fa      	ldr	r2, [r7, #28]
 8009dde:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	697a      	ldr	r2, [r7, #20]
 8009de6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	689a      	ldr	r2, [r3, #8]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009df6:	609a      	str	r2, [r3, #8]
 8009df8:	e047      	b.n	8009e8a <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	689a      	ldr	r2, [r3, #8]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009e08:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	689a      	ldr	r2, [r3, #8]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009e18:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	b2da      	uxtb	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8009e2a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e2c:	f7f9 f962 	bl	80030f4 <HAL_GetTick>
 8009e30:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009e32:	e013      	b.n	8009e5c <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009e34:	f7f9 f95e 	bl	80030f4 <HAL_GetTick>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	1ad3      	subs	r3, r2, r3
 8009e3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009e42:	d90b      	bls.n	8009e5c <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	22ff      	movs	r2, #255	@ 0xff
 8009e4a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2203      	movs	r2, #3
 8009e50:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009e58:	2303      	movs	r3, #3
 8009e5a:	e021      	b.n	8009ea0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d0e4      	beq.n	8009e34 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	69fa      	ldr	r2, [r7, #28]
 8009e70:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	697a      	ldr	r2, [r7, #20]
 8009e78:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	689a      	ldr	r2, [r3, #8]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e88:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	22ff      	movs	r2, #255	@ 0xff
 8009e90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2201      	movs	r2, #1
 8009e96:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3724      	adds	r7, #36	@ 0x24
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd90      	pop	{r4, r7, pc}

08009ea8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8009ef0 <HAL_RTC_WaitForSynchro+0x48>)
 8009eba:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009ebc:	f7f9 f91a 	bl	80030f4 <HAL_GetTick>
 8009ec0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009ec2:	e009      	b.n	8009ed8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009ec4:	f7f9 f916 	bl	80030f4 <HAL_GetTick>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	1ad3      	subs	r3, r2, r3
 8009ece:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ed2:	d901      	bls.n	8009ed8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e007      	b.n	8009ee8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	f003 0320 	and.w	r3, r3, #32
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d0ee      	beq.n	8009ec4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}
 8009ef0:	0001ff5f 	.word	0x0001ff5f

08009ef4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009efc:	2300      	movs	r3, #0
 8009efe:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d122      	bne.n	8009f58 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68da      	ldr	r2, [r3, #12]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009f20:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009f22:	f7f9 f8e7 	bl	80030f4 <HAL_GetTick>
 8009f26:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009f28:	e00c      	b.n	8009f44 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009f2a:	f7f9 f8e3 	bl	80030f4 <HAL_GetTick>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009f38:	d904      	bls.n	8009f44 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2204      	movs	r2, #4
 8009f3e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8009f40:	2301      	movs	r3, #1
 8009f42:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d102      	bne.n	8009f58 <RTC_EnterInitMode+0x64>
 8009f52:	7bfb      	ldrb	r3, [r7, #15]
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d1e8      	bne.n	8009f2a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}

08009f62 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009f62:	b580      	push	{r7, lr}
 8009f64:	b084      	sub	sp, #16
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	68da      	ldr	r2, [r3, #12]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009f7c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	f003 0320 	and.w	r3, r3, #32
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10a      	bne.n	8009fa2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f7ff ff8b 	bl	8009ea8 <HAL_RTC_WaitForSynchro>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d004      	beq.n	8009fa2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2204      	movs	r2, #4
 8009f9c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3710      	adds	r7, #16
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b085      	sub	sp, #20
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009fba:	e005      	b.n	8009fc8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8009fc2:	79fb      	ldrb	r3, [r7, #7]
 8009fc4:	3b0a      	subs	r3, #10
 8009fc6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009fc8:	79fb      	ldrb	r3, [r7, #7]
 8009fca:	2b09      	cmp	r3, #9
 8009fcc:	d8f6      	bhi.n	8009fbc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	011b      	lsls	r3, r3, #4
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	79fb      	ldrb	r3, [r7, #7]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	b2db      	uxtb	r3, r3
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b087      	sub	sp, #28
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	7f1b      	ldrb	r3, [r3, #28]
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d101      	bne.n	800a004 <HAL_RTCEx_SetTimeStamp+0x1c>
 800a000:	2302      	movs	r3, #2
 800a002:	e050      	b.n	800a0a6 <HAL_RTCEx_SetTimeStamp+0xbe>
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2201      	movs	r2, #1
 800a008:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2202      	movs	r2, #2
 800a00e:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f022 0206 	bic.w	r2, r2, #6
 800a01e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	430a      	orrs	r2, r1
 800a02e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	689a      	ldr	r2, [r3, #8]
 800a036:	4b1f      	ldr	r3, [pc, #124]	@ (800a0b4 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800a038:	4013      	ands	r3, r2
 800a03a:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800a03c:	697a      	ldr	r2, [r7, #20]
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	4313      	orrs	r3, r2
 800a042:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	22ca      	movs	r2, #202	@ 0xca
 800a04a:	625a      	str	r2, [r3, #36]	@ 0x24
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2253      	movs	r2, #83	@ 0x53
 800a052:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	697a      	ldr	r2, [r7, #20]
 800a05a:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	b2da      	uxtb	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800a06c:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68db      	ldr	r3, [r3, #12]
 800a074:	b2da      	uxtb	r2, r3
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800a07e:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689a      	ldr	r2, [r3, #8]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a08e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	22ff      	movs	r2, #255	@ 0xff
 800a096:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2201      	movs	r2, #1
 800a09c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	371c      	adds	r7, #28
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	fffff7f7 	.word	0xfffff7f7

0800a0b8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
 800a0c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	2b02      	cmp	r3, #2
 800a0ce:	d904      	bls.n	800a0da <HAL_SAI_InitProtocol+0x22>
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	3b03      	subs	r3, #3
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d812      	bhi.n	800a0fe <HAL_SAI_InitProtocol+0x46>
 800a0d8:	e008      	b.n	800a0ec <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	68b9      	ldr	r1, [r7, #8]
 800a0e0:	68f8      	ldr	r0, [r7, #12]
 800a0e2:	f000 fb01 	bl	800a6e8 <SAI_InitI2S>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	75fb      	strb	r3, [r7, #23]
      break;
 800a0ea:	e00b      	b.n	800a104 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	68b9      	ldr	r1, [r7, #8]
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f000 fba6 	bl	800a844 <SAI_InitPCM>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	75fb      	strb	r3, [r7, #23]
      break;
 800a0fc:	e002      	b.n	800a104 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	75fb      	strb	r3, [r7, #23]
      break;
 800a102:	bf00      	nop
  }

  if (status == HAL_OK)
 800a104:	7dfb      	ldrb	r3, [r7, #23]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d104      	bne.n	800a114 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800a10a:	68f8      	ldr	r0, [r7, #12]
 800a10c:	f000 f808 	bl	800a120 <HAL_SAI_Init>
 800a110:	4603      	mov	r3, r0
 800a112:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a114:	7dfb      	ldrb	r3, [r7, #23]
}
 800a116:	4618      	mov	r0, r3
 800a118:	3718      	adds	r7, #24
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
	...

0800a120 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b088      	sub	sp, #32
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800a128:	2300      	movs	r3, #0
 800a12a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800a12c:	2300      	movs	r3, #0
 800a12e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800a130:	2300      	movs	r3, #0
 800a132:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d101      	bne.n	800a13e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800a13a:	2301      	movs	r3, #1
 800a13c:	e156      	b.n	800a3ec <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	d106      	bne.n	800a158 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2200      	movs	r2, #0
 800a14e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7f8 fd8a 	bl	8002c6c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2202      	movs	r2, #2
 800a15c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fc25 	bl	800a9b0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	2b02      	cmp	r3, #2
 800a16c:	d00c      	beq.n	800a188 <HAL_SAI_Init+0x68>
 800a16e:	2b02      	cmp	r3, #2
 800a170:	d80d      	bhi.n	800a18e <HAL_SAI_Init+0x6e>
 800a172:	2b00      	cmp	r3, #0
 800a174:	d002      	beq.n	800a17c <HAL_SAI_Init+0x5c>
 800a176:	2b01      	cmp	r3, #1
 800a178:	d003      	beq.n	800a182 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800a17a:	e008      	b.n	800a18e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800a17c:	2300      	movs	r3, #0
 800a17e:	61fb      	str	r3, [r7, #28]
      break;
 800a180:	e006      	b.n	800a190 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800a182:	2310      	movs	r3, #16
 800a184:	61fb      	str	r3, [r7, #28]
      break;
 800a186:	e003      	b.n	800a190 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800a188:	2320      	movs	r3, #32
 800a18a:	61fb      	str	r3, [r7, #28]
      break;
 800a18c:	e000      	b.n	800a190 <HAL_SAI_Init+0x70>
      break;
 800a18e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	2b03      	cmp	r3, #3
 800a196:	d81e      	bhi.n	800a1d6 <HAL_SAI_Init+0xb6>
 800a198:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a0 <HAL_SAI_Init+0x80>)
 800a19a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a19e:	bf00      	nop
 800a1a0:	0800a1b1 	.word	0x0800a1b1
 800a1a4:	0800a1b7 	.word	0x0800a1b7
 800a1a8:	0800a1bf 	.word	0x0800a1bf
 800a1ac:	0800a1c7 	.word	0x0800a1c7
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	617b      	str	r3, [r7, #20]
    }
    break;
 800a1b4:	e010      	b.n	800a1d8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800a1b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1ba:	617b      	str	r3, [r7, #20]
    }
    break;
 800a1bc:	e00c      	b.n	800a1d8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a1be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1c2:	617b      	str	r3, [r7, #20]
    }
    break;
 800a1c4:	e008      	b.n	800a1d8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800a1c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1ca:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800a1cc:	69fb      	ldr	r3, [r7, #28]
 800a1ce:	f043 0301 	orr.w	r3, r3, #1
 800a1d2:	61fb      	str	r3, [r7, #28]
    }
    break;
 800a1d4:	e000      	b.n	800a1d8 <HAL_SAI_Init+0xb8>
    default:
      break;
 800a1d6:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a85      	ldr	r2, [pc, #532]	@ (800a3f4 <HAL_SAI_Init+0x2d4>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d004      	beq.n	800a1ec <HAL_SAI_Init+0xcc>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a84      	ldr	r2, [pc, #528]	@ (800a3f8 <HAL_SAI_Init+0x2d8>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d103      	bne.n	800a1f4 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800a1ec:	4a83      	ldr	r2, [pc, #524]	@ (800a3fc <HAL_SAI_Init+0x2dc>)
 800a1ee:	69fb      	ldr	r3, [r7, #28]
 800a1f0:	6013      	str	r3, [r2, #0]
 800a1f2:	e002      	b.n	800a1fa <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800a1f4:	4a82      	ldr	r2, [pc, #520]	@ (800a400 <HAL_SAI_Init+0x2e0>)
 800a1f6:	69fb      	ldr	r3, [r7, #28]
 800a1f8:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	69db      	ldr	r3, [r3, #28]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d04c      	beq.n	800a29c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800a202:	2300      	movs	r3, #0
 800a204:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a7a      	ldr	r2, [pc, #488]	@ (800a3f4 <HAL_SAI_Init+0x2d4>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d004      	beq.n	800a21a <HAL_SAI_Init+0xfa>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a78      	ldr	r2, [pc, #480]	@ (800a3f8 <HAL_SAI_Init+0x2d8>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d104      	bne.n	800a224 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800a21a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800a21e:	f7ff fa39 	bl	8009694 <HAL_RCCEx_GetPeriphCLKFreq>
 800a222:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a76      	ldr	r2, [pc, #472]	@ (800a404 <HAL_SAI_Init+0x2e4>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d004      	beq.n	800a238 <HAL_SAI_Init+0x118>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a75      	ldr	r2, [pc, #468]	@ (800a408 <HAL_SAI_Init+0x2e8>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d104      	bne.n	800a242 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800a238:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800a23c:	f7ff fa2a 	bl	8009694 <HAL_RCCEx_GetPeriphCLKFreq>
 800a240:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800a242:	693a      	ldr	r2, [r7, #16]
 800a244:	4613      	mov	r3, r2
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	4413      	add	r3, r2
 800a24a:	005b      	lsls	r3, r3, #1
 800a24c:	461a      	mov	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	69db      	ldr	r3, [r3, #28]
 800a252:	025b      	lsls	r3, r3, #9
 800a254:	fbb2 f3f3 	udiv	r3, r2, r3
 800a258:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	4a6b      	ldr	r2, [pc, #428]	@ (800a40c <HAL_SAI_Init+0x2ec>)
 800a25e:	fba2 2303 	umull	r2, r3, r2, r3
 800a262:	08da      	lsrs	r2, r3, #3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800a268:	68f9      	ldr	r1, [r7, #12]
 800a26a:	4b68      	ldr	r3, [pc, #416]	@ (800a40c <HAL_SAI_Init+0x2ec>)
 800a26c:	fba3 2301 	umull	r2, r3, r3, r1
 800a270:	08da      	lsrs	r2, r3, #3
 800a272:	4613      	mov	r3, r2
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	4413      	add	r3, r2
 800a278:	005b      	lsls	r3, r3, #1
 800a27a:	1aca      	subs	r2, r1, r3
 800a27c:	2a08      	cmp	r2, #8
 800a27e:	d904      	bls.n	800a28a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6a1b      	ldr	r3, [r3, #32]
 800a284:	1c5a      	adds	r2, r3, #1
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a28e:	2b04      	cmp	r3, #4
 800a290:	d104      	bne.n	800a29c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	085a      	lsrs	r2, r3, #1
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d003      	beq.n	800a2ac <HAL_SAI_Init+0x18c>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	2b02      	cmp	r3, #2
 800a2aa:	d109      	bne.n	800a2c0 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d101      	bne.n	800a2b8 <HAL_SAI_Init+0x198>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	e001      	b.n	800a2bc <HAL_SAI_Init+0x19c>
 800a2b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2bc:	61bb      	str	r3, [r7, #24]
 800a2be:	e008      	b.n	800a2d2 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d102      	bne.n	800a2ce <HAL_SAI_Init+0x1ae>
 800a2c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2cc:	e000      	b.n	800a2d0 <HAL_SAI_Init+0x1b0>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	6819      	ldr	r1, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	4b4c      	ldr	r3, [pc, #304]	@ (800a410 <HAL_SAI_Init+0x2f0>)
 800a2de:	400b      	ands	r3, r1
 800a2e0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6819      	ldr	r1, [r3, #0]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685a      	ldr	r2, [r3, #4]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2f0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a2f6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2fc:	431a      	orrs	r2, r3
 800a2fe:	69bb      	ldr	r3, [r7, #24]
 800a300:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800a30a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a316:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6a1b      	ldr	r3, [r3, #32]
 800a31c:	051b      	lsls	r3, r3, #20
 800a31e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	430a      	orrs	r2, r1
 800a326:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6859      	ldr	r1, [r3, #4]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	4b38      	ldr	r3, [pc, #224]	@ (800a414 <HAL_SAI_Init+0x2f4>)
 800a334:	400b      	ands	r3, r1
 800a336:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6859      	ldr	r1, [r3, #4]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	699a      	ldr	r2, [r3, #24]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a346:	431a      	orrs	r2, r3
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a34c:	431a      	orrs	r2, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	430a      	orrs	r2, r1
 800a354:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	6899      	ldr	r1, [r3, #8]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681a      	ldr	r2, [r3, #0]
 800a360:	4b2d      	ldr	r3, [pc, #180]	@ (800a418 <HAL_SAI_Init+0x2f8>)
 800a362:	400b      	ands	r3, r1
 800a364:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	6899      	ldr	r1, [r3, #8]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a370:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800a376:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800a37c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800a382:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a388:	3b01      	subs	r3, #1
 800a38a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800a38c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	430a      	orrs	r2, r1
 800a394:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	68d9      	ldr	r1, [r3, #12]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800a3a4:	400b      	ands	r3, r1
 800a3a6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	68d9      	ldr	r1, [r3, #12]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3b6:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3bc:	041b      	lsls	r3, r3, #16
 800a3be:	431a      	orrs	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3c4:	3b01      	subs	r3, #1
 800a3c6:	021b      	lsls	r3, r3, #8
 800a3c8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	430a      	orrs	r2, r1
 800a3d0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3720      	adds	r7, #32
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	40015804 	.word	0x40015804
 800a3f8:	40015824 	.word	0x40015824
 800a3fc:	40015800 	.word	0x40015800
 800a400:	40015c00 	.word	0x40015c00
 800a404:	40015c04 	.word	0x40015c04
 800a408:	40015c24 	.word	0x40015c24
 800a40c:	cccccccd 	.word	0xcccccccd
 800a410:	ff05c010 	.word	0xff05c010
 800a414:	ffff1ff0 	.word	0xffff1ff0
 800a418:	fff88000 	.word	0xfff88000

0800a41c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af00      	add	r7, sp, #0
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	60b9      	str	r1, [r7, #8]
 800a426:	4613      	mov	r3, r2
 800a428:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800a42a:	f7f8 fe63 	bl	80030f4 <HAL_GetTick>
 800a42e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d002      	beq.n	800a43c <HAL_SAI_Transmit_DMA+0x20>
 800a436:	88fb      	ldrh	r3, [r7, #6]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d101      	bne.n	800a440 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800a43c:	2301      	movs	r3, #1
 800a43e:	e093      	b.n	800a568 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800a446:	b2db      	uxtb	r3, r3
 800a448:	2b01      	cmp	r3, #1
 800a44a:	f040 808c 	bne.w	800a566 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800a454:	2b01      	cmp	r3, #1
 800a456:	d101      	bne.n	800a45c <HAL_SAI_Transmit_DMA+0x40>
 800a458:	2302      	movs	r3, #2
 800a45a:	e085      	b.n	800a568 <HAL_SAI_Transmit_DMA+0x14c>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2201      	movs	r2, #1
 800a460:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	68ba      	ldr	r2, [r7, #8]
 800a468:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	88fa      	ldrh	r2, [r7, #6]
 800a46e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	88fa      	ldrh	r2, [r7, #6]
 800a476:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2212      	movs	r2, #18
 800a486:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a48e:	4a38      	ldr	r2, [pc, #224]	@ (800a570 <HAL_SAI_Transmit_DMA+0x154>)
 800a490:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a496:	4a37      	ldr	r2, [pc, #220]	@ (800a574 <HAL_SAI_Transmit_DMA+0x158>)
 800a498:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a49e:	4a36      	ldr	r2, [pc, #216]	@ (800a578 <HAL_SAI_Transmit_DMA+0x15c>)
 800a4a0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	331c      	adds	r3, #28
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4c2:	f7f9 fc53 	bl	8003d6c <HAL_DMA_Start_IT>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d005      	beq.n	800a4d8 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e047      	b.n	800a568 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a4d8:	2100      	movs	r1, #0
 800a4da:	68f8      	ldr	r0, [r7, #12]
 800a4dc:	f000 fa32 	bl	800a944 <SAI_InterruptFlag>
 800a4e0:	4601      	mov	r1, r0
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	691a      	ldr	r2, [r3, #16]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	430a      	orrs	r2, r1
 800a4ee:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a4fe:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a500:	e015      	b.n	800a52e <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800a502:	f7f8 fdf7 	bl	80030f4 <HAL_GetTick>
 800a506:	4602      	mov	r2, r0
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a510:	d90d      	bls.n	800a52e <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a518:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800a52a:	2303      	movs	r3, #3
 800a52c:	e01c      	b.n	800a568 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	695b      	ldr	r3, [r3, #20]
 800a534:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d0e2      	beq.n	800a502 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a546:	2b00      	cmp	r3, #0
 800a548:	d107      	bne.n	800a55a <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a558:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	e000      	b.n	800a568 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800a566:	2302      	movs	r3, #2
  }
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3718      	adds	r7, #24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	0800aa81 	.word	0x0800aa81
 800a574:	0800aa21 	.word	0x0800aa21
 800a578:	0800ab19 	.word	0x0800ab19

0800a57c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b084      	sub	sp, #16
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	4613      	mov	r3, r2
 800a588:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d002      	beq.n	800a596 <HAL_SAI_Receive_DMA+0x1a>
 800a590:	88fb      	ldrh	r3, [r7, #6]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d101      	bne.n	800a59a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	e074      	b.n	800a684 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d16d      	bne.n	800a682 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d101      	bne.n	800a5b4 <HAL_SAI_Receive_DMA+0x38>
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	e067      	b.n	800a684 <HAL_SAI_Receive_DMA+0x108>
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	68ba      	ldr	r2, [r7, #8]
 800a5c0:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	88fa      	ldrh	r2, [r7, #6]
 800a5c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	88fa      	ldrh	r2, [r7, #6]
 800a5ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2222      	movs	r2, #34	@ 0x22
 800a5de:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5e6:	4a29      	ldr	r2, [pc, #164]	@ (800a68c <HAL_SAI_Receive_DMA+0x110>)
 800a5e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5ee:	4a28      	ldr	r2, [pc, #160]	@ (800a690 <HAL_SAI_Receive_DMA+0x114>)
 800a5f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5f6:	4a27      	ldr	r2, [pc, #156]	@ (800a694 <HAL_SAI_Receive_DMA+0x118>)
 800a5f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5fe:	2200      	movs	r2, #0
 800a600:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	331c      	adds	r3, #28
 800a60c:	4619      	mov	r1, r3
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a612:	461a      	mov	r2, r3
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a61a:	f7f9 fba7 	bl	8003d6c <HAL_DMA_Start_IT>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b00      	cmp	r3, #0
 800a622:	d005      	beq.n	800a630 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2200      	movs	r2, #0
 800a628:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e029      	b.n	800a684 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a630:	2100      	movs	r1, #0
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	f000 f986 	bl	800a944 <SAI_InterruptFlag>
 800a638:	4601      	mov	r1, r0
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	691a      	ldr	r2, [r3, #16]
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	430a      	orrs	r2, r1
 800a646:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681a      	ldr	r2, [r3, #0]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a656:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a662:	2b00      	cmp	r3, #0
 800a664:	d107      	bne.n	800a676 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	681a      	ldr	r2, [r3, #0]
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a674:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	2200      	movs	r2, #0
 800a67a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a67e:	2300      	movs	r3, #0
 800a680:	e000      	b.n	800a684 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800a682:	2302      	movs	r3, #2
  }
}
 800a684:	4618      	mov	r0, r3
 800a686:	3710      	adds	r7, #16
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}
 800a68c:	0800aafd 	.word	0x0800aafd
 800a690:	0800aa9d 	.word	0x0800aa9d
 800a694:	0800ab19 	.word	0x0800ab19

0800a698 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a6b4:	bf00      	nop
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a6c8:	bf00      	nop
 800a6ca:	370c      	adds	r7, #12
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b083      	sub	sp, #12
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800a6dc:	bf00      	nop
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	607a      	str	r2, [r7, #4]
 800a6f4:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2200      	movs	r2, #0
 800a700:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d003      	beq.n	800a712 <SAI_InitI2S+0x2a>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	2b02      	cmp	r3, #2
 800a710:	d103      	bne.n	800a71a <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2200      	movs	r2, #0
 800a716:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a718:	e002      	b.n	800a720 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2201      	movs	r2, #1
 800a71e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a726:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a72e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	683a      	ldr	r2, [r7, #0]
 800a73a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	f003 0301 	and.w	r3, r3, #1
 800a742:	2b00      	cmp	r3, #0
 800a744:	d001      	beq.n	800a74a <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	e076      	b.n	800a838 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d107      	bne.n	800a760 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2200      	movs	r2, #0
 800a754:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a75c:	651a      	str	r2, [r3, #80]	@ 0x50
 800a75e:	e006      	b.n	800a76e <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a766:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2200      	movs	r2, #0
 800a76c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2b03      	cmp	r3, #3
 800a772:	d84f      	bhi.n	800a814 <SAI_InitI2S+0x12c>
 800a774:	a201      	add	r2, pc, #4	@ (adr r2, 800a77c <SAI_InitI2S+0x94>)
 800a776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a77a:	bf00      	nop
 800a77c:	0800a78d 	.word	0x0800a78d
 800a780:	0800a7af 	.word	0x0800a7af
 800a784:	0800a7d1 	.word	0x0800a7d1
 800a788:	0800a7f3 	.word	0x0800a7f3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2280      	movs	r2, #128	@ 0x80
 800a790:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	085b      	lsrs	r3, r3, #1
 800a796:	015a      	lsls	r2, r3, #5
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	085b      	lsrs	r3, r3, #1
 800a7a0:	011a      	lsls	r2, r3, #4
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2240      	movs	r2, #64	@ 0x40
 800a7aa:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a7ac:	e034      	b.n	800a818 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2280      	movs	r2, #128	@ 0x80
 800a7b2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	085b      	lsrs	r3, r3, #1
 800a7b8:	019a      	lsls	r2, r3, #6
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	085b      	lsrs	r3, r3, #1
 800a7c2:	015a      	lsls	r2, r3, #5
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2280      	movs	r2, #128	@ 0x80
 800a7cc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a7ce:	e023      	b.n	800a818 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	22c0      	movs	r2, #192	@ 0xc0
 800a7d4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	085b      	lsrs	r3, r3, #1
 800a7da:	019a      	lsls	r2, r3, #6
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	085b      	lsrs	r3, r3, #1
 800a7e4:	015a      	lsls	r2, r3, #5
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	2280      	movs	r2, #128	@ 0x80
 800a7ee:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a7f0:	e012      	b.n	800a818 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	22e0      	movs	r2, #224	@ 0xe0
 800a7f6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	085b      	lsrs	r3, r3, #1
 800a7fc:	019a      	lsls	r2, r3, #6
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	085b      	lsrs	r3, r3, #1
 800a806:	015a      	lsls	r2, r3, #5
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2280      	movs	r2, #128	@ 0x80
 800a810:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a812:	e001      	b.n	800a818 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800a814:	2301      	movs	r3, #1
 800a816:	e00f      	b.n	800a838 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	2b02      	cmp	r3, #2
 800a81c:	d10b      	bne.n	800a836 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2b01      	cmp	r3, #1
 800a822:	d102      	bne.n	800a82a <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2210      	movs	r2, #16
 800a828:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	d102      	bne.n	800a836 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2208      	movs	r2, #8
 800a834:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3714      	adds	r7, #20
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
 800a850:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2200      	movs	r2, #0
 800a856:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2200      	movs	r2, #0
 800a85c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d003      	beq.n	800a86e <SAI_InitPCM+0x2a>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d103      	bne.n	800a876 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2201      	movs	r2, #1
 800a872:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a874:	e002      	b.n	800a87c <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2200      	movs	r2, #0
 800a87a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a888:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a890:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2200      	movs	r2, #0
 800a896:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	683a      	ldr	r2, [r7, #0]
 800a89c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a8a4:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	2b04      	cmp	r3, #4
 800a8aa:	d103      	bne.n	800a8b4 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	645a      	str	r2, [r3, #68]	@ 0x44
 800a8b2:	e002      	b.n	800a8ba <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	220d      	movs	r2, #13
 800a8b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2b03      	cmp	r3, #3
 800a8be:	d837      	bhi.n	800a930 <SAI_InitPCM+0xec>
 800a8c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c8 <SAI_InitPCM+0x84>)
 800a8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c6:	bf00      	nop
 800a8c8:	0800a8d9 	.word	0x0800a8d9
 800a8cc:	0800a8ef 	.word	0x0800a8ef
 800a8d0:	0800a905 	.word	0x0800a905
 800a8d4:	0800a91b 	.word	0x0800a91b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2280      	movs	r2, #128	@ 0x80
 800a8dc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	011a      	lsls	r2, r3, #4
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2240      	movs	r2, #64	@ 0x40
 800a8ea:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a8ec:	e022      	b.n	800a934 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2280      	movs	r2, #128	@ 0x80
 800a8f2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	015a      	lsls	r2, r3, #5
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2280      	movs	r2, #128	@ 0x80
 800a900:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a902:	e017      	b.n	800a934 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	22c0      	movs	r2, #192	@ 0xc0
 800a908:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	015a      	lsls	r2, r3, #5
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2280      	movs	r2, #128	@ 0x80
 800a916:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a918:	e00c      	b.n	800a934 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	22e0      	movs	r2, #224	@ 0xe0
 800a91e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	015a      	lsls	r2, r3, #5
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	2280      	movs	r2, #128	@ 0x80
 800a92c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800a92e:	e001      	b.n	800a934 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e000      	b.n	800a936 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3714      	adds	r7, #20
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop

0800a944 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a94e:	2301      	movs	r3, #1
 800a950:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	2b01      	cmp	r3, #1
 800a956:	d103      	bne.n	800a960 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f043 0308 	orr.w	r3, r3, #8
 800a95e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a964:	2b08      	cmp	r3, #8
 800a966:	d10b      	bne.n	800a980 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d003      	beq.n	800a978 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	2b01      	cmp	r3, #1
 800a976:	d103      	bne.n	800a980 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f043 0310 	orr.w	r3, r3, #16
 800a97e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	685b      	ldr	r3, [r3, #4]
 800a984:	2b03      	cmp	r3, #3
 800a986:	d003      	beq.n	800a990 <SAI_InterruptFlag+0x4c>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d104      	bne.n	800a99a <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a996:	60fb      	str	r3, [r7, #12]
 800a998:	e003      	b.n	800a9a2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	f043 0304 	orr.w	r3, r3, #4
 800a9a0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3714      	adds	r7, #20
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr

0800a9b0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b085      	sub	sp, #20
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800a9b8:	4b17      	ldr	r3, [pc, #92]	@ (800aa18 <SAI_Disable+0x68>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	4a17      	ldr	r2, [pc, #92]	@ (800aa1c <SAI_Disable+0x6c>)
 800a9be:	fba2 2303 	umull	r2, r3, r2, r3
 800a9c2:	0b1b      	lsrs	r3, r3, #12
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a9da:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	1e5a      	subs	r2, r3, #1
 800a9e0:	60fa      	str	r2, [r7, #12]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d10a      	bne.n	800a9fc <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800a9f6:	2303      	movs	r3, #3
 800a9f8:	72fb      	strb	r3, [r7, #11]
      break;
 800a9fa:	e006      	b.n	800aa0a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1e8      	bne.n	800a9dc <SAI_Disable+0x2c>

  return status;
 800aa0a:	7afb      	ldrb	r3, [r7, #11]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	20012000 	.word	0x20012000
 800aa1c:	95cbec1b 	.word	0x95cbec1b

0800aa20 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b084      	sub	sp, #16
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa2c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	69db      	ldr	r3, [r3, #28]
 800aa32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa36:	d01c      	beq.n	800aa72 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800aa4e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800aa50:	2100      	movs	r1, #0
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f7ff ff76 	bl	800a944 <SAI_InterruptFlag>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	43d9      	mvns	r1, r3
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	691a      	ldr	r2, [r3, #16]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	400a      	ands	r2, r1
 800aa68:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f7ff fe10 	bl	800a698 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800aa78:	bf00      	nop
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa8c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f7ff fe0c 	bl	800a6ac <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800aa94:	bf00      	nop
 800aa96:	3710      	adds	r7, #16
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	69db      	ldr	r3, [r3, #28]
 800aaae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aab2:	d01c      	beq.n	800aaee <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800aac2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800aacc:	2100      	movs	r1, #0
 800aace:	68f8      	ldr	r0, [r7, #12]
 800aad0:	f7ff ff38 	bl	800a944 <SAI_InterruptFlag>
 800aad4:	4603      	mov	r3, r0
 800aad6:	43d9      	mvns	r1, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	691a      	ldr	r2, [r3, #16]
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	400a      	ands	r2, r1
 800aae4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2201      	movs	r2, #1
 800aaea:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800aaee:	68f8      	ldr	r0, [r7, #12]
 800aaf0:	f7f7 f808 	bl	8001b04 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800aaf4:	bf00      	nop
 800aaf6:	3710      	adds	r7, #16
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab08:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800ab0a:	68f8      	ldr	r0, [r7, #12]
 800ab0c:	f7ff fdd8 	bl	800a6c0 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800ab10:	bf00      	nop
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab24:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d004      	beq.n	800ab4a <SAI_DMAError+0x32>
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d112      	bne.n	800ab70 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ab58:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	f7ff ff28 	bl	800a9b0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800ab70:	68f8      	ldr	r0, [r7, #12]
 800ab72:	f7ff fdaf 	bl	800a6d4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800ab76:	bf00      	nop
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b082      	sub	sp, #8
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e022      	b.n	800abd6 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d105      	bne.n	800aba8 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f7f7 fc7c 	bl	80024a0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2203      	movs	r2, #3
 800abac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f000 f815 	bl	800abe0 <HAL_SD_InitCard>
 800abb6:	4603      	mov	r3, r0
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d001      	beq.n	800abc0 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800abbc:	2301      	movs	r3, #1
 800abbe:	e00a      	b.n	800abd6 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2200      	movs	r2, #0
 800abc4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2201      	movs	r2, #1
 800abd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
	...

0800abe0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800abe0:	b5b0      	push	{r4, r5, r7, lr}
 800abe2:	b08e      	sub	sp, #56	@ 0x38
 800abe4:	af04      	add	r7, sp, #16
 800abe6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800abe8:	2300      	movs	r3, #0
 800abea:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800abec:	2300      	movs	r3, #0
 800abee:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800abf0:	2300      	movs	r3, #0
 800abf2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800abf4:	2300      	movs	r3, #0
 800abf6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800abf8:	2300      	movs	r3, #0
 800abfa:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800abfc:	2376      	movs	r3, #118	@ 0x76
 800abfe:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681d      	ldr	r5, [r3, #0]
 800ac04:	466c      	mov	r4, sp
 800ac06:	f107 0318 	add.w	r3, r7, #24
 800ac0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ac0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ac12:	f107 030c 	add.w	r3, r7, #12
 800ac16:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ac18:	4628      	mov	r0, r5
 800ac1a:	f002 ffc3 	bl	800dba4 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	685a      	ldr	r2, [r3, #4]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac2c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f002 ffef 	bl	800dc16 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	685a      	ldr	r2, [r3, #4]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac46:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800ac48:	2002      	movs	r0, #2
 800ac4a:	f7f8 fa5f 	bl	800310c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 fe10 	bl	800b874 <SD_PowerON>
 800ac54:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d00b      	beq.n	800ac74 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2201      	movs	r2, #1
 800ac60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6a:	431a      	orrs	r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	e02e      	b.n	800acd2 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 fd2f 	bl	800b6d8 <SD_InitCard>
 800ac7a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00b      	beq.n	800ac9a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2201      	movs	r2, #1
 800ac86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac90:	431a      	orrs	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ac96:	2301      	movs	r3, #1
 800ac98:	e01b      	b.n	800acd2 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800aca2:	4618      	mov	r0, r3
 800aca4:	f003 f84a 	bl	800dd3c <SDMMC_CmdBlockLength>
 800aca8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acac:	2b00      	cmp	r3, #0
 800acae:	d00f      	beq.n	800acd0 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4a09      	ldr	r2, [pc, #36]	@ (800acdc <HAL_SD_InitCard+0xfc>)
 800acb6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acbe:	431a      	orrs	r2, r3
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	e000      	b.n	800acd2 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3728      	adds	r7, #40	@ 0x28
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bdb0      	pop	{r4, r5, r7, pc}
 800acda:	bf00      	nop
 800acdc:	004005ff 	.word	0x004005ff

0800ace0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b08c      	sub	sp, #48	@ 0x30
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	60b9      	str	r1, [r7, #8]
 800acea:	607a      	str	r2, [r7, #4]
 800acec:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d107      	bne.n	800ad08 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acfc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ad04:	2301      	movs	r3, #1
 800ad06:	e0c3      	b.n	800ae90 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	2b01      	cmp	r3, #1
 800ad12:	f040 80bc 	bne.w	800ae8e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ad1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	441a      	add	r2, r3
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d907      	bls.n	800ad3a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad2e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	e0aa      	b.n	800ae90 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2203      	movs	r2, #3
 800ad3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2200      	movs	r2, #0
 800ad48:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800ad58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad5e:	4a4e      	ldr	r2, [pc, #312]	@ (800ae98 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800ad60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad66:	4a4d      	ldr	r2, [pc, #308]	@ (800ae9c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800ad68:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad6e:	2200      	movs	r2, #0
 800ad70:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad76:	2200      	movs	r2, #0
 800ad78:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad8a:	689a      	ldr	r2, [r3, #8]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	430a      	orrs	r2, r1
 800ad94:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	3380      	adds	r3, #128	@ 0x80
 800ada0:	4619      	mov	r1, r3
 800ada2:	68ba      	ldr	r2, [r7, #8]
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	025b      	lsls	r3, r3, #9
 800ada8:	089b      	lsrs	r3, r3, #2
 800adaa:	f7f8 ffdf 	bl	8003d6c <HAL_DMA_Start_IT>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d017      	beq.n	800ade4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800adc2:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a35      	ldr	r2, [pc, #212]	@ (800aea0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800adca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800ade0:	2301      	movs	r3, #1
 800ade2:	e055      	b.n	800ae90 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f042 0208 	orr.w	r2, r2, #8
 800adf2:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adf8:	2b01      	cmp	r3, #1
 800adfa:	d002      	beq.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800adfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adfe:	025b      	lsls	r3, r3, #9
 800ae00:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ae02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae06:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	025b      	lsls	r3, r3, #9
 800ae0c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800ae0e:	2390      	movs	r3, #144	@ 0x90
 800ae10:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ae12:	2302      	movs	r3, #2
 800ae14:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ae16:	2300      	movs	r3, #0
 800ae18:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f107 0210 	add.w	r2, r7, #16
 800ae26:	4611      	mov	r1, r2
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f002 ff5b 	bl	800dce4 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d90a      	bls.n	800ae4a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2282      	movs	r2, #130	@ 0x82
 800ae38:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae40:	4618      	mov	r0, r3
 800ae42:	f002 ffbf 	bl	800ddc4 <SDMMC_CmdReadMultiBlock>
 800ae46:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800ae48:	e009      	b.n	800ae5e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2281      	movs	r2, #129	@ 0x81
 800ae4e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae56:	4618      	mov	r0, r3
 800ae58:	f002 ff92 	bl	800dd80 <SDMMC_CmdReadSingleBlock>
 800ae5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800ae5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d012      	beq.n	800ae8a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a0d      	ldr	r2, [pc, #52]	@ (800aea0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800ae6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae72:	431a      	orrs	r2, r3
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2200      	movs	r2, #0
 800ae84:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e002      	b.n	800ae90 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	e000      	b.n	800ae90 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800ae8e:	2302      	movs	r3, #2
  }
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3730      	adds	r7, #48	@ 0x30
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	0800b5c3 	.word	0x0800b5c3
 800ae9c:	0800b635 	.word	0x0800b635
 800aea0:	004005ff 	.word	0x004005ff

0800aea4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b08c      	sub	sp, #48	@ 0x30
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	60f8      	str	r0, [r7, #12]
 800aeac:	60b9      	str	r1, [r7, #8]
 800aeae:	607a      	str	r2, [r7, #4]
 800aeb0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d107      	bne.n	800aecc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aec0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800aec8:	2301      	movs	r3, #1
 800aeca:	e0c6      	b.n	800b05a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800aed2:	b2db      	uxtb	r3, r3
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	f040 80bf 	bne.w	800b058 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2200      	movs	r2, #0
 800aede:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800aee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	441a      	add	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d907      	bls.n	800aefe <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aef2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	e0ad      	b.n	800b05a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2203      	movs	r2, #3
 800af02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2200      	movs	r2, #0
 800af0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f042 021a 	orr.w	r2, r2, #26
 800af1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af22:	4a50      	ldr	r2, [pc, #320]	@ (800b064 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800af24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af2a:	4a4f      	ldr	r2, [pc, #316]	@ (800b068 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800af2c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af32:	2200      	movs	r2, #0
 800af34:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d002      	beq.n	800af44 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800af3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af40:	025b      	lsls	r3, r3, #9
 800af42:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	2b01      	cmp	r3, #1
 800af48:	d90a      	bls.n	800af60 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	22a0      	movs	r2, #160	@ 0xa0
 800af4e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af56:	4618      	mov	r0, r3
 800af58:	f002 ff78 	bl	800de4c <SDMMC_CmdWriteMultiBlock>
 800af5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800af5e:	e009      	b.n	800af74 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2290      	movs	r2, #144	@ 0x90
 800af64:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af6c:	4618      	mov	r0, r3
 800af6e:	f002 ff4b 	bl	800de08 <SDMMC_CmdWriteSingleBlock>
 800af72:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800af74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af76:	2b00      	cmp	r3, #0
 800af78:	d012      	beq.n	800afa0 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	4a3b      	ldr	r2, [pc, #236]	@ (800b06c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800af80:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af88:	431a      	orrs	r2, r3
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2201      	movs	r2, #1
 800af92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2200      	movs	r2, #0
 800af9a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800af9c:	2301      	movs	r3, #1
 800af9e:	e05c      	b.n	800b05a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f042 0208 	orr.w	r2, r2, #8
 800afae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afb4:	2240      	movs	r2, #64	@ 0x40
 800afb6:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afc8:	689a      	ldr	r2, [r3, #8]
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	430a      	orrs	r2, r1
 800afd2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800afd8:	68b9      	ldr	r1, [r7, #8]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	3380      	adds	r3, #128	@ 0x80
 800afe0:	461a      	mov	r2, r3
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	025b      	lsls	r3, r3, #9
 800afe6:	089b      	lsrs	r3, r3, #2
 800afe8:	f7f8 fec0 	bl	8003d6c <HAL_DMA_Start_IT>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d01a      	beq.n	800b028 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f022 021a 	bic.w	r2, r2, #26
 800b000:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4a19      	ldr	r2, [pc, #100]	@ (800b06c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b008:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b00e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2201      	movs	r2, #1
 800b01a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2200      	movs	r2, #0
 800b022:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	e018      	b.n	800b05a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b028:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b02c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	025b      	lsls	r3, r3, #9
 800b032:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b034:	2390      	movs	r3, #144	@ 0x90
 800b036:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800b038:	2300      	movs	r3, #0
 800b03a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b03c:	2300      	movs	r3, #0
 800b03e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800b040:	2301      	movs	r3, #1
 800b042:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f107 0210 	add.w	r2, r7, #16
 800b04c:	4611      	mov	r1, r2
 800b04e:	4618      	mov	r0, r3
 800b050:	f002 fe48 	bl	800dce4 <SDMMC_ConfigData>

      return HAL_OK;
 800b054:	2300      	movs	r3, #0
 800b056:	e000      	b.n	800b05a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800b058:	2302      	movs	r3, #2
  }
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3730      	adds	r7, #48	@ 0x30
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop
 800b064:	0800b599 	.word	0x0800b599
 800b068:	0800b635 	.word	0x0800b635
 800b06c:	004005ff 	.word	0x004005ff

0800b070 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b078:	bf00      	nop
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b092:	0f9b      	lsrs	r3, r3, #30
 800b094:	b2da      	uxtb	r2, r3
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b09e:	0e9b      	lsrs	r3, r3, #26
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	f003 030f 	and.w	r3, r3, #15
 800b0a6:	b2da      	uxtb	r2, r3
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0b0:	0e1b      	lsrs	r3, r3, #24
 800b0b2:	b2db      	uxtb	r3, r3
 800b0b4:	f003 0303 	and.w	r3, r3, #3
 800b0b8:	b2da      	uxtb	r2, r3
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0c2:	0c1b      	lsrs	r3, r3, #16
 800b0c4:	b2da      	uxtb	r2, r3
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0ce:	0a1b      	lsrs	r3, r3, #8
 800b0d0:	b2da      	uxtb	r2, r3
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0da:	b2da      	uxtb	r2, r3
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b0e4:	0d1b      	lsrs	r3, r3, #20
 800b0e6:	b29a      	uxth	r2, r3
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b0f0:	0c1b      	lsrs	r3, r3, #16
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	f003 030f 	and.w	r3, r3, #15
 800b0f8:	b2da      	uxtb	r2, r3
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b102:	0bdb      	lsrs	r3, r3, #15
 800b104:	b2db      	uxtb	r3, r3
 800b106:	f003 0301 	and.w	r3, r3, #1
 800b10a:	b2da      	uxtb	r2, r3
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b114:	0b9b      	lsrs	r3, r3, #14
 800b116:	b2db      	uxtb	r3, r3
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	b2da      	uxtb	r2, r3
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b126:	0b5b      	lsrs	r3, r3, #13
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	f003 0301 	and.w	r3, r3, #1
 800b12e:	b2da      	uxtb	r2, r3
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b138:	0b1b      	lsrs	r3, r3, #12
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	f003 0301 	and.w	r3, r3, #1
 800b140:	b2da      	uxtb	r2, r3
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	2200      	movs	r2, #0
 800b14a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b150:	2b00      	cmp	r3, #0
 800b152:	d163      	bne.n	800b21c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b158:	009a      	lsls	r2, r3, #2
 800b15a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800b15e:	4013      	ands	r3, r2
 800b160:	687a      	ldr	r2, [r7, #4]
 800b162:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800b164:	0f92      	lsrs	r2, r2, #30
 800b166:	431a      	orrs	r2, r3
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b170:	0edb      	lsrs	r3, r3, #27
 800b172:	b2db      	uxtb	r3, r3
 800b174:	f003 0307 	and.w	r3, r3, #7
 800b178:	b2da      	uxtb	r2, r3
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b182:	0e1b      	lsrs	r3, r3, #24
 800b184:	b2db      	uxtb	r3, r3
 800b186:	f003 0307 	and.w	r3, r3, #7
 800b18a:	b2da      	uxtb	r2, r3
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b194:	0d5b      	lsrs	r3, r3, #21
 800b196:	b2db      	uxtb	r3, r3
 800b198:	f003 0307 	and.w	r3, r3, #7
 800b19c:	b2da      	uxtb	r2, r3
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1a6:	0c9b      	lsrs	r3, r3, #18
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	f003 0307 	and.w	r3, r3, #7
 800b1ae:	b2da      	uxtb	r2, r3
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1b8:	0bdb      	lsrs	r3, r3, #15
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	f003 0307 	and.w	r3, r3, #7
 800b1c0:	b2da      	uxtb	r2, r3
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	691b      	ldr	r3, [r3, #16]
 800b1ca:	1c5a      	adds	r2, r3, #1
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	7e1b      	ldrb	r3, [r3, #24]
 800b1d4:	b2db      	uxtb	r3, r3
 800b1d6:	f003 0307 	and.w	r3, r3, #7
 800b1da:	3302      	adds	r3, #2
 800b1dc:	2201      	movs	r2, #1
 800b1de:	fa02 f303 	lsl.w	r3, r2, r3
 800b1e2:	687a      	ldr	r2, [r7, #4]
 800b1e4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800b1e6:	fb03 f202 	mul.w	r2, r3, r2
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	7a1b      	ldrb	r3, [r3, #8]
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	f003 030f 	and.w	r3, r3, #15
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	409a      	lsls	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800b208:	0a52      	lsrs	r2, r2, #9
 800b20a:	fb03 f202 	mul.w	r2, r3, r2
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b218:	661a      	str	r2, [r3, #96]	@ 0x60
 800b21a:	e031      	b.n	800b280 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b220:	2b01      	cmp	r3, #1
 800b222:	d11d      	bne.n	800b260 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b228:	041b      	lsls	r3, r3, #16
 800b22a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b232:	0c1b      	lsrs	r3, r3, #16
 800b234:	431a      	orrs	r2, r3
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	691b      	ldr	r3, [r3, #16]
 800b23e:	3301      	adds	r3, #1
 800b240:	029a      	lsls	r2, r3, #10
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b254:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	661a      	str	r2, [r3, #96]	@ 0x60
 800b25e:	e00f      	b.n	800b280 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	4a58      	ldr	r2, [pc, #352]	@ (800b3c8 <HAL_SD_GetCardCSD+0x344>)
 800b266:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b26c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800b27c:	2301      	movs	r3, #1
 800b27e:	e09d      	b.n	800b3bc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b284:	0b9b      	lsrs	r3, r3, #14
 800b286:	b2db      	uxtb	r3, r3
 800b288:	f003 0301 	and.w	r3, r3, #1
 800b28c:	b2da      	uxtb	r2, r3
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b296:	09db      	lsrs	r3, r3, #7
 800b298:	b2db      	uxtb	r3, r3
 800b29a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b29e:	b2da      	uxtb	r2, r3
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2a8:	b2db      	uxtb	r3, r3
 800b2aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2ae:	b2da      	uxtb	r2, r3
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2b8:	0fdb      	lsrs	r3, r3, #31
 800b2ba:	b2da      	uxtb	r2, r3
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2c4:	0f5b      	lsrs	r3, r3, #29
 800b2c6:	b2db      	uxtb	r3, r3
 800b2c8:	f003 0303 	and.w	r3, r3, #3
 800b2cc:	b2da      	uxtb	r2, r3
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2d6:	0e9b      	lsrs	r3, r3, #26
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	f003 0307 	and.w	r3, r3, #7
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2e8:	0d9b      	lsrs	r3, r3, #22
 800b2ea:	b2db      	uxtb	r3, r3
 800b2ec:	f003 030f 	and.w	r3, r3, #15
 800b2f0:	b2da      	uxtb	r2, r3
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2fa:	0d5b      	lsrs	r3, r3, #21
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	f003 0301 	and.w	r3, r3, #1
 800b302:	b2da      	uxtb	r2, r3
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b316:	0c1b      	lsrs	r3, r3, #16
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	f003 0301 	and.w	r3, r3, #1
 800b31e:	b2da      	uxtb	r2, r3
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b32a:	0bdb      	lsrs	r3, r3, #15
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	f003 0301 	and.w	r3, r3, #1
 800b332:	b2da      	uxtb	r2, r3
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b33e:	0b9b      	lsrs	r3, r3, #14
 800b340:	b2db      	uxtb	r3, r3
 800b342:	f003 0301 	and.w	r3, r3, #1
 800b346:	b2da      	uxtb	r2, r3
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b352:	0b5b      	lsrs	r3, r3, #13
 800b354:	b2db      	uxtb	r3, r3
 800b356:	f003 0301 	and.w	r3, r3, #1
 800b35a:	b2da      	uxtb	r2, r3
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b366:	0b1b      	lsrs	r3, r3, #12
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	f003 0301 	and.w	r3, r3, #1
 800b36e:	b2da      	uxtb	r2, r3
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b37a:	0a9b      	lsrs	r3, r3, #10
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	f003 0303 	and.w	r3, r3, #3
 800b382:	b2da      	uxtb	r2, r3
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b38e:	0a1b      	lsrs	r3, r3, #8
 800b390:	b2db      	uxtb	r3, r3
 800b392:	f003 0303 	and.w	r3, r3, #3
 800b396:	b2da      	uxtb	r2, r3
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3a2:	085b      	lsrs	r3, r3, #1
 800b3a4:	b2db      	uxtb	r3, r3
 800b3a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3aa:	b2da      	uxtb	r2, r3
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800b3ba:	2300      	movs	r3, #0
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr
 800b3c8:	004005ff 	.word	0x004005ff

0800b3cc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	370c      	adds	r7, #12
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b424:	b5b0      	push	{r4, r5, r7, lr}
 800b426:	b08e      	sub	sp, #56	@ 0x38
 800b428:	af04      	add	r7, sp, #16
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800b42e:	2300      	movs	r3, #0
 800b430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2203      	movs	r2, #3
 800b438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b440:	2b03      	cmp	r3, #3
 800b442:	d02e      	beq.n	800b4a2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b44a:	d106      	bne.n	800b45a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b450:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	639a      	str	r2, [r3, #56]	@ 0x38
 800b458:	e029      	b.n	800b4ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b460:	d10a      	bne.n	800b478 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fabc 	bl	800b9e0 <SD_WideBus_Enable>
 800b468:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b46e:	6a3b      	ldr	r3, [r7, #32]
 800b470:	431a      	orrs	r2, r3
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	639a      	str	r2, [r3, #56]	@ 0x38
 800b476:	e01a      	b.n	800b4ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d10a      	bne.n	800b494 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 faf9 	bl	800ba76 <SD_WideBus_Disable>
 800b484:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b48a:	6a3b      	ldr	r3, [r7, #32]
 800b48c:	431a      	orrs	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	639a      	str	r2, [r3, #56]	@ 0x38
 800b492:	e00c      	b.n	800b4ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b498:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	639a      	str	r2, [r3, #56]	@ 0x38
 800b4a0:	e005      	b.n	800b4ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4a6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00b      	beq.n	800b4ce <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a26      	ldr	r2, [pc, #152]	@ (800b554 <HAL_SD_ConfigWideBusOperation+0x130>)
 800b4bc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b4cc:	e01f      	b.n	800b50e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	68db      	ldr	r3, [r3, #12]
 800b4de:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	695b      	ldr	r3, [r3, #20]
 800b4e8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	699b      	ldr	r3, [r3, #24]
 800b4ee:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681d      	ldr	r5, [r3, #0]
 800b4f4:	466c      	mov	r4, sp
 800b4f6:	f107 0314 	add.w	r3, r7, #20
 800b4fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b4fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b502:	f107 0308 	add.w	r3, r7, #8
 800b506:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b508:	4628      	mov	r0, r5
 800b50a:	f002 fb4b 	bl	800dba4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b516:	4618      	mov	r0, r3
 800b518:	f002 fc10 	bl	800dd3c <SDMMC_CmdBlockLength>
 800b51c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b51e:	6a3b      	ldr	r3, [r7, #32]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00c      	beq.n	800b53e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4a0a      	ldr	r2, [pc, #40]	@ (800b554 <HAL_SD_ConfigWideBusOperation+0x130>)
 800b52a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b530:	6a3b      	ldr	r3, [r7, #32]
 800b532:	431a      	orrs	r2, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2201      	movs	r2, #1
 800b542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800b546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3728      	adds	r7, #40	@ 0x28
 800b54e:	46bd      	mov	sp, r7
 800b550:	bdb0      	pop	{r4, r5, r7, pc}
 800b552:	bf00      	nop
 800b554:	004005ff 	.word	0x004005ff

0800b558 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b086      	sub	sp, #24
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b560:	2300      	movs	r3, #0
 800b562:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b564:	f107 030c 	add.w	r3, r7, #12
 800b568:	4619      	mov	r1, r3
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 fa10 	bl	800b990 <SD_SendStatus>
 800b570:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d005      	beq.n	800b584 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	431a      	orrs	r2, r3
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	0a5b      	lsrs	r3, r3, #9
 800b588:	f003 030f 	and.w	r3, r3, #15
 800b58c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b58e:	693b      	ldr	r3, [r7, #16]
}
 800b590:	4618      	mov	r0, r3
 800b592:	3718      	adds	r7, #24
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b598:	b480      	push	{r7}
 800b59a:	b085      	sub	sp, #20
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b5b4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800b5b6:	bf00      	nop
 800b5b8:	3714      	adds	r7, #20
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c0:	4770      	bx	lr

0800b5c2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5c2:	b580      	push	{r7, lr}
 800b5c4:	b084      	sub	sp, #16
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ce:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5d4:	2b82      	cmp	r3, #130	@ 0x82
 800b5d6:	d111      	bne.n	800b5fc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f002 fc57 	bl	800de90 <SDMMC_CmdStopTransfer>
 800b5e2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d008      	beq.n	800b5fc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	431a      	orrs	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f7ff fd3a 	bl	800b070 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f022 0208 	bic.w	r2, r2, #8
 800b60a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b614:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2201      	movs	r2, #1
 800b61a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2200      	movs	r2, #0
 800b622:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f004 fa0b 	bl	800fa40 <HAL_SD_RxCpltCallback>
#endif
}
 800b62a:	bf00      	nop
 800b62c:	3710      	adds	r7, #16
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
	...

0800b634 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b086      	sub	sp, #24
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b640:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7f8 fd7c 	bl	8004140 <HAL_DMA_GetError>
 800b648:	4603      	mov	r3, r0
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d03e      	beq.n	800b6cc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b654:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b65a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b65c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	2b01      	cmp	r3, #1
 800b662:	d002      	beq.n	800b66a <SD_DMAError+0x36>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2b01      	cmp	r3, #1
 800b668:	d12d      	bne.n	800b6c6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	4a19      	ldr	r2, [pc, #100]	@ (800b6d4 <SD_DMAError+0xa0>)
 800b670:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800b680:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b686:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b68e:	6978      	ldr	r0, [r7, #20]
 800b690:	f7ff ff62 	bl	800b558 <HAL_SD_GetCardState>
 800b694:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	2b06      	cmp	r3, #6
 800b69a:	d002      	beq.n	800b6a2 <SD_DMAError+0x6e>
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2b05      	cmp	r3, #5
 800b6a0:	d10a      	bne.n	800b6b8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f002 fbf2 	bl	800de90 <SDMMC_CmdStopTransfer>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b2:	431a      	orrs	r2, r3
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b6c6:	6978      	ldr	r0, [r7, #20]
 800b6c8:	f7ff fcd2 	bl	800b070 <HAL_SD_ErrorCallback>
#endif
  }
}
 800b6cc:	bf00      	nop
 800b6ce:	3718      	adds	r7, #24
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	004005ff 	.word	0x004005ff

0800b6d8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b6d8:	b5b0      	push	{r4, r5, r7, lr}
 800b6da:	b094      	sub	sp, #80	@ 0x50
 800b6dc:	af04      	add	r7, sp, #16
 800b6de:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f002 faa2 	bl	800dc32 <SDMMC_GetPowerState>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d102      	bne.n	800b6fa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b6f4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800b6f8:	e0b8      	b.n	800b86c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6fe:	2b03      	cmp	r3, #3
 800b700:	d02f      	beq.n	800b762 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4618      	mov	r0, r3
 800b708:	f002 fccd 	bl	800e0a6 <SDMMC_CmdSendCID>
 800b70c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b710:	2b00      	cmp	r3, #0
 800b712:	d001      	beq.n	800b718 <SD_InitCard+0x40>
    {
      return errorstate;
 800b714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b716:	e0a9      	b.n	800b86c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2100      	movs	r1, #0
 800b71e:	4618      	mov	r0, r3
 800b720:	f002 facd 	bl	800dcbe <SDMMC_GetResponse>
 800b724:	4602      	mov	r2, r0
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2104      	movs	r1, #4
 800b730:	4618      	mov	r0, r3
 800b732:	f002 fac4 	bl	800dcbe <SDMMC_GetResponse>
 800b736:	4602      	mov	r2, r0
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	2108      	movs	r1, #8
 800b742:	4618      	mov	r0, r3
 800b744:	f002 fabb 	bl	800dcbe <SDMMC_GetResponse>
 800b748:	4602      	mov	r2, r0
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	210c      	movs	r1, #12
 800b754:	4618      	mov	r0, r3
 800b756:	f002 fab2 	bl	800dcbe <SDMMC_GetResponse>
 800b75a:	4602      	mov	r2, r0
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b766:	2b03      	cmp	r3, #3
 800b768:	d00d      	beq.n	800b786 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f107 020e 	add.w	r2, r7, #14
 800b772:	4611      	mov	r1, r2
 800b774:	4618      	mov	r0, r3
 800b776:	f002 fcd3 	bl	800e120 <SDMMC_CmdSetRelAdd>
 800b77a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b77c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d001      	beq.n	800b786 <SD_InitCard+0xae>
    {
      return errorstate;
 800b782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b784:	e072      	b.n	800b86c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b78a:	2b03      	cmp	r3, #3
 800b78c:	d036      	beq.n	800b7fc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b78e:	89fb      	ldrh	r3, [r7, #14]
 800b790:	461a      	mov	r2, r3
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b79e:	041b      	lsls	r3, r3, #16
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	f002 fc9d 	bl	800e0e2 <SDMMC_CmdSendCSD>
 800b7a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b7aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d001      	beq.n	800b7b4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800b7b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7b2:	e05b      	b.n	800b86c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f002 fa7f 	bl	800dcbe <SDMMC_GetResponse>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2104      	movs	r1, #4
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f002 fa76 	bl	800dcbe <SDMMC_GetResponse>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	2108      	movs	r1, #8
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f002 fa6d 	bl	800dcbe <SDMMC_GetResponse>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	210c      	movs	r1, #12
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f002 fa64 	bl	800dcbe <SDMMC_GetResponse>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2104      	movs	r1, #4
 800b802:	4618      	mov	r0, r3
 800b804:	f002 fa5b 	bl	800dcbe <SDMMC_GetResponse>
 800b808:	4603      	mov	r3, r0
 800b80a:	0d1a      	lsrs	r2, r3, #20
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b810:	f107 0310 	add.w	r3, r7, #16
 800b814:	4619      	mov	r1, r3
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f7ff fc34 	bl	800b084 <HAL_SD_GetCardCSD>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d002      	beq.n	800b828 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b822:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b826:	e021      	b.n	800b86c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6819      	ldr	r1, [r3, #0]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b830:	041b      	lsls	r3, r3, #16
 800b832:	2200      	movs	r2, #0
 800b834:	461c      	mov	r4, r3
 800b836:	4615      	mov	r5, r2
 800b838:	4622      	mov	r2, r4
 800b83a:	462b      	mov	r3, r5
 800b83c:	4608      	mov	r0, r1
 800b83e:	f002 fb49 	bl	800ded4 <SDMMC_CmdSelDesel>
 800b842:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b846:	2b00      	cmp	r3, #0
 800b848:	d001      	beq.n	800b84e <SD_InitCard+0x176>
  {
    return errorstate;
 800b84a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b84c:	e00e      	b.n	800b86c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681d      	ldr	r5, [r3, #0]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	466c      	mov	r4, sp
 800b856:	f103 0210 	add.w	r2, r3, #16
 800b85a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b85c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b860:	3304      	adds	r3, #4
 800b862:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b864:	4628      	mov	r0, r5
 800b866:	f002 f99d 	bl	800dba4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3740      	adds	r7, #64	@ 0x40
 800b870:	46bd      	mov	sp, r7
 800b872:	bdb0      	pop	{r4, r5, r7, pc}

0800b874 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b086      	sub	sp, #24
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b87c:	2300      	movs	r3, #0
 800b87e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b880:	2300      	movs	r3, #0
 800b882:	617b      	str	r3, [r7, #20]
 800b884:	2300      	movs	r3, #0
 800b886:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4618      	mov	r0, r3
 800b88e:	f002 fb44 	bl	800df1a <SDMMC_CmdGoIdleState>
 800b892:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d001      	beq.n	800b89e <SD_PowerON+0x2a>
  {
    return errorstate;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	e072      	b.n	800b984 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f002 fb57 	bl	800df56 <SDMMC_CmdOperCond>
 800b8a8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d00d      	beq.n	800b8cc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f002 fb2d 	bl	800df1a <SDMMC_CmdGoIdleState>
 800b8c0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d004      	beq.n	800b8d2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	e05b      	b.n	800b984 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d137      	bne.n	800b94a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2100      	movs	r1, #0
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f002 fb57 	bl	800df94 <SDMMC_CmdAppCommand>
 800b8e6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d02d      	beq.n	800b94a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b8ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b8f2:	e047      	b.n	800b984 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2100      	movs	r1, #0
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f002 fb4a 	bl	800df94 <SDMMC_CmdAppCommand>
 800b900:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d001      	beq.n	800b90c <SD_PowerON+0x98>
    {
      return errorstate;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	e03b      	b.n	800b984 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	491e      	ldr	r1, [pc, #120]	@ (800b98c <SD_PowerON+0x118>)
 800b912:	4618      	mov	r0, r3
 800b914:	f002 fb60 	bl	800dfd8 <SDMMC_CmdAppOperCommand>
 800b918:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d002      	beq.n	800b926 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b920:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b924:	e02e      	b.n	800b984 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2100      	movs	r1, #0
 800b92c:	4618      	mov	r0, r3
 800b92e:	f002 f9c6 	bl	800dcbe <SDMMC_GetResponse>
 800b932:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	0fdb      	lsrs	r3, r3, #31
 800b938:	2b01      	cmp	r3, #1
 800b93a:	d101      	bne.n	800b940 <SD_PowerON+0xcc>
 800b93c:	2301      	movs	r3, #1
 800b93e:	e000      	b.n	800b942 <SD_PowerON+0xce>
 800b940:	2300      	movs	r3, #0
 800b942:	613b      	str	r3, [r7, #16]

    count++;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	3301      	adds	r3, #1
 800b948:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b950:	4293      	cmp	r3, r2
 800b952:	d802      	bhi.n	800b95a <SD_PowerON+0xe6>
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d0cc      	beq.n	800b8f4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b960:	4293      	cmp	r3, r2
 800b962:	d902      	bls.n	800b96a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b964:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b968:	e00c      	b.n	800b984 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b970:	2b00      	cmp	r3, #0
 800b972:	d003      	beq.n	800b97c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2201      	movs	r2, #1
 800b978:	645a      	str	r2, [r3, #68]	@ 0x44
 800b97a:	e002      	b.n	800b982 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3718      	adds	r7, #24
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	c1100000 	.word	0xc1100000

0800b990 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d102      	bne.n	800b9a6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b9a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b9a4:	e018      	b.n	800b9d8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681a      	ldr	r2, [r3, #0]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9ae:	041b      	lsls	r3, r3, #16
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	4610      	mov	r0, r2
 800b9b4:	f002 fbd5 	bl	800e162 <SDMMC_CmdSendStatus>
 800b9b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d001      	beq.n	800b9c4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	e009      	b.n	800b9d8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f002 f977 	bl	800dcbe <SDMMC_GetResponse>
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3710      	adds	r7, #16
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b086      	sub	sp, #24
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f002 f961 	bl	800dcbe <SDMMC_GetResponse>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba06:	d102      	bne.n	800ba0e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ba08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ba0c:	e02f      	b.n	800ba6e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ba0e:	f107 030c 	add.w	r3, r7, #12
 800ba12:	4619      	mov	r1, r3
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	f000 f879 	bl	800bb0c <SD_FindSCR>
 800ba1a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d001      	beq.n	800ba26 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	e023      	b.n	800ba6e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d01c      	beq.n	800ba6a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba38:	041b      	lsls	r3, r3, #16
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	4610      	mov	r0, r2
 800ba3e:	f002 faa9 	bl	800df94 <SDMMC_CmdAppCommand>
 800ba42:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d001      	beq.n	800ba4e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	e00f      	b.n	800ba6e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2102      	movs	r1, #2
 800ba54:	4618      	mov	r0, r3
 800ba56:	f002 fae3 	bl	800e020 <SDMMC_CmdBusWidth>
 800ba5a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d001      	beq.n	800ba66 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	e003      	b.n	800ba6e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ba66:	2300      	movs	r3, #0
 800ba68:	e001      	b.n	800ba6e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba6a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3718      	adds	r7, #24
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b086      	sub	sp, #24
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ba7e:	2300      	movs	r3, #0
 800ba80:	60fb      	str	r3, [r7, #12]
 800ba82:	2300      	movs	r3, #0
 800ba84:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f002 f916 	bl	800dcbe <SDMMC_GetResponse>
 800ba92:	4603      	mov	r3, r0
 800ba94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba9c:	d102      	bne.n	800baa4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ba9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800baa2:	e02f      	b.n	800bb04 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800baa4:	f107 030c 	add.w	r3, r7, #12
 800baa8:	4619      	mov	r1, r3
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 f82e 	bl	800bb0c <SD_FindSCR>
 800bab0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d001      	beq.n	800babc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	e023      	b.n	800bb04 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d01c      	beq.n	800bb00 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681a      	ldr	r2, [r3, #0]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bace:	041b      	lsls	r3, r3, #16
 800bad0:	4619      	mov	r1, r3
 800bad2:	4610      	mov	r0, r2
 800bad4:	f002 fa5e 	bl	800df94 <SDMMC_CmdAppCommand>
 800bad8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d001      	beq.n	800bae4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	e00f      	b.n	800bb04 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	2100      	movs	r1, #0
 800baea:	4618      	mov	r0, r3
 800baec:	f002 fa98 	bl	800e020 <SDMMC_CmdBusWidth>
 800baf0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d001      	beq.n	800bafc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	e003      	b.n	800bb04 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bafc:	2300      	movs	r3, #0
 800bafe:	e001      	b.n	800bb04 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bb00:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3718      	adds	r7, #24
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800bb0c:	b590      	push	{r4, r7, lr}
 800bb0e:	b08f      	sub	sp, #60	@ 0x3c
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bb16:	f7f7 faed 	bl	80030f4 <HAL_GetTick>
 800bb1a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800bb20:	2300      	movs	r3, #0
 800bb22:	60bb      	str	r3, [r7, #8]
 800bb24:	2300      	movs	r3, #0
 800bb26:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2108      	movs	r1, #8
 800bb32:	4618      	mov	r0, r3
 800bb34:	f002 f902 	bl	800dd3c <SDMMC_CmdBlockLength>
 800bb38:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d001      	beq.n	800bb44 <SD_FindSCR+0x38>
  {
    return errorstate;
 800bb40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb42:	e0b2      	b.n	800bcaa <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb4c:	041b      	lsls	r3, r3, #16
 800bb4e:	4619      	mov	r1, r3
 800bb50:	4610      	mov	r0, r2
 800bb52:	f002 fa1f 	bl	800df94 <SDMMC_CmdAppCommand>
 800bb56:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d001      	beq.n	800bb62 <SD_FindSCR+0x56>
  {
    return errorstate;
 800bb5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb60:	e0a3      	b.n	800bcaa <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bb62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb66:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800bb68:	2308      	movs	r3, #8
 800bb6a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800bb6c:	2330      	movs	r3, #48	@ 0x30
 800bb6e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bb70:	2302      	movs	r3, #2
 800bb72:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bb74:	2300      	movs	r3, #0
 800bb76:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f107 0210 	add.w	r2, r7, #16
 800bb84:	4611      	mov	r1, r2
 800bb86:	4618      	mov	r0, r3
 800bb88:	f002 f8ac 	bl	800dce4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4618      	mov	r0, r3
 800bb92:	f002 fa67 	bl	800e064 <SDMMC_CmdSendSCR>
 800bb96:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d02a      	beq.n	800bbf4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800bb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba0:	e083      	b.n	800bcaa <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d00f      	beq.n	800bbd0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6819      	ldr	r1, [r3, #0]
 800bbb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	f107 0208 	add.w	r2, r7, #8
 800bbbc:	18d4      	adds	r4, r2, r3
 800bbbe:	4608      	mov	r0, r1
 800bbc0:	f002 f81c 	bl	800dbfc <SDMMC_ReadFIFO>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	6023      	str	r3, [r4, #0]
      index++;
 800bbc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbca:	3301      	adds	r3, #1
 800bbcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbce:	e006      	b.n	800bbde <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d012      	beq.n	800bc04 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800bbde:	f7f7 fa89 	bl	80030f4 <HAL_GetTick>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bbec:	d102      	bne.n	800bbf4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800bbee:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bbf2:	e05a      	b.n	800bcaa <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbfa:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d0cf      	beq.n	800bba2 <SD_FindSCR+0x96>
 800bc02:	e000      	b.n	800bc06 <SD_FindSCR+0xfa>
      break;
 800bc04:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc0c:	f003 0308 	and.w	r3, r3, #8
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d005      	beq.n	800bc20 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	2208      	movs	r2, #8
 800bc1a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bc1c:	2308      	movs	r3, #8
 800bc1e:	e044      	b.n	800bcaa <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc26:	f003 0302 	and.w	r3, r3, #2
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d005      	beq.n	800bc3a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2202      	movs	r2, #2
 800bc34:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bc36:	2302      	movs	r3, #2
 800bc38:	e037      	b.n	800bcaa <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc40:	f003 0320 	and.w	r3, r3, #32
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d005      	beq.n	800bc54 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	2220      	movs	r2, #32
 800bc4e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800bc50:	2320      	movs	r3, #32
 800bc52:	e02a      	b.n	800bcaa <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f240 523a 	movw	r2, #1338	@ 0x53a
 800bc5c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	061a      	lsls	r2, r3, #24
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	021b      	lsls	r3, r3, #8
 800bc66:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bc6a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	0a1b      	lsrs	r3, r3, #8
 800bc70:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc74:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	0e1b      	lsrs	r3, r3, #24
 800bc7a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc7e:	601a      	str	r2, [r3, #0]
    scr++;
 800bc80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc82:	3304      	adds	r3, #4
 800bc84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	061a      	lsls	r2, r3, #24
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	021b      	lsls	r3, r3, #8
 800bc8e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bc92:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	0a1b      	lsrs	r3, r3, #8
 800bc98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bc9c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	0e1b      	lsrs	r3, r3, #24
 800bca2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800bca8:	2300      	movs	r3, #0
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	373c      	adds	r7, #60	@ 0x3c
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd90      	pop	{r4, r7, pc}

0800bcb2 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b082      	sub	sp, #8
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d101      	bne.n	800bcc6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e025      	b.n	800bd12 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800bccc:	b2db      	uxtb	r3, r3
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d106      	bne.n	800bce0 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f7f6 ffbc 	bl	8002c58 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2202      	movs	r2, #2
 800bce4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	3304      	adds	r3, #4
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	4610      	mov	r0, r2
 800bcf4:	f001 fe90 	bl	800da18 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6818      	ldr	r0, [r3, #0]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	461a      	mov	r2, r3
 800bd02:	6839      	ldr	r1, [r7, #0]
 800bd04:	f001 fee4 	bl	800dad0 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2201      	movs	r2, #1
 800bd0c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bd10:	2300      	movs	r3, #0
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3708      	adds	r7, #8
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
	...

0800bd1c <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d101      	bne.n	800bd2e <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e04c      	b.n	800bdc8 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd34:	b2db      	uxtb	r3, r3
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d106      	bne.n	800bd48 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7f6 fc0e 	bl	8002564 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f022 0203 	bic.w	r2, r2, #3
 800bd5e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800bd68:	68fa      	ldr	r2, [r7, #12]
 800bd6a:	4b19      	ldr	r3, [pc, #100]	@ (800bdd0 <HAL_SPDIFRX_Init+0xb4>)
 800bd6c:	4013      	ands	r3, r2
 800bd6e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800bd78:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800bd7e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800bd84:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800bd8a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800bd90:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800bd96:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800bd9c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800bda2:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800bda8:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	4313      	orrs	r3, r2
 800bdae:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	68fa      	ldr	r2, [r7, #12]
 800bdb6:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2201      	movs	r2, #1
 800bdc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800bdc6:	2300      	movs	r3, #0
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3710      	adds	r7, #16
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	fff88407 	.word	0xfff88407

0800bdd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d101      	bne.n	800bde6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bde2:	2301      	movs	r3, #1
 800bde4:	e09d      	b.n	800bf22 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d108      	bne.n	800be00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bdf6:	d009      	beq.n	800be0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	61da      	str	r2, [r3, #28]
 800bdfe:	e005      	b.n	800be0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2200      	movs	r2, #0
 800be04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800be18:	b2db      	uxtb	r3, r3
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d106      	bne.n	800be2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2200      	movs	r2, #0
 800be22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f7f6 fc00 	bl	800262c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2202      	movs	r2, #2
 800be30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	68db      	ldr	r3, [r3, #12]
 800be48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be4c:	d902      	bls.n	800be54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800be4e:	2300      	movs	r3, #0
 800be50:	60fb      	str	r3, [r7, #12]
 800be52:	e002      	b.n	800be5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800be54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	68db      	ldr	r3, [r3, #12]
 800be5e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800be62:	d007      	beq.n	800be74 <HAL_SPI_Init+0xa0>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	68db      	ldr	r3, [r3, #12]
 800be68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be6c:	d002      	beq.n	800be74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800be84:	431a      	orrs	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	691b      	ldr	r3, [r3, #16]
 800be8a:	f003 0302 	and.w	r3, r3, #2
 800be8e:	431a      	orrs	r2, r3
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	695b      	ldr	r3, [r3, #20]
 800be94:	f003 0301 	and.w	r3, r3, #1
 800be98:	431a      	orrs	r2, r3
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	699b      	ldr	r3, [r3, #24]
 800be9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bea2:	431a      	orrs	r2, r3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	69db      	ldr	r3, [r3, #28]
 800bea8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800beac:	431a      	orrs	r2, r3
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6a1b      	ldr	r3, [r3, #32]
 800beb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800beb6:	ea42 0103 	orr.w	r1, r2, r3
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bebe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	430a      	orrs	r2, r1
 800bec8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	699b      	ldr	r3, [r3, #24]
 800bece:	0c1b      	lsrs	r3, r3, #16
 800bed0:	f003 0204 	and.w	r2, r3, #4
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bed8:	f003 0310 	and.w	r3, r3, #16
 800bedc:	431a      	orrs	r2, r3
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bee2:	f003 0308 	and.w	r3, r3, #8
 800bee6:	431a      	orrs	r2, r3
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	68db      	ldr	r3, [r3, #12]
 800beec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bef0:	ea42 0103 	orr.w	r1, r2, r3
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	430a      	orrs	r2, r1
 800bf00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	69da      	ldr	r2, [r3, #28]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bf10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2200      	movs	r2, #0
 800bf16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3710      	adds	r7, #16
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}

0800bf2a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf2a:	b580      	push	{r7, lr}
 800bf2c:	b082      	sub	sp, #8
 800bf2e:	af00      	add	r7, sp, #0
 800bf30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d101      	bne.n	800bf3c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	e049      	b.n	800bfd0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d106      	bne.n	800bf56 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f7f6 fbcd 	bl	80026f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2202      	movs	r2, #2
 800bf5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681a      	ldr	r2, [r3, #0]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	3304      	adds	r3, #4
 800bf66:	4619      	mov	r1, r3
 800bf68:	4610      	mov	r0, r2
 800bf6a:	f000 fc11 	bl	800c790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2201      	movs	r2, #1
 800bf7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2201      	movs	r2, #1
 800bf82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2201      	movs	r2, #1
 800bf92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2201      	movs	r2, #1
 800bf9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2201      	movs	r2, #1
 800bfa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2201      	movs	r2, #1
 800bfba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3708      	adds	r7, #8
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b085      	sub	sp, #20
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d001      	beq.n	800bff0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bfec:	2301      	movs	r3, #1
 800bfee:	e054      	b.n	800c09a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2202      	movs	r2, #2
 800bff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	68da      	ldr	r2, [r3, #12]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f042 0201 	orr.w	r2, r2, #1
 800c006:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	4a26      	ldr	r2, [pc, #152]	@ (800c0a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d022      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c01a:	d01d      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a22      	ldr	r2, [pc, #136]	@ (800c0ac <HAL_TIM_Base_Start_IT+0xd4>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d018      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	4a21      	ldr	r2, [pc, #132]	@ (800c0b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d013      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	4a1f      	ldr	r2, [pc, #124]	@ (800c0b4 <HAL_TIM_Base_Start_IT+0xdc>)
 800c036:	4293      	cmp	r3, r2
 800c038:	d00e      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a1e      	ldr	r2, [pc, #120]	@ (800c0b8 <HAL_TIM_Base_Start_IT+0xe0>)
 800c040:	4293      	cmp	r3, r2
 800c042:	d009      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	4a1c      	ldr	r2, [pc, #112]	@ (800c0bc <HAL_TIM_Base_Start_IT+0xe4>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d004      	beq.n	800c058 <HAL_TIM_Base_Start_IT+0x80>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4a1b      	ldr	r2, [pc, #108]	@ (800c0c0 <HAL_TIM_Base_Start_IT+0xe8>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d115      	bne.n	800c084 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	689a      	ldr	r2, [r3, #8]
 800c05e:	4b19      	ldr	r3, [pc, #100]	@ (800c0c4 <HAL_TIM_Base_Start_IT+0xec>)
 800c060:	4013      	ands	r3, r2
 800c062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	2b06      	cmp	r3, #6
 800c068:	d015      	beq.n	800c096 <HAL_TIM_Base_Start_IT+0xbe>
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c070:	d011      	beq.n	800c096 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f042 0201 	orr.w	r2, r2, #1
 800c080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c082:	e008      	b.n	800c096 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	681a      	ldr	r2, [r3, #0]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f042 0201 	orr.w	r2, r2, #1
 800c092:	601a      	str	r2, [r3, #0]
 800c094:	e000      	b.n	800c098 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c096:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c098:	2300      	movs	r3, #0
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	3714      	adds	r7, #20
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	40010000 	.word	0x40010000
 800c0ac:	40000400 	.word	0x40000400
 800c0b0:	40000800 	.word	0x40000800
 800c0b4:	40000c00 	.word	0x40000c00
 800c0b8:	40010400 	.word	0x40010400
 800c0bc:	40014000 	.word	0x40014000
 800c0c0:	40001800 	.word	0x40001800
 800c0c4:	00010007 	.word	0x00010007

0800c0c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b082      	sub	sp, #8
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d101      	bne.n	800c0da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e049      	b.n	800c16e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c0e0:	b2db      	uxtb	r3, r3
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d106      	bne.n	800c0f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7f6 fb6c 	bl	80027cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2202      	movs	r2, #2
 800c0f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	3304      	adds	r3, #4
 800c104:	4619      	mov	r1, r3
 800c106:	4610      	mov	r0, r2
 800c108:	f000 fb42 	bl	800c790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2201      	movs	r2, #1
 800c110:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2201      	movs	r2, #1
 800c118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2201      	movs	r2, #1
 800c120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2201      	movs	r2, #1
 800c128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2201      	movs	r2, #1
 800c130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2201      	movs	r2, #1
 800c140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2201      	movs	r2, #1
 800c148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2201      	movs	r2, #1
 800c150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2201      	movs	r2, #1
 800c158:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2201      	movs	r2, #1
 800c160:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2201      	movs	r2, #1
 800c168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c16c:	2300      	movs	r3, #0
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3708      	adds	r7, #8
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}

0800c176 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b084      	sub	sp, #16
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68db      	ldr	r3, [r3, #12]
 800c184:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	691b      	ldr	r3, [r3, #16]
 800c18c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	f003 0302 	and.w	r3, r3, #2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d020      	beq.n	800c1da <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f003 0302 	and.w	r3, r3, #2
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d01b      	beq.n	800c1da <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f06f 0202 	mvn.w	r2, #2
 800c1aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	699b      	ldr	r3, [r3, #24]
 800c1b8:	f003 0303 	and.w	r3, r3, #3
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d003      	beq.n	800c1c8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 fac7 	bl	800c754 <HAL_TIM_IC_CaptureCallback>
 800c1c6:	e005      	b.n	800c1d4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f000 fab9 	bl	800c740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f000 faca 	bl	800c768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	f003 0304 	and.w	r3, r3, #4
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d020      	beq.n	800c226 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f003 0304 	and.w	r3, r3, #4
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d01b      	beq.n	800c226 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f06f 0204 	mvn.w	r2, #4
 800c1f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2202      	movs	r2, #2
 800c1fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	699b      	ldr	r3, [r3, #24]
 800c204:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d003      	beq.n	800c214 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f000 faa1 	bl	800c754 <HAL_TIM_IC_CaptureCallback>
 800c212:	e005      	b.n	800c220 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f000 fa93 	bl	800c740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 faa4 	bl	800c768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2200      	movs	r2, #0
 800c224:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	f003 0308 	and.w	r3, r3, #8
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d020      	beq.n	800c272 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f003 0308 	and.w	r3, r3, #8
 800c236:	2b00      	cmp	r3, #0
 800c238:	d01b      	beq.n	800c272 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f06f 0208 	mvn.w	r2, #8
 800c242:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2204      	movs	r2, #4
 800c248:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	69db      	ldr	r3, [r3, #28]
 800c250:	f003 0303 	and.w	r3, r3, #3
 800c254:	2b00      	cmp	r3, #0
 800c256:	d003      	beq.n	800c260 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f000 fa7b 	bl	800c754 <HAL_TIM_IC_CaptureCallback>
 800c25e:	e005      	b.n	800c26c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fa6d 	bl	800c740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 fa7e 	bl	800c768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2200      	movs	r2, #0
 800c270:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	f003 0310 	and.w	r3, r3, #16
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d020      	beq.n	800c2be <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	f003 0310 	and.w	r3, r3, #16
 800c282:	2b00      	cmp	r3, #0
 800c284:	d01b      	beq.n	800c2be <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f06f 0210 	mvn.w	r2, #16
 800c28e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2208      	movs	r2, #8
 800c294:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	69db      	ldr	r3, [r3, #28]
 800c29c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d003      	beq.n	800c2ac <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 fa55 	bl	800c754 <HAL_TIM_IC_CaptureCallback>
 800c2aa:	e005      	b.n	800c2b8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2ac:	6878      	ldr	r0, [r7, #4]
 800c2ae:	f000 fa47 	bl	800c740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2b2:	6878      	ldr	r0, [r7, #4]
 800c2b4:	f000 fa58 	bl	800c768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	f003 0301 	and.w	r3, r3, #1
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d00c      	beq.n	800c2e2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f003 0301 	and.w	r3, r3, #1
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d007      	beq.n	800c2e2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f06f 0201 	mvn.w	r2, #1
 800c2da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f7f5 fc7b 	bl	8001bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d104      	bne.n	800c2f6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d00c      	beq.n	800c310 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d007      	beq.n	800c310 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fef4 	bl	800d0f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00c      	beq.n	800c334 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c320:	2b00      	cmp	r3, #0
 800c322:	d007      	beq.n	800c334 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c32c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 feec 	bl	800d10c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00c      	beq.n	800c358 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c344:	2b00      	cmp	r3, #0
 800c346:	d007      	beq.n	800c358 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f000 fa12 	bl	800c77c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	f003 0320 	and.w	r3, r3, #32
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d00c      	beq.n	800c37c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f003 0320 	and.w	r3, r3, #32
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d007      	beq.n	800c37c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f06f 0220 	mvn.w	r2, #32
 800c374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 feb4 	bl	800d0e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c37c:	bf00      	nop
 800c37e:	3710      	adds	r7, #16
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c390:	2300      	movs	r3, #0
 800c392:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d101      	bne.n	800c3a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c39e:	2302      	movs	r3, #2
 800c3a0:	e0ff      	b.n	800c5a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2b14      	cmp	r3, #20
 800c3ae:	f200 80f0 	bhi.w	800c592 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c3b2:	a201      	add	r2, pc, #4	@ (adr r2, 800c3b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c3b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b8:	0800c40d 	.word	0x0800c40d
 800c3bc:	0800c593 	.word	0x0800c593
 800c3c0:	0800c593 	.word	0x0800c593
 800c3c4:	0800c593 	.word	0x0800c593
 800c3c8:	0800c44d 	.word	0x0800c44d
 800c3cc:	0800c593 	.word	0x0800c593
 800c3d0:	0800c593 	.word	0x0800c593
 800c3d4:	0800c593 	.word	0x0800c593
 800c3d8:	0800c48f 	.word	0x0800c48f
 800c3dc:	0800c593 	.word	0x0800c593
 800c3e0:	0800c593 	.word	0x0800c593
 800c3e4:	0800c593 	.word	0x0800c593
 800c3e8:	0800c4cf 	.word	0x0800c4cf
 800c3ec:	0800c593 	.word	0x0800c593
 800c3f0:	0800c593 	.word	0x0800c593
 800c3f4:	0800c593 	.word	0x0800c593
 800c3f8:	0800c511 	.word	0x0800c511
 800c3fc:	0800c593 	.word	0x0800c593
 800c400:	0800c593 	.word	0x0800c593
 800c404:	0800c593 	.word	0x0800c593
 800c408:	0800c551 	.word	0x0800c551
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	68b9      	ldr	r1, [r7, #8]
 800c412:	4618      	mov	r0, r3
 800c414:	f000 fa62 	bl	800c8dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	699a      	ldr	r2, [r3, #24]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	f042 0208 	orr.w	r2, r2, #8
 800c426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	699a      	ldr	r2, [r3, #24]
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	f022 0204 	bic.w	r2, r2, #4
 800c436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	6999      	ldr	r1, [r3, #24]
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	691a      	ldr	r2, [r3, #16]
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	430a      	orrs	r2, r1
 800c448:	619a      	str	r2, [r3, #24]
      break;
 800c44a:	e0a5      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	68b9      	ldr	r1, [r7, #8]
 800c452:	4618      	mov	r0, r3
 800c454:	f000 fab4 	bl	800c9c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	699a      	ldr	r2, [r3, #24]
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	699a      	ldr	r2, [r3, #24]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	6999      	ldr	r1, [r3, #24]
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	691b      	ldr	r3, [r3, #16]
 800c482:	021a      	lsls	r2, r3, #8
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	430a      	orrs	r2, r1
 800c48a:	619a      	str	r2, [r3, #24]
      break;
 800c48c:	e084      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	68b9      	ldr	r1, [r7, #8]
 800c494:	4618      	mov	r0, r3
 800c496:	f000 fb0b 	bl	800cab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	69da      	ldr	r2, [r3, #28]
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f042 0208 	orr.w	r2, r2, #8
 800c4a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	69da      	ldr	r2, [r3, #28]
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f022 0204 	bic.w	r2, r2, #4
 800c4b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	69d9      	ldr	r1, [r3, #28]
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	691a      	ldr	r2, [r3, #16]
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	430a      	orrs	r2, r1
 800c4ca:	61da      	str	r2, [r3, #28]
      break;
 800c4cc:	e064      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68b9      	ldr	r1, [r7, #8]
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f000 fb61 	bl	800cb9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	69da      	ldr	r2, [r3, #28]
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c4e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	69da      	ldr	r2, [r3, #28]
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c4f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	69d9      	ldr	r1, [r3, #28]
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	021a      	lsls	r2, r3, #8
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	430a      	orrs	r2, r1
 800c50c:	61da      	str	r2, [r3, #28]
      break;
 800c50e:	e043      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	68b9      	ldr	r1, [r7, #8]
 800c516:	4618      	mov	r0, r3
 800c518:	f000 fb98 	bl	800cc4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f042 0208 	orr.w	r2, r2, #8
 800c52a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f022 0204 	bic.w	r2, r2, #4
 800c53a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	691a      	ldr	r2, [r3, #16]
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	430a      	orrs	r2, r1
 800c54c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c54e:	e023      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	68b9      	ldr	r1, [r7, #8]
 800c556:	4618      	mov	r0, r3
 800c558:	f000 fbca 	bl	800ccf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c56a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c57a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	691b      	ldr	r3, [r3, #16]
 800c586:	021a      	lsls	r2, r3, #8
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	430a      	orrs	r2, r1
 800c58e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c590:	e002      	b.n	800c598 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c592:	2301      	movs	r3, #1
 800c594:	75fb      	strb	r3, [r7, #23]
      break;
 800c596:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	2200      	movs	r2, #0
 800c59c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3718      	adds	r7, #24
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop

0800c5ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d101      	bne.n	800c5c8 <HAL_TIM_ConfigClockSource+0x1c>
 800c5c4:	2302      	movs	r3, #2
 800c5c6:	e0b4      	b.n	800c732 <HAL_TIM_ConfigClockSource+0x186>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2202      	movs	r2, #2
 800c5d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	689b      	ldr	r3, [r3, #8]
 800c5de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c5e0:	68ba      	ldr	r2, [r7, #8]
 800c5e2:	4b56      	ldr	r3, [pc, #344]	@ (800c73c <HAL_TIM_ConfigClockSource+0x190>)
 800c5e4:	4013      	ands	r3, r2
 800c5e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c5ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	68ba      	ldr	r2, [r7, #8]
 800c5f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c600:	d03e      	beq.n	800c680 <HAL_TIM_ConfigClockSource+0xd4>
 800c602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c606:	f200 8087 	bhi.w	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c60a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c60e:	f000 8086 	beq.w	800c71e <HAL_TIM_ConfigClockSource+0x172>
 800c612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c616:	d87f      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c618:	2b70      	cmp	r3, #112	@ 0x70
 800c61a:	d01a      	beq.n	800c652 <HAL_TIM_ConfigClockSource+0xa6>
 800c61c:	2b70      	cmp	r3, #112	@ 0x70
 800c61e:	d87b      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c620:	2b60      	cmp	r3, #96	@ 0x60
 800c622:	d050      	beq.n	800c6c6 <HAL_TIM_ConfigClockSource+0x11a>
 800c624:	2b60      	cmp	r3, #96	@ 0x60
 800c626:	d877      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c628:	2b50      	cmp	r3, #80	@ 0x50
 800c62a:	d03c      	beq.n	800c6a6 <HAL_TIM_ConfigClockSource+0xfa>
 800c62c:	2b50      	cmp	r3, #80	@ 0x50
 800c62e:	d873      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c630:	2b40      	cmp	r3, #64	@ 0x40
 800c632:	d058      	beq.n	800c6e6 <HAL_TIM_ConfigClockSource+0x13a>
 800c634:	2b40      	cmp	r3, #64	@ 0x40
 800c636:	d86f      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c638:	2b30      	cmp	r3, #48	@ 0x30
 800c63a:	d064      	beq.n	800c706 <HAL_TIM_ConfigClockSource+0x15a>
 800c63c:	2b30      	cmp	r3, #48	@ 0x30
 800c63e:	d86b      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c640:	2b20      	cmp	r3, #32
 800c642:	d060      	beq.n	800c706 <HAL_TIM_ConfigClockSource+0x15a>
 800c644:	2b20      	cmp	r3, #32
 800c646:	d867      	bhi.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d05c      	beq.n	800c706 <HAL_TIM_ConfigClockSource+0x15a>
 800c64c:	2b10      	cmp	r3, #16
 800c64e:	d05a      	beq.n	800c706 <HAL_TIM_ConfigClockSource+0x15a>
 800c650:	e062      	b.n	800c718 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c662:	f000 fc13 	bl	800ce8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	689b      	ldr	r3, [r3, #8]
 800c66c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c674:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68ba      	ldr	r2, [r7, #8]
 800c67c:	609a      	str	r2, [r3, #8]
      break;
 800c67e:	e04f      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c690:	f000 fbfc 	bl	800ce8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	689a      	ldr	r2, [r3, #8]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c6a2:	609a      	str	r2, [r3, #8]
      break;
 800c6a4:	e03c      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	f000 fb70 	bl	800cd98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	2150      	movs	r1, #80	@ 0x50
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 fbc9 	bl	800ce56 <TIM_ITRx_SetConfig>
      break;
 800c6c4:	e02c      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f000 fb8f 	bl	800cdf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	2160      	movs	r1, #96	@ 0x60
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f000 fbb9 	bl	800ce56 <TIM_ITRx_SetConfig>
      break;
 800c6e4:	e01c      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f000 fb50 	bl	800cd98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	2140      	movs	r1, #64	@ 0x40
 800c6fe:	4618      	mov	r0, r3
 800c700:	f000 fba9 	bl	800ce56 <TIM_ITRx_SetConfig>
      break;
 800c704:	e00c      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4619      	mov	r1, r3
 800c710:	4610      	mov	r0, r2
 800c712:	f000 fba0 	bl	800ce56 <TIM_ITRx_SetConfig>
      break;
 800c716:	e003      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c718:	2301      	movs	r3, #1
 800c71a:	73fb      	strb	r3, [r7, #15]
      break;
 800c71c:	e000      	b.n	800c720 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c71e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2201      	movs	r2, #1
 800c724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2200      	movs	r2, #0
 800c72c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c730:	7bfb      	ldrb	r3, [r7, #15]
}
 800c732:	4618      	mov	r0, r3
 800c734:	3710      	adds	r7, #16
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}
 800c73a:	bf00      	nop
 800c73c:	fffeff88 	.word	0xfffeff88

0800c740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c740:	b480      	push	{r7}
 800c742:	b083      	sub	sp, #12
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c748:	bf00      	nop
 800c74a:	370c      	adds	r7, #12
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c754:	b480      	push	{r7}
 800c756:	b083      	sub	sp, #12
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c75c:	bf00      	nop
 800c75e:	370c      	adds	r7, #12
 800c760:	46bd      	mov	sp, r7
 800c762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c766:	4770      	bx	lr

0800c768 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c784:	bf00      	nop
 800c786:	370c      	adds	r7, #12
 800c788:	46bd      	mov	sp, r7
 800c78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78e:	4770      	bx	lr

0800c790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c790:	b480      	push	{r7}
 800c792:	b085      	sub	sp, #20
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	4a43      	ldr	r2, [pc, #268]	@ (800c8b0 <TIM_Base_SetConfig+0x120>)
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d013      	beq.n	800c7d0 <TIM_Base_SetConfig+0x40>
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7ae:	d00f      	beq.n	800c7d0 <TIM_Base_SetConfig+0x40>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	4a40      	ldr	r2, [pc, #256]	@ (800c8b4 <TIM_Base_SetConfig+0x124>)
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	d00b      	beq.n	800c7d0 <TIM_Base_SetConfig+0x40>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	4a3f      	ldr	r2, [pc, #252]	@ (800c8b8 <TIM_Base_SetConfig+0x128>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d007      	beq.n	800c7d0 <TIM_Base_SetConfig+0x40>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	4a3e      	ldr	r2, [pc, #248]	@ (800c8bc <TIM_Base_SetConfig+0x12c>)
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d003      	beq.n	800c7d0 <TIM_Base_SetConfig+0x40>
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	4a3d      	ldr	r2, [pc, #244]	@ (800c8c0 <TIM_Base_SetConfig+0x130>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d108      	bne.n	800c7e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	4a32      	ldr	r2, [pc, #200]	@ (800c8b0 <TIM_Base_SetConfig+0x120>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d02b      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7f0:	d027      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a2f      	ldr	r2, [pc, #188]	@ (800c8b4 <TIM_Base_SetConfig+0x124>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d023      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a2e      	ldr	r2, [pc, #184]	@ (800c8b8 <TIM_Base_SetConfig+0x128>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d01f      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	4a2d      	ldr	r2, [pc, #180]	@ (800c8bc <TIM_Base_SetConfig+0x12c>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d01b      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	4a2c      	ldr	r2, [pc, #176]	@ (800c8c0 <TIM_Base_SetConfig+0x130>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d017      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	4a2b      	ldr	r2, [pc, #172]	@ (800c8c4 <TIM_Base_SetConfig+0x134>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d013      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	4a2a      	ldr	r2, [pc, #168]	@ (800c8c8 <TIM_Base_SetConfig+0x138>)
 800c81e:	4293      	cmp	r3, r2
 800c820:	d00f      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	4a29      	ldr	r2, [pc, #164]	@ (800c8cc <TIM_Base_SetConfig+0x13c>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d00b      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	4a28      	ldr	r2, [pc, #160]	@ (800c8d0 <TIM_Base_SetConfig+0x140>)
 800c82e:	4293      	cmp	r3, r2
 800c830:	d007      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	4a27      	ldr	r2, [pc, #156]	@ (800c8d4 <TIM_Base_SetConfig+0x144>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d003      	beq.n	800c842 <TIM_Base_SetConfig+0xb2>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	4a26      	ldr	r2, [pc, #152]	@ (800c8d8 <TIM_Base_SetConfig+0x148>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d108      	bne.n	800c854 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	68fa      	ldr	r2, [r7, #12]
 800c850:	4313      	orrs	r3, r2
 800c852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	695b      	ldr	r3, [r3, #20]
 800c85e:	4313      	orrs	r3, r2
 800c860:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	689a      	ldr	r2, [r3, #8]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	4a0e      	ldr	r2, [pc, #56]	@ (800c8b0 <TIM_Base_SetConfig+0x120>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d003      	beq.n	800c882 <TIM_Base_SetConfig+0xf2>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	4a10      	ldr	r2, [pc, #64]	@ (800c8c0 <TIM_Base_SetConfig+0x130>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d103      	bne.n	800c88a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	691a      	ldr	r2, [r3, #16]
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f043 0204 	orr.w	r2, r3, #4
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2201      	movs	r2, #1
 800c89a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	68fa      	ldr	r2, [r7, #12]
 800c8a0:	601a      	str	r2, [r3, #0]
}
 800c8a2:	bf00      	nop
 800c8a4:	3714      	adds	r7, #20
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ac:	4770      	bx	lr
 800c8ae:	bf00      	nop
 800c8b0:	40010000 	.word	0x40010000
 800c8b4:	40000400 	.word	0x40000400
 800c8b8:	40000800 	.word	0x40000800
 800c8bc:	40000c00 	.word	0x40000c00
 800c8c0:	40010400 	.word	0x40010400
 800c8c4:	40014000 	.word	0x40014000
 800c8c8:	40014400 	.word	0x40014400
 800c8cc:	40014800 	.word	0x40014800
 800c8d0:	40001800 	.word	0x40001800
 800c8d4:	40001c00 	.word	0x40001c00
 800c8d8:	40002000 	.word	0x40002000

0800c8dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b087      	sub	sp, #28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	6a1b      	ldr	r3, [r3, #32]
 800c8ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6a1b      	ldr	r3, [r3, #32]
 800c8f0:	f023 0201 	bic.w	r2, r3, #1
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	685b      	ldr	r3, [r3, #4]
 800c8fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	699b      	ldr	r3, [r3, #24]
 800c902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c904:	68fa      	ldr	r2, [r7, #12]
 800c906:	4b2b      	ldr	r3, [pc, #172]	@ (800c9b4 <TIM_OC1_SetConfig+0xd8>)
 800c908:	4013      	ands	r3, r2
 800c90a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f023 0303 	bic.w	r3, r3, #3
 800c912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	68fa      	ldr	r2, [r7, #12]
 800c91a:	4313      	orrs	r3, r2
 800c91c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	f023 0302 	bic.w	r3, r3, #2
 800c924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	689b      	ldr	r3, [r3, #8]
 800c92a:	697a      	ldr	r2, [r7, #20]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a21      	ldr	r2, [pc, #132]	@ (800c9b8 <TIM_OC1_SetConfig+0xdc>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d003      	beq.n	800c940 <TIM_OC1_SetConfig+0x64>
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	4a20      	ldr	r2, [pc, #128]	@ (800c9bc <TIM_OC1_SetConfig+0xe0>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d10c      	bne.n	800c95a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	f023 0308 	bic.w	r3, r3, #8
 800c946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	697a      	ldr	r2, [r7, #20]
 800c94e:	4313      	orrs	r3, r2
 800c950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	f023 0304 	bic.w	r3, r3, #4
 800c958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a16      	ldr	r2, [pc, #88]	@ (800c9b8 <TIM_OC1_SetConfig+0xdc>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d003      	beq.n	800c96a <TIM_OC1_SetConfig+0x8e>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a15      	ldr	r2, [pc, #84]	@ (800c9bc <TIM_OC1_SetConfig+0xe0>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d111      	bne.n	800c98e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	695b      	ldr	r3, [r3, #20]
 800c97e:	693a      	ldr	r2, [r7, #16]
 800c980:	4313      	orrs	r3, r2
 800c982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	699b      	ldr	r3, [r3, #24]
 800c988:	693a      	ldr	r2, [r7, #16]
 800c98a:	4313      	orrs	r3, r2
 800c98c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	693a      	ldr	r2, [r7, #16]
 800c992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	685a      	ldr	r2, [r3, #4]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	697a      	ldr	r2, [r7, #20]
 800c9a6:	621a      	str	r2, [r3, #32]
}
 800c9a8:	bf00      	nop
 800c9aa:	371c      	adds	r7, #28
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr
 800c9b4:	fffeff8f 	.word	0xfffeff8f
 800c9b8:	40010000 	.word	0x40010000
 800c9bc:	40010400 	.word	0x40010400

0800c9c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b087      	sub	sp, #28
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6a1b      	ldr	r3, [r3, #32]
 800c9ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6a1b      	ldr	r3, [r3, #32]
 800c9d4:	f023 0210 	bic.w	r2, r3, #16
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	699b      	ldr	r3, [r3, #24]
 800c9e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c9e8:	68fa      	ldr	r2, [r7, #12]
 800c9ea:	4b2e      	ldr	r3, [pc, #184]	@ (800caa4 <TIM_OC2_SetConfig+0xe4>)
 800c9ec:	4013      	ands	r3, r2
 800c9ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	021b      	lsls	r3, r3, #8
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	f023 0320 	bic.w	r3, r3, #32
 800ca0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	011b      	lsls	r3, r3, #4
 800ca12:	697a      	ldr	r2, [r7, #20]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	4a23      	ldr	r2, [pc, #140]	@ (800caa8 <TIM_OC2_SetConfig+0xe8>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d003      	beq.n	800ca28 <TIM_OC2_SetConfig+0x68>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	4a22      	ldr	r2, [pc, #136]	@ (800caac <TIM_OC2_SetConfig+0xec>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d10d      	bne.n	800ca44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	011b      	lsls	r3, r3, #4
 800ca36:	697a      	ldr	r2, [r7, #20]
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	4a18      	ldr	r2, [pc, #96]	@ (800caa8 <TIM_OC2_SetConfig+0xe8>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d003      	beq.n	800ca54 <TIM_OC2_SetConfig+0x94>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a17      	ldr	r2, [pc, #92]	@ (800caac <TIM_OC2_SetConfig+0xec>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d113      	bne.n	800ca7c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ca5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ca62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	695b      	ldr	r3, [r3, #20]
 800ca68:	009b      	lsls	r3, r3, #2
 800ca6a:	693a      	ldr	r2, [r7, #16]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	699b      	ldr	r3, [r3, #24]
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	4313      	orrs	r3, r2
 800ca7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	693a      	ldr	r2, [r7, #16]
 800ca80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	68fa      	ldr	r2, [r7, #12]
 800ca86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	685a      	ldr	r2, [r3, #4]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	697a      	ldr	r2, [r7, #20]
 800ca94:	621a      	str	r2, [r3, #32]
}
 800ca96:	bf00      	nop
 800ca98:	371c      	adds	r7, #28
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa0:	4770      	bx	lr
 800caa2:	bf00      	nop
 800caa4:	feff8fff 	.word	0xfeff8fff
 800caa8:	40010000 	.word	0x40010000
 800caac:	40010400 	.word	0x40010400

0800cab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
 800cab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6a1b      	ldr	r3, [r3, #32]
 800cabe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	6a1b      	ldr	r3, [r3, #32]
 800cac4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	69db      	ldr	r3, [r3, #28]
 800cad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cad8:	68fa      	ldr	r2, [r7, #12]
 800cada:	4b2d      	ldr	r3, [pc, #180]	@ (800cb90 <TIM_OC3_SetConfig+0xe0>)
 800cadc:	4013      	ands	r3, r2
 800cade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	f023 0303 	bic.w	r3, r3, #3
 800cae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	68fa      	ldr	r2, [r7, #12]
 800caee:	4313      	orrs	r3, r2
 800caf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800caf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	021b      	lsls	r3, r3, #8
 800cb00:	697a      	ldr	r2, [r7, #20]
 800cb02:	4313      	orrs	r3, r2
 800cb04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	4a22      	ldr	r2, [pc, #136]	@ (800cb94 <TIM_OC3_SetConfig+0xe4>)
 800cb0a:	4293      	cmp	r3, r2
 800cb0c:	d003      	beq.n	800cb16 <TIM_OC3_SetConfig+0x66>
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	4a21      	ldr	r2, [pc, #132]	@ (800cb98 <TIM_OC3_SetConfig+0xe8>)
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d10d      	bne.n	800cb32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cb1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	68db      	ldr	r3, [r3, #12]
 800cb22:	021b      	lsls	r3, r3, #8
 800cb24:	697a      	ldr	r2, [r7, #20]
 800cb26:	4313      	orrs	r3, r2
 800cb28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cb30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	4a17      	ldr	r2, [pc, #92]	@ (800cb94 <TIM_OC3_SetConfig+0xe4>)
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d003      	beq.n	800cb42 <TIM_OC3_SetConfig+0x92>
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	4a16      	ldr	r2, [pc, #88]	@ (800cb98 <TIM_OC3_SetConfig+0xe8>)
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d113      	bne.n	800cb6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cb48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cb50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	695b      	ldr	r3, [r3, #20]
 800cb56:	011b      	lsls	r3, r3, #4
 800cb58:	693a      	ldr	r2, [r7, #16]
 800cb5a:	4313      	orrs	r3, r2
 800cb5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	699b      	ldr	r3, [r3, #24]
 800cb62:	011b      	lsls	r3, r3, #4
 800cb64:	693a      	ldr	r2, [r7, #16]
 800cb66:	4313      	orrs	r3, r2
 800cb68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	68fa      	ldr	r2, [r7, #12]
 800cb74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	685a      	ldr	r2, [r3, #4]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	697a      	ldr	r2, [r7, #20]
 800cb82:	621a      	str	r2, [r3, #32]
}
 800cb84:	bf00      	nop
 800cb86:	371c      	adds	r7, #28
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr
 800cb90:	fffeff8f 	.word	0xfffeff8f
 800cb94:	40010000 	.word	0x40010000
 800cb98:	40010400 	.word	0x40010400

0800cb9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b087      	sub	sp, #28
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6a1b      	ldr	r3, [r3, #32]
 800cbaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	6a1b      	ldr	r3, [r3, #32]
 800cbb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	685b      	ldr	r3, [r3, #4]
 800cbbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	69db      	ldr	r3, [r3, #28]
 800cbc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cbc4:	68fa      	ldr	r2, [r7, #12]
 800cbc6:	4b1e      	ldr	r3, [pc, #120]	@ (800cc40 <TIM_OC4_SetConfig+0xa4>)
 800cbc8:	4013      	ands	r3, r2
 800cbca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	021b      	lsls	r3, r3, #8
 800cbda:	68fa      	ldr	r2, [r7, #12]
 800cbdc:	4313      	orrs	r3, r2
 800cbde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cbe6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	689b      	ldr	r3, [r3, #8]
 800cbec:	031b      	lsls	r3, r3, #12
 800cbee:	693a      	ldr	r2, [r7, #16]
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a13      	ldr	r2, [pc, #76]	@ (800cc44 <TIM_OC4_SetConfig+0xa8>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d003      	beq.n	800cc04 <TIM_OC4_SetConfig+0x68>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a12      	ldr	r2, [pc, #72]	@ (800cc48 <TIM_OC4_SetConfig+0xac>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d109      	bne.n	800cc18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	695b      	ldr	r3, [r3, #20]
 800cc10:	019b      	lsls	r3, r3, #6
 800cc12:	697a      	ldr	r2, [r7, #20]
 800cc14:	4313      	orrs	r3, r2
 800cc16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	697a      	ldr	r2, [r7, #20]
 800cc1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	621a      	str	r2, [r3, #32]
}
 800cc32:	bf00      	nop
 800cc34:	371c      	adds	r7, #28
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop
 800cc40:	feff8fff 	.word	0xfeff8fff
 800cc44:	40010000 	.word	0x40010000
 800cc48:	40010400 	.word	0x40010400

0800cc4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b087      	sub	sp, #28
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6a1b      	ldr	r3, [r3, #32]
 800cc5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6a1b      	ldr	r3, [r3, #32]
 800cc60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	685b      	ldr	r3, [r3, #4]
 800cc6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	4b1b      	ldr	r3, [pc, #108]	@ (800cce4 <TIM_OC5_SetConfig+0x98>)
 800cc78:	4013      	ands	r3, r2
 800cc7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	4313      	orrs	r3, r2
 800cc84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cc8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	041b      	lsls	r3, r3, #16
 800cc94:	693a      	ldr	r2, [r7, #16]
 800cc96:	4313      	orrs	r3, r2
 800cc98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	4a12      	ldr	r2, [pc, #72]	@ (800cce8 <TIM_OC5_SetConfig+0x9c>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d003      	beq.n	800ccaa <TIM_OC5_SetConfig+0x5e>
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	4a11      	ldr	r2, [pc, #68]	@ (800ccec <TIM_OC5_SetConfig+0xa0>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d109      	bne.n	800ccbe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ccb0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	695b      	ldr	r3, [r3, #20]
 800ccb6:	021b      	lsls	r3, r3, #8
 800ccb8:	697a      	ldr	r2, [r7, #20]
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	697a      	ldr	r2, [r7, #20]
 800ccc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	68fa      	ldr	r2, [r7, #12]
 800ccc8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	685a      	ldr	r2, [r3, #4]
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	693a      	ldr	r2, [r7, #16]
 800ccd6:	621a      	str	r2, [r3, #32]
}
 800ccd8:	bf00      	nop
 800ccda:	371c      	adds	r7, #28
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce2:	4770      	bx	lr
 800cce4:	fffeff8f 	.word	0xfffeff8f
 800cce8:	40010000 	.word	0x40010000
 800ccec:	40010400 	.word	0x40010400

0800ccf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b087      	sub	sp, #28
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a1b      	ldr	r3, [r3, #32]
 800ccfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	6a1b      	ldr	r3, [r3, #32]
 800cd04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	685b      	ldr	r3, [r3, #4]
 800cd10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cd18:	68fa      	ldr	r2, [r7, #12]
 800cd1a:	4b1c      	ldr	r3, [pc, #112]	@ (800cd8c <TIM_OC6_SetConfig+0x9c>)
 800cd1c:	4013      	ands	r3, r2
 800cd1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	021b      	lsls	r3, r3, #8
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cd32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	689b      	ldr	r3, [r3, #8]
 800cd38:	051b      	lsls	r3, r3, #20
 800cd3a:	693a      	ldr	r2, [r7, #16]
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4a13      	ldr	r2, [pc, #76]	@ (800cd90 <TIM_OC6_SetConfig+0xa0>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d003      	beq.n	800cd50 <TIM_OC6_SetConfig+0x60>
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	4a12      	ldr	r2, [pc, #72]	@ (800cd94 <TIM_OC6_SetConfig+0xa4>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d109      	bne.n	800cd64 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cd56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	695b      	ldr	r3, [r3, #20]
 800cd5c:	029b      	lsls	r3, r3, #10
 800cd5e:	697a      	ldr	r2, [r7, #20]
 800cd60:	4313      	orrs	r3, r2
 800cd62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	697a      	ldr	r2, [r7, #20]
 800cd68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	68fa      	ldr	r2, [r7, #12]
 800cd6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	685a      	ldr	r2, [r3, #4]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	693a      	ldr	r2, [r7, #16]
 800cd7c:	621a      	str	r2, [r3, #32]
}
 800cd7e:	bf00      	nop
 800cd80:	371c      	adds	r7, #28
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	feff8fff 	.word	0xfeff8fff
 800cd90:	40010000 	.word	0x40010000
 800cd94:	40010400 	.word	0x40010400

0800cd98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b087      	sub	sp, #28
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	60f8      	str	r0, [r7, #12]
 800cda0:	60b9      	str	r1, [r7, #8]
 800cda2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	6a1b      	ldr	r3, [r3, #32]
 800cda8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	6a1b      	ldr	r3, [r3, #32]
 800cdae:	f023 0201 	bic.w	r2, r3, #1
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	699b      	ldr	r3, [r3, #24]
 800cdba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cdc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	011b      	lsls	r3, r3, #4
 800cdc8:	693a      	ldr	r2, [r7, #16]
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	f023 030a 	bic.w	r3, r3, #10
 800cdd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cdd6:	697a      	ldr	r2, [r7, #20]
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	4313      	orrs	r3, r2
 800cddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	693a      	ldr	r2, [r7, #16]
 800cde2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	697a      	ldr	r2, [r7, #20]
 800cde8:	621a      	str	r2, [r3, #32]
}
 800cdea:	bf00      	nop
 800cdec:	371c      	adds	r7, #28
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr

0800cdf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cdf6:	b480      	push	{r7}
 800cdf8:	b087      	sub	sp, #28
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	60f8      	str	r0, [r7, #12]
 800cdfe:	60b9      	str	r1, [r7, #8]
 800ce00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	6a1b      	ldr	r3, [r3, #32]
 800ce06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	6a1b      	ldr	r3, [r3, #32]
 800ce0c:	f023 0210 	bic.w	r2, r3, #16
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	699b      	ldr	r3, [r3, #24]
 800ce18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ce20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	031b      	lsls	r3, r3, #12
 800ce26:	693a      	ldr	r2, [r7, #16]
 800ce28:	4313      	orrs	r3, r2
 800ce2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce2c:	697b      	ldr	r3, [r7, #20]
 800ce2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ce32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	011b      	lsls	r3, r3, #4
 800ce38:	697a      	ldr	r2, [r7, #20]
 800ce3a:	4313      	orrs	r3, r2
 800ce3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	693a      	ldr	r2, [r7, #16]
 800ce42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	697a      	ldr	r2, [r7, #20]
 800ce48:	621a      	str	r2, [r3, #32]
}
 800ce4a:	bf00      	nop
 800ce4c:	371c      	adds	r7, #28
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce54:	4770      	bx	lr

0800ce56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ce56:	b480      	push	{r7}
 800ce58:	b085      	sub	sp, #20
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	6078      	str	r0, [r7, #4]
 800ce5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	689b      	ldr	r3, [r3, #8]
 800ce64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ce6e:	683a      	ldr	r2, [r7, #0]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	f043 0307 	orr.w	r3, r3, #7
 800ce78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	68fa      	ldr	r2, [r7, #12]
 800ce7e:	609a      	str	r2, [r3, #8]
}
 800ce80:	bf00      	nop
 800ce82:	3714      	adds	r7, #20
 800ce84:	46bd      	mov	sp, r7
 800ce86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8a:	4770      	bx	lr

0800ce8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b087      	sub	sp, #28
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	60f8      	str	r0, [r7, #12]
 800ce94:	60b9      	str	r1, [r7, #8]
 800ce96:	607a      	str	r2, [r7, #4]
 800ce98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	689b      	ldr	r3, [r3, #8]
 800ce9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cea6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	021a      	lsls	r2, r3, #8
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	431a      	orrs	r2, r3
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	697a      	ldr	r2, [r7, #20]
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	697a      	ldr	r2, [r7, #20]
 800cebe:	609a      	str	r2, [r3, #8]
}
 800cec0:	bf00      	nop
 800cec2:	371c      	adds	r7, #28
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr

0800cecc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cecc:	b480      	push	{r7}
 800cece:	b085      	sub	sp, #20
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d101      	bne.n	800cee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cee0:	2302      	movs	r3, #2
 800cee2:	e06d      	b.n	800cfc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2201      	movs	r2, #1
 800cee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2202      	movs	r2, #2
 800cef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	689b      	ldr	r3, [r3, #8]
 800cf02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	4a30      	ldr	r2, [pc, #192]	@ (800cfcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d004      	beq.n	800cf18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	4a2f      	ldr	r2, [pc, #188]	@ (800cfd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	d108      	bne.n	800cf2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cf1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	68fa      	ldr	r2, [r7, #12]
 800cf26:	4313      	orrs	r3, r2
 800cf28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	68fa      	ldr	r2, [r7, #12]
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	68fa      	ldr	r2, [r7, #12]
 800cf42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	4a20      	ldr	r2, [pc, #128]	@ (800cfcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d022      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf56:	d01d      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	4a1d      	ldr	r2, [pc, #116]	@ (800cfd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d018      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	4a1c      	ldr	r2, [pc, #112]	@ (800cfd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d013      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a1a      	ldr	r2, [pc, #104]	@ (800cfdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d00e      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a15      	ldr	r2, [pc, #84]	@ (800cfd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d009      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	4a16      	ldr	r2, [pc, #88]	@ (800cfe0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cf86:	4293      	cmp	r3, r2
 800cf88:	d004      	beq.n	800cf94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4a15      	ldr	r2, [pc, #84]	@ (800cfe4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d10c      	bne.n	800cfae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cf9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	68ba      	ldr	r2, [r7, #8]
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	68ba      	ldr	r2, [r7, #8]
 800cfac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2200      	movs	r2, #0
 800cfba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cfbe:	2300      	movs	r3, #0
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3714      	adds	r7, #20
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr
 800cfcc:	40010000 	.word	0x40010000
 800cfd0:	40010400 	.word	0x40010400
 800cfd4:	40000400 	.word	0x40000400
 800cfd8:	40000800 	.word	0x40000800
 800cfdc:	40000c00 	.word	0x40000c00
 800cfe0:	40014000 	.word	0x40014000
 800cfe4:	40001800 	.word	0x40001800

0800cfe8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b085      	sub	sp, #20
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cff2:	2300      	movs	r3, #0
 800cff4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d101      	bne.n	800d004 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d000:	2302      	movs	r3, #2
 800d002:	e065      	b.n	800d0d0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2201      	movs	r2, #1
 800d008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	68db      	ldr	r3, [r3, #12]
 800d016:	4313      	orrs	r3, r2
 800d018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	4313      	orrs	r3, r2
 800d026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	4313      	orrs	r3, r2
 800d034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4313      	orrs	r3, r2
 800d042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	691b      	ldr	r3, [r3, #16]
 800d04e:	4313      	orrs	r3, r2
 800d050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	695b      	ldr	r3, [r3, #20]
 800d05c:	4313      	orrs	r3, r2
 800d05e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d06a:	4313      	orrs	r3, r2
 800d06c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	699b      	ldr	r3, [r3, #24]
 800d078:	041b      	lsls	r3, r3, #16
 800d07a:	4313      	orrs	r3, r2
 800d07c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	4a16      	ldr	r2, [pc, #88]	@ (800d0dc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d004      	beq.n	800d092 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a14      	ldr	r2, [pc, #80]	@ (800d0e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d115      	bne.n	800d0be <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d09c:	051b      	lsls	r3, r3, #20
 800d09e:	4313      	orrs	r3, r2
 800d0a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	69db      	ldr	r3, [r3, #28]
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	6a1b      	ldr	r3, [r3, #32]
 800d0ba:	4313      	orrs	r3, r2
 800d0bc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d0ce:	2300      	movs	r3, #0
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3714      	adds	r7, #20
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr
 800d0dc:	40010000 	.word	0x40010000
 800d0e0:	40010400 	.word	0x40010400

0800d0e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d0ec:	bf00      	nop
 800d0ee:	370c      	adds	r7, #12
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f6:	4770      	bx	lr

0800d0f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b083      	sub	sp, #12
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d100:	bf00      	nop
 800d102:	370c      	adds	r7, #12
 800d104:	46bd      	mov	sp, r7
 800d106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10a:	4770      	bx	lr

0800d10c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b083      	sub	sp, #12
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d114:	bf00      	nop
 800d116:	370c      	adds	r7, #12
 800d118:	46bd      	mov	sp, r7
 800d11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11e:	4770      	bx	lr

0800d120 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b082      	sub	sp, #8
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d101      	bne.n	800d132 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d12e:	2301      	movs	r3, #1
 800d130:	e040      	b.n	800d1b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d136:	2b00      	cmp	r3, #0
 800d138:	d106      	bne.n	800d148 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2200      	movs	r2, #0
 800d13e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f7f5 fc30 	bl	80029a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2224      	movs	r2, #36	@ 0x24
 800d14c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f022 0201 	bic.w	r2, r2, #1
 800d15c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d162:	2b00      	cmp	r3, #0
 800d164:	d002      	beq.n	800d16c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f000 fa8c 	bl	800d684 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 f825 	bl	800d1bc <UART_SetConfig>
 800d172:	4603      	mov	r3, r0
 800d174:	2b01      	cmp	r3, #1
 800d176:	d101      	bne.n	800d17c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800d178:	2301      	movs	r3, #1
 800d17a:	e01b      	b.n	800d1b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	685a      	ldr	r2, [r3, #4]
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d18a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	689a      	ldr	r2, [r3, #8]
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d19a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	681a      	ldr	r2, [r3, #0]
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f042 0201 	orr.w	r2, r2, #1
 800d1aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f000 fb0b 	bl	800d7c8 <UART_CheckIdleState>
 800d1b2:	4603      	mov	r3, r0
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3708      	adds	r7, #8
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}

0800d1bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b088      	sub	sp, #32
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	689a      	ldr	r2, [r3, #8]
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	691b      	ldr	r3, [r3, #16]
 800d1d0:	431a      	orrs	r2, r3
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	695b      	ldr	r3, [r3, #20]
 800d1d6:	431a      	orrs	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	69db      	ldr	r3, [r3, #28]
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	681a      	ldr	r2, [r3, #0]
 800d1e6:	4ba6      	ldr	r3, [pc, #664]	@ (800d480 <UART_SetConfig+0x2c4>)
 800d1e8:	4013      	ands	r3, r2
 800d1ea:	687a      	ldr	r2, [r7, #4]
 800d1ec:	6812      	ldr	r2, [r2, #0]
 800d1ee:	6979      	ldr	r1, [r7, #20]
 800d1f0:	430b      	orrs	r3, r1
 800d1f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	68da      	ldr	r2, [r3, #12]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	430a      	orrs	r2, r1
 800d208:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	699b      	ldr	r3, [r3, #24]
 800d20e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	6a1b      	ldr	r3, [r3, #32]
 800d214:	697a      	ldr	r2, [r7, #20]
 800d216:	4313      	orrs	r3, r2
 800d218:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	689b      	ldr	r3, [r3, #8]
 800d220:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	697a      	ldr	r2, [r7, #20]
 800d22a:	430a      	orrs	r2, r1
 800d22c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a94      	ldr	r2, [pc, #592]	@ (800d484 <UART_SetConfig+0x2c8>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d120      	bne.n	800d27a <UART_SetConfig+0xbe>
 800d238:	4b93      	ldr	r3, [pc, #588]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d23a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d23e:	f003 0303 	and.w	r3, r3, #3
 800d242:	2b03      	cmp	r3, #3
 800d244:	d816      	bhi.n	800d274 <UART_SetConfig+0xb8>
 800d246:	a201      	add	r2, pc, #4	@ (adr r2, 800d24c <UART_SetConfig+0x90>)
 800d248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d24c:	0800d25d 	.word	0x0800d25d
 800d250:	0800d269 	.word	0x0800d269
 800d254:	0800d263 	.word	0x0800d263
 800d258:	0800d26f 	.word	0x0800d26f
 800d25c:	2301      	movs	r3, #1
 800d25e:	77fb      	strb	r3, [r7, #31]
 800d260:	e150      	b.n	800d504 <UART_SetConfig+0x348>
 800d262:	2302      	movs	r3, #2
 800d264:	77fb      	strb	r3, [r7, #31]
 800d266:	e14d      	b.n	800d504 <UART_SetConfig+0x348>
 800d268:	2304      	movs	r3, #4
 800d26a:	77fb      	strb	r3, [r7, #31]
 800d26c:	e14a      	b.n	800d504 <UART_SetConfig+0x348>
 800d26e:	2308      	movs	r3, #8
 800d270:	77fb      	strb	r3, [r7, #31]
 800d272:	e147      	b.n	800d504 <UART_SetConfig+0x348>
 800d274:	2310      	movs	r3, #16
 800d276:	77fb      	strb	r3, [r7, #31]
 800d278:	e144      	b.n	800d504 <UART_SetConfig+0x348>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	4a83      	ldr	r2, [pc, #524]	@ (800d48c <UART_SetConfig+0x2d0>)
 800d280:	4293      	cmp	r3, r2
 800d282:	d132      	bne.n	800d2ea <UART_SetConfig+0x12e>
 800d284:	4b80      	ldr	r3, [pc, #512]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d28a:	f003 030c 	and.w	r3, r3, #12
 800d28e:	2b0c      	cmp	r3, #12
 800d290:	d828      	bhi.n	800d2e4 <UART_SetConfig+0x128>
 800d292:	a201      	add	r2, pc, #4	@ (adr r2, 800d298 <UART_SetConfig+0xdc>)
 800d294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d298:	0800d2cd 	.word	0x0800d2cd
 800d29c:	0800d2e5 	.word	0x0800d2e5
 800d2a0:	0800d2e5 	.word	0x0800d2e5
 800d2a4:	0800d2e5 	.word	0x0800d2e5
 800d2a8:	0800d2d9 	.word	0x0800d2d9
 800d2ac:	0800d2e5 	.word	0x0800d2e5
 800d2b0:	0800d2e5 	.word	0x0800d2e5
 800d2b4:	0800d2e5 	.word	0x0800d2e5
 800d2b8:	0800d2d3 	.word	0x0800d2d3
 800d2bc:	0800d2e5 	.word	0x0800d2e5
 800d2c0:	0800d2e5 	.word	0x0800d2e5
 800d2c4:	0800d2e5 	.word	0x0800d2e5
 800d2c8:	0800d2df 	.word	0x0800d2df
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	77fb      	strb	r3, [r7, #31]
 800d2d0:	e118      	b.n	800d504 <UART_SetConfig+0x348>
 800d2d2:	2302      	movs	r3, #2
 800d2d4:	77fb      	strb	r3, [r7, #31]
 800d2d6:	e115      	b.n	800d504 <UART_SetConfig+0x348>
 800d2d8:	2304      	movs	r3, #4
 800d2da:	77fb      	strb	r3, [r7, #31]
 800d2dc:	e112      	b.n	800d504 <UART_SetConfig+0x348>
 800d2de:	2308      	movs	r3, #8
 800d2e0:	77fb      	strb	r3, [r7, #31]
 800d2e2:	e10f      	b.n	800d504 <UART_SetConfig+0x348>
 800d2e4:	2310      	movs	r3, #16
 800d2e6:	77fb      	strb	r3, [r7, #31]
 800d2e8:	e10c      	b.n	800d504 <UART_SetConfig+0x348>
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4a68      	ldr	r2, [pc, #416]	@ (800d490 <UART_SetConfig+0x2d4>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d120      	bne.n	800d336 <UART_SetConfig+0x17a>
 800d2f4:	4b64      	ldr	r3, [pc, #400]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d2f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d2fe:	2b30      	cmp	r3, #48	@ 0x30
 800d300:	d013      	beq.n	800d32a <UART_SetConfig+0x16e>
 800d302:	2b30      	cmp	r3, #48	@ 0x30
 800d304:	d814      	bhi.n	800d330 <UART_SetConfig+0x174>
 800d306:	2b20      	cmp	r3, #32
 800d308:	d009      	beq.n	800d31e <UART_SetConfig+0x162>
 800d30a:	2b20      	cmp	r3, #32
 800d30c:	d810      	bhi.n	800d330 <UART_SetConfig+0x174>
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d002      	beq.n	800d318 <UART_SetConfig+0x15c>
 800d312:	2b10      	cmp	r3, #16
 800d314:	d006      	beq.n	800d324 <UART_SetConfig+0x168>
 800d316:	e00b      	b.n	800d330 <UART_SetConfig+0x174>
 800d318:	2300      	movs	r3, #0
 800d31a:	77fb      	strb	r3, [r7, #31]
 800d31c:	e0f2      	b.n	800d504 <UART_SetConfig+0x348>
 800d31e:	2302      	movs	r3, #2
 800d320:	77fb      	strb	r3, [r7, #31]
 800d322:	e0ef      	b.n	800d504 <UART_SetConfig+0x348>
 800d324:	2304      	movs	r3, #4
 800d326:	77fb      	strb	r3, [r7, #31]
 800d328:	e0ec      	b.n	800d504 <UART_SetConfig+0x348>
 800d32a:	2308      	movs	r3, #8
 800d32c:	77fb      	strb	r3, [r7, #31]
 800d32e:	e0e9      	b.n	800d504 <UART_SetConfig+0x348>
 800d330:	2310      	movs	r3, #16
 800d332:	77fb      	strb	r3, [r7, #31]
 800d334:	e0e6      	b.n	800d504 <UART_SetConfig+0x348>
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a56      	ldr	r2, [pc, #344]	@ (800d494 <UART_SetConfig+0x2d8>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d120      	bne.n	800d382 <UART_SetConfig+0x1c6>
 800d340:	4b51      	ldr	r3, [pc, #324]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d346:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d34a:	2bc0      	cmp	r3, #192	@ 0xc0
 800d34c:	d013      	beq.n	800d376 <UART_SetConfig+0x1ba>
 800d34e:	2bc0      	cmp	r3, #192	@ 0xc0
 800d350:	d814      	bhi.n	800d37c <UART_SetConfig+0x1c0>
 800d352:	2b80      	cmp	r3, #128	@ 0x80
 800d354:	d009      	beq.n	800d36a <UART_SetConfig+0x1ae>
 800d356:	2b80      	cmp	r3, #128	@ 0x80
 800d358:	d810      	bhi.n	800d37c <UART_SetConfig+0x1c0>
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d002      	beq.n	800d364 <UART_SetConfig+0x1a8>
 800d35e:	2b40      	cmp	r3, #64	@ 0x40
 800d360:	d006      	beq.n	800d370 <UART_SetConfig+0x1b4>
 800d362:	e00b      	b.n	800d37c <UART_SetConfig+0x1c0>
 800d364:	2300      	movs	r3, #0
 800d366:	77fb      	strb	r3, [r7, #31]
 800d368:	e0cc      	b.n	800d504 <UART_SetConfig+0x348>
 800d36a:	2302      	movs	r3, #2
 800d36c:	77fb      	strb	r3, [r7, #31]
 800d36e:	e0c9      	b.n	800d504 <UART_SetConfig+0x348>
 800d370:	2304      	movs	r3, #4
 800d372:	77fb      	strb	r3, [r7, #31]
 800d374:	e0c6      	b.n	800d504 <UART_SetConfig+0x348>
 800d376:	2308      	movs	r3, #8
 800d378:	77fb      	strb	r3, [r7, #31]
 800d37a:	e0c3      	b.n	800d504 <UART_SetConfig+0x348>
 800d37c:	2310      	movs	r3, #16
 800d37e:	77fb      	strb	r3, [r7, #31]
 800d380:	e0c0      	b.n	800d504 <UART_SetConfig+0x348>
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a44      	ldr	r2, [pc, #272]	@ (800d498 <UART_SetConfig+0x2dc>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d125      	bne.n	800d3d8 <UART_SetConfig+0x21c>
 800d38c:	4b3e      	ldr	r3, [pc, #248]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d38e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d396:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d39a:	d017      	beq.n	800d3cc <UART_SetConfig+0x210>
 800d39c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d3a0:	d817      	bhi.n	800d3d2 <UART_SetConfig+0x216>
 800d3a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3a6:	d00b      	beq.n	800d3c0 <UART_SetConfig+0x204>
 800d3a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3ac:	d811      	bhi.n	800d3d2 <UART_SetConfig+0x216>
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d003      	beq.n	800d3ba <UART_SetConfig+0x1fe>
 800d3b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d3b6:	d006      	beq.n	800d3c6 <UART_SetConfig+0x20a>
 800d3b8:	e00b      	b.n	800d3d2 <UART_SetConfig+0x216>
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	77fb      	strb	r3, [r7, #31]
 800d3be:	e0a1      	b.n	800d504 <UART_SetConfig+0x348>
 800d3c0:	2302      	movs	r3, #2
 800d3c2:	77fb      	strb	r3, [r7, #31]
 800d3c4:	e09e      	b.n	800d504 <UART_SetConfig+0x348>
 800d3c6:	2304      	movs	r3, #4
 800d3c8:	77fb      	strb	r3, [r7, #31]
 800d3ca:	e09b      	b.n	800d504 <UART_SetConfig+0x348>
 800d3cc:	2308      	movs	r3, #8
 800d3ce:	77fb      	strb	r3, [r7, #31]
 800d3d0:	e098      	b.n	800d504 <UART_SetConfig+0x348>
 800d3d2:	2310      	movs	r3, #16
 800d3d4:	77fb      	strb	r3, [r7, #31]
 800d3d6:	e095      	b.n	800d504 <UART_SetConfig+0x348>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	4a2f      	ldr	r2, [pc, #188]	@ (800d49c <UART_SetConfig+0x2e0>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d125      	bne.n	800d42e <UART_SetConfig+0x272>
 800d3e2:	4b29      	ldr	r3, [pc, #164]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d3ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3f0:	d017      	beq.n	800d422 <UART_SetConfig+0x266>
 800d3f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3f6:	d817      	bhi.n	800d428 <UART_SetConfig+0x26c>
 800d3f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3fc:	d00b      	beq.n	800d416 <UART_SetConfig+0x25a>
 800d3fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d402:	d811      	bhi.n	800d428 <UART_SetConfig+0x26c>
 800d404:	2b00      	cmp	r3, #0
 800d406:	d003      	beq.n	800d410 <UART_SetConfig+0x254>
 800d408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d40c:	d006      	beq.n	800d41c <UART_SetConfig+0x260>
 800d40e:	e00b      	b.n	800d428 <UART_SetConfig+0x26c>
 800d410:	2301      	movs	r3, #1
 800d412:	77fb      	strb	r3, [r7, #31]
 800d414:	e076      	b.n	800d504 <UART_SetConfig+0x348>
 800d416:	2302      	movs	r3, #2
 800d418:	77fb      	strb	r3, [r7, #31]
 800d41a:	e073      	b.n	800d504 <UART_SetConfig+0x348>
 800d41c:	2304      	movs	r3, #4
 800d41e:	77fb      	strb	r3, [r7, #31]
 800d420:	e070      	b.n	800d504 <UART_SetConfig+0x348>
 800d422:	2308      	movs	r3, #8
 800d424:	77fb      	strb	r3, [r7, #31]
 800d426:	e06d      	b.n	800d504 <UART_SetConfig+0x348>
 800d428:	2310      	movs	r3, #16
 800d42a:	77fb      	strb	r3, [r7, #31]
 800d42c:	e06a      	b.n	800d504 <UART_SetConfig+0x348>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a1b      	ldr	r2, [pc, #108]	@ (800d4a0 <UART_SetConfig+0x2e4>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d138      	bne.n	800d4aa <UART_SetConfig+0x2ee>
 800d438:	4b13      	ldr	r3, [pc, #76]	@ (800d488 <UART_SetConfig+0x2cc>)
 800d43a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d43e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d442:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d446:	d017      	beq.n	800d478 <UART_SetConfig+0x2bc>
 800d448:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d44c:	d82a      	bhi.n	800d4a4 <UART_SetConfig+0x2e8>
 800d44e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d452:	d00b      	beq.n	800d46c <UART_SetConfig+0x2b0>
 800d454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d458:	d824      	bhi.n	800d4a4 <UART_SetConfig+0x2e8>
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d003      	beq.n	800d466 <UART_SetConfig+0x2aa>
 800d45e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d462:	d006      	beq.n	800d472 <UART_SetConfig+0x2b6>
 800d464:	e01e      	b.n	800d4a4 <UART_SetConfig+0x2e8>
 800d466:	2300      	movs	r3, #0
 800d468:	77fb      	strb	r3, [r7, #31]
 800d46a:	e04b      	b.n	800d504 <UART_SetConfig+0x348>
 800d46c:	2302      	movs	r3, #2
 800d46e:	77fb      	strb	r3, [r7, #31]
 800d470:	e048      	b.n	800d504 <UART_SetConfig+0x348>
 800d472:	2304      	movs	r3, #4
 800d474:	77fb      	strb	r3, [r7, #31]
 800d476:	e045      	b.n	800d504 <UART_SetConfig+0x348>
 800d478:	2308      	movs	r3, #8
 800d47a:	77fb      	strb	r3, [r7, #31]
 800d47c:	e042      	b.n	800d504 <UART_SetConfig+0x348>
 800d47e:	bf00      	nop
 800d480:	efff69f3 	.word	0xefff69f3
 800d484:	40011000 	.word	0x40011000
 800d488:	40023800 	.word	0x40023800
 800d48c:	40004400 	.word	0x40004400
 800d490:	40004800 	.word	0x40004800
 800d494:	40004c00 	.word	0x40004c00
 800d498:	40005000 	.word	0x40005000
 800d49c:	40011400 	.word	0x40011400
 800d4a0:	40007800 	.word	0x40007800
 800d4a4:	2310      	movs	r3, #16
 800d4a6:	77fb      	strb	r3, [r7, #31]
 800d4a8:	e02c      	b.n	800d504 <UART_SetConfig+0x348>
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	4a72      	ldr	r2, [pc, #456]	@ (800d678 <UART_SetConfig+0x4bc>)
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	d125      	bne.n	800d500 <UART_SetConfig+0x344>
 800d4b4:	4b71      	ldr	r3, [pc, #452]	@ (800d67c <UART_SetConfig+0x4c0>)
 800d4b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d4ba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d4be:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d4c2:	d017      	beq.n	800d4f4 <UART_SetConfig+0x338>
 800d4c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d4c8:	d817      	bhi.n	800d4fa <UART_SetConfig+0x33e>
 800d4ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4ce:	d00b      	beq.n	800d4e8 <UART_SetConfig+0x32c>
 800d4d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4d4:	d811      	bhi.n	800d4fa <UART_SetConfig+0x33e>
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d003      	beq.n	800d4e2 <UART_SetConfig+0x326>
 800d4da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d4de:	d006      	beq.n	800d4ee <UART_SetConfig+0x332>
 800d4e0:	e00b      	b.n	800d4fa <UART_SetConfig+0x33e>
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	77fb      	strb	r3, [r7, #31]
 800d4e6:	e00d      	b.n	800d504 <UART_SetConfig+0x348>
 800d4e8:	2302      	movs	r3, #2
 800d4ea:	77fb      	strb	r3, [r7, #31]
 800d4ec:	e00a      	b.n	800d504 <UART_SetConfig+0x348>
 800d4ee:	2304      	movs	r3, #4
 800d4f0:	77fb      	strb	r3, [r7, #31]
 800d4f2:	e007      	b.n	800d504 <UART_SetConfig+0x348>
 800d4f4:	2308      	movs	r3, #8
 800d4f6:	77fb      	strb	r3, [r7, #31]
 800d4f8:	e004      	b.n	800d504 <UART_SetConfig+0x348>
 800d4fa:	2310      	movs	r3, #16
 800d4fc:	77fb      	strb	r3, [r7, #31]
 800d4fe:	e001      	b.n	800d504 <UART_SetConfig+0x348>
 800d500:	2310      	movs	r3, #16
 800d502:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	69db      	ldr	r3, [r3, #28]
 800d508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d50c:	d15b      	bne.n	800d5c6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800d50e:	7ffb      	ldrb	r3, [r7, #31]
 800d510:	2b08      	cmp	r3, #8
 800d512:	d828      	bhi.n	800d566 <UART_SetConfig+0x3aa>
 800d514:	a201      	add	r2, pc, #4	@ (adr r2, 800d51c <UART_SetConfig+0x360>)
 800d516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d51a:	bf00      	nop
 800d51c:	0800d541 	.word	0x0800d541
 800d520:	0800d549 	.word	0x0800d549
 800d524:	0800d551 	.word	0x0800d551
 800d528:	0800d567 	.word	0x0800d567
 800d52c:	0800d557 	.word	0x0800d557
 800d530:	0800d567 	.word	0x0800d567
 800d534:	0800d567 	.word	0x0800d567
 800d538:	0800d567 	.word	0x0800d567
 800d53c:	0800d55f 	.word	0x0800d55f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d540:	f7fb fc5e 	bl	8008e00 <HAL_RCC_GetPCLK1Freq>
 800d544:	61b8      	str	r0, [r7, #24]
        break;
 800d546:	e013      	b.n	800d570 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d548:	f7fb fc6e 	bl	8008e28 <HAL_RCC_GetPCLK2Freq>
 800d54c:	61b8      	str	r0, [r7, #24]
        break;
 800d54e:	e00f      	b.n	800d570 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d550:	4b4b      	ldr	r3, [pc, #300]	@ (800d680 <UART_SetConfig+0x4c4>)
 800d552:	61bb      	str	r3, [r7, #24]
        break;
 800d554:	e00c      	b.n	800d570 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d556:	f7fb fb81 	bl	8008c5c <HAL_RCC_GetSysClockFreq>
 800d55a:	61b8      	str	r0, [r7, #24]
        break;
 800d55c:	e008      	b.n	800d570 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d55e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d562:	61bb      	str	r3, [r7, #24]
        break;
 800d564:	e004      	b.n	800d570 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800d566:	2300      	movs	r3, #0
 800d568:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d56a:	2301      	movs	r3, #1
 800d56c:	77bb      	strb	r3, [r7, #30]
        break;
 800d56e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d074      	beq.n	800d660 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d576:	69bb      	ldr	r3, [r7, #24]
 800d578:	005a      	lsls	r2, r3, #1
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	685b      	ldr	r3, [r3, #4]
 800d57e:	085b      	lsrs	r3, r3, #1
 800d580:	441a      	add	r2, r3
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	fbb2 f3f3 	udiv	r3, r2, r3
 800d58a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d58c:	693b      	ldr	r3, [r7, #16]
 800d58e:	2b0f      	cmp	r3, #15
 800d590:	d916      	bls.n	800d5c0 <UART_SetConfig+0x404>
 800d592:	693b      	ldr	r3, [r7, #16]
 800d594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d598:	d212      	bcs.n	800d5c0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	b29b      	uxth	r3, r3
 800d59e:	f023 030f 	bic.w	r3, r3, #15
 800d5a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	085b      	lsrs	r3, r3, #1
 800d5a8:	b29b      	uxth	r3, r3
 800d5aa:	f003 0307 	and.w	r3, r3, #7
 800d5ae:	b29a      	uxth	r2, r3
 800d5b0:	89fb      	ldrh	r3, [r7, #14]
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	89fa      	ldrh	r2, [r7, #14]
 800d5bc:	60da      	str	r2, [r3, #12]
 800d5be:	e04f      	b.n	800d660 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	77bb      	strb	r3, [r7, #30]
 800d5c4:	e04c      	b.n	800d660 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d5c6:	7ffb      	ldrb	r3, [r7, #31]
 800d5c8:	2b08      	cmp	r3, #8
 800d5ca:	d828      	bhi.n	800d61e <UART_SetConfig+0x462>
 800d5cc:	a201      	add	r2, pc, #4	@ (adr r2, 800d5d4 <UART_SetConfig+0x418>)
 800d5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5d2:	bf00      	nop
 800d5d4:	0800d5f9 	.word	0x0800d5f9
 800d5d8:	0800d601 	.word	0x0800d601
 800d5dc:	0800d609 	.word	0x0800d609
 800d5e0:	0800d61f 	.word	0x0800d61f
 800d5e4:	0800d60f 	.word	0x0800d60f
 800d5e8:	0800d61f 	.word	0x0800d61f
 800d5ec:	0800d61f 	.word	0x0800d61f
 800d5f0:	0800d61f 	.word	0x0800d61f
 800d5f4:	0800d617 	.word	0x0800d617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d5f8:	f7fb fc02 	bl	8008e00 <HAL_RCC_GetPCLK1Freq>
 800d5fc:	61b8      	str	r0, [r7, #24]
        break;
 800d5fe:	e013      	b.n	800d628 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d600:	f7fb fc12 	bl	8008e28 <HAL_RCC_GetPCLK2Freq>
 800d604:	61b8      	str	r0, [r7, #24]
        break;
 800d606:	e00f      	b.n	800d628 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d608:	4b1d      	ldr	r3, [pc, #116]	@ (800d680 <UART_SetConfig+0x4c4>)
 800d60a:	61bb      	str	r3, [r7, #24]
        break;
 800d60c:	e00c      	b.n	800d628 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d60e:	f7fb fb25 	bl	8008c5c <HAL_RCC_GetSysClockFreq>
 800d612:	61b8      	str	r0, [r7, #24]
        break;
 800d614:	e008      	b.n	800d628 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d61a:	61bb      	str	r3, [r7, #24]
        break;
 800d61c:	e004      	b.n	800d628 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800d61e:	2300      	movs	r3, #0
 800d620:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d622:	2301      	movs	r3, #1
 800d624:	77bb      	strb	r3, [r7, #30]
        break;
 800d626:	bf00      	nop
    }

    if (pclk != 0U)
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d018      	beq.n	800d660 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	685b      	ldr	r3, [r3, #4]
 800d632:	085a      	lsrs	r2, r3, #1
 800d634:	69bb      	ldr	r3, [r7, #24]
 800d636:	441a      	add	r2, r3
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	685b      	ldr	r3, [r3, #4]
 800d63c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d640:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d642:	693b      	ldr	r3, [r7, #16]
 800d644:	2b0f      	cmp	r3, #15
 800d646:	d909      	bls.n	800d65c <UART_SetConfig+0x4a0>
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d64e:	d205      	bcs.n	800d65c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	b29a      	uxth	r2, r3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	60da      	str	r2, [r3, #12]
 800d65a:	e001      	b.n	800d660 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2200      	movs	r2, #0
 800d664:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2200      	movs	r2, #0
 800d66a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d66c:	7fbb      	ldrb	r3, [r7, #30]
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3720      	adds	r7, #32
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	40007c00 	.word	0x40007c00
 800d67c:	40023800 	.word	0x40023800
 800d680:	00f42400 	.word	0x00f42400

0800d684 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d684:	b480      	push	{r7}
 800d686:	b083      	sub	sp, #12
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d690:	f003 0308 	and.w	r3, r3, #8
 800d694:	2b00      	cmp	r3, #0
 800d696:	d00a      	beq.n	800d6ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	685b      	ldr	r3, [r3, #4]
 800d69e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	430a      	orrs	r2, r1
 800d6ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6b2:	f003 0301 	and.w	r3, r3, #1
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d00a      	beq.n	800d6d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	430a      	orrs	r2, r1
 800d6ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6d4:	f003 0302 	and.w	r3, r3, #2
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00a      	beq.n	800d6f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	430a      	orrs	r2, r1
 800d6f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6f6:	f003 0304 	and.w	r3, r3, #4
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00a      	beq.n	800d714 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	430a      	orrs	r2, r1
 800d712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d718:	f003 0310 	and.w	r3, r3, #16
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d00a      	beq.n	800d736 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	430a      	orrs	r2, r1
 800d734:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d73a:	f003 0320 	and.w	r3, r3, #32
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d00a      	beq.n	800d758 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	689b      	ldr	r3, [r3, #8]
 800d748:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	430a      	orrs	r2, r1
 800d756:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d75c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d760:	2b00      	cmp	r3, #0
 800d762:	d01a      	beq.n	800d79a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	430a      	orrs	r2, r1
 800d778:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d77e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d782:	d10a      	bne.n	800d79a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	430a      	orrs	r2, r1
 800d798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d79e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d00a      	beq.n	800d7bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	685b      	ldr	r3, [r3, #4]
 800d7ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	430a      	orrs	r2, r1
 800d7ba:	605a      	str	r2, [r3, #4]
  }
}
 800d7bc:	bf00      	nop
 800d7be:	370c      	adds	r7, #12
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c6:	4770      	bx	lr

0800d7c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b08c      	sub	sp, #48	@ 0x30
 800d7cc:	af02      	add	r7, sp, #8
 800d7ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d7d8:	f7f5 fc8c 	bl	80030f4 <HAL_GetTick>
 800d7dc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	f003 0308 	and.w	r3, r3, #8
 800d7e8:	2b08      	cmp	r3, #8
 800d7ea:	d12e      	bne.n	800d84a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d7ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d7f0:	9300      	str	r3, [sp, #0]
 800d7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 f83b 	bl	800d876 <UART_WaitOnFlagUntilTimeout>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	d021      	beq.n	800d84a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	e853 3f00 	ldrex	r3, [r3]
 800d812:	60fb      	str	r3, [r7, #12]
   return(result);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d81a:	623b      	str	r3, [r7, #32]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	461a      	mov	r2, r3
 800d822:	6a3b      	ldr	r3, [r7, #32]
 800d824:	61fb      	str	r3, [r7, #28]
 800d826:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d828:	69b9      	ldr	r1, [r7, #24]
 800d82a:	69fa      	ldr	r2, [r7, #28]
 800d82c:	e841 2300 	strex	r3, r2, [r1]
 800d830:	617b      	str	r3, [r7, #20]
   return(result);
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d1e6      	bne.n	800d806 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2220      	movs	r2, #32
 800d83c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2200      	movs	r2, #0
 800d842:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d846:	2303      	movs	r3, #3
 800d848:	e011      	b.n	800d86e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2220      	movs	r2, #32
 800d84e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2220      	movs	r2, #32
 800d854:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2200      	movs	r2, #0
 800d85c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2200      	movs	r2, #0
 800d862:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d86c:	2300      	movs	r3, #0
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3728      	adds	r7, #40	@ 0x28
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}

0800d876 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d876:	b580      	push	{r7, lr}
 800d878:	b084      	sub	sp, #16
 800d87a:	af00      	add	r7, sp, #0
 800d87c:	60f8      	str	r0, [r7, #12]
 800d87e:	60b9      	str	r1, [r7, #8]
 800d880:	603b      	str	r3, [r7, #0]
 800d882:	4613      	mov	r3, r2
 800d884:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d886:	e04f      	b.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d888:	69bb      	ldr	r3, [r7, #24]
 800d88a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d88e:	d04b      	beq.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d890:	f7f5 fc30 	bl	80030f4 <HAL_GetTick>
 800d894:	4602      	mov	r2, r0
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	1ad3      	subs	r3, r2, r3
 800d89a:	69ba      	ldr	r2, [r7, #24]
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d302      	bcc.n	800d8a6 <UART_WaitOnFlagUntilTimeout+0x30>
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d8a6:	2303      	movs	r3, #3
 800d8a8:	e04e      	b.n	800d948 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f003 0304 	and.w	r3, r3, #4
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d037      	beq.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	2b80      	cmp	r3, #128	@ 0x80
 800d8bc:	d034      	beq.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	2b40      	cmp	r3, #64	@ 0x40
 800d8c2:	d031      	beq.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	69db      	ldr	r3, [r3, #28]
 800d8ca:	f003 0308 	and.w	r3, r3, #8
 800d8ce:	2b08      	cmp	r3, #8
 800d8d0:	d110      	bne.n	800d8f4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	2208      	movs	r2, #8
 800d8d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d8da:	68f8      	ldr	r0, [r7, #12]
 800d8dc:	f000 f838 	bl	800d950 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2208      	movs	r2, #8
 800d8e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e029      	b.n	800d948 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	69db      	ldr	r3, [r3, #28]
 800d8fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d8fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d902:	d111      	bne.n	800d928 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d90c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d90e:	68f8      	ldr	r0, [r7, #12]
 800d910:	f000 f81e 	bl	800d950 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	2220      	movs	r2, #32
 800d918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	2200      	movs	r2, #0
 800d920:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d924:	2303      	movs	r3, #3
 800d926:	e00f      	b.n	800d948 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	69da      	ldr	r2, [r3, #28]
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	4013      	ands	r3, r2
 800d932:	68ba      	ldr	r2, [r7, #8]
 800d934:	429a      	cmp	r2, r3
 800d936:	bf0c      	ite	eq
 800d938:	2301      	moveq	r3, #1
 800d93a:	2300      	movne	r3, #0
 800d93c:	b2db      	uxtb	r3, r3
 800d93e:	461a      	mov	r2, r3
 800d940:	79fb      	ldrb	r3, [r7, #7]
 800d942:	429a      	cmp	r2, r3
 800d944:	d0a0      	beq.n	800d888 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d946:	2300      	movs	r3, #0
}
 800d948:	4618      	mov	r0, r3
 800d94a:	3710      	adds	r7, #16
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}

0800d950 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d950:	b480      	push	{r7}
 800d952:	b095      	sub	sp, #84	@ 0x54
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d95e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d960:	e853 3f00 	ldrex	r3, [r3]
 800d964:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d968:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d96c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	461a      	mov	r2, r3
 800d974:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d976:	643b      	str	r3, [r7, #64]	@ 0x40
 800d978:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d97a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d97c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d97e:	e841 2300 	strex	r3, r2, [r1]
 800d982:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d986:	2b00      	cmp	r3, #0
 800d988:	d1e6      	bne.n	800d958 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	3308      	adds	r3, #8
 800d990:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d992:	6a3b      	ldr	r3, [r7, #32]
 800d994:	e853 3f00 	ldrex	r3, [r3]
 800d998:	61fb      	str	r3, [r7, #28]
   return(result);
 800d99a:	69fb      	ldr	r3, [r7, #28]
 800d99c:	f023 0301 	bic.w	r3, r3, #1
 800d9a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	3308      	adds	r3, #8
 800d9a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9b2:	e841 2300 	strex	r3, r2, [r1]
 800d9b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d1e5      	bne.n	800d98a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d118      	bne.n	800d9f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	e853 3f00 	ldrex	r3, [r3]
 800d9d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	f023 0310 	bic.w	r3, r3, #16
 800d9da:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	461a      	mov	r2, r3
 800d9e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9e4:	61bb      	str	r3, [r7, #24]
 800d9e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9e8:	6979      	ldr	r1, [r7, #20]
 800d9ea:	69ba      	ldr	r2, [r7, #24]
 800d9ec:	e841 2300 	strex	r3, r2, [r1]
 800d9f0:	613b      	str	r3, [r7, #16]
   return(result);
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d1e6      	bne.n	800d9c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2220      	movs	r2, #32
 800d9fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2200      	movs	r2, #0
 800da04:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2200      	movs	r2, #0
 800da0a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800da0c:	bf00      	nop
 800da0e:	3754      	adds	r7, #84	@ 0x54
 800da10:	46bd      	mov	sp, r7
 800da12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da16:	4770      	bx	lr

0800da18 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800da18:	b480      	push	{r7}
 800da1a:	b083      	sub	sp, #12
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d121      	bne.n	800da6e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681a      	ldr	r2, [r3, #0]
 800da2e:	4b27      	ldr	r3, [pc, #156]	@ (800dacc <FMC_SDRAM_Init+0xb4>)
 800da30:	4013      	ands	r3, r2
 800da32:	683a      	ldr	r2, [r7, #0]
 800da34:	6851      	ldr	r1, [r2, #4]
 800da36:	683a      	ldr	r2, [r7, #0]
 800da38:	6892      	ldr	r2, [r2, #8]
 800da3a:	4311      	orrs	r1, r2
 800da3c:	683a      	ldr	r2, [r7, #0]
 800da3e:	68d2      	ldr	r2, [r2, #12]
 800da40:	4311      	orrs	r1, r2
 800da42:	683a      	ldr	r2, [r7, #0]
 800da44:	6912      	ldr	r2, [r2, #16]
 800da46:	4311      	orrs	r1, r2
 800da48:	683a      	ldr	r2, [r7, #0]
 800da4a:	6952      	ldr	r2, [r2, #20]
 800da4c:	4311      	orrs	r1, r2
 800da4e:	683a      	ldr	r2, [r7, #0]
 800da50:	6992      	ldr	r2, [r2, #24]
 800da52:	4311      	orrs	r1, r2
 800da54:	683a      	ldr	r2, [r7, #0]
 800da56:	69d2      	ldr	r2, [r2, #28]
 800da58:	4311      	orrs	r1, r2
 800da5a:	683a      	ldr	r2, [r7, #0]
 800da5c:	6a12      	ldr	r2, [r2, #32]
 800da5e:	4311      	orrs	r1, r2
 800da60:	683a      	ldr	r2, [r7, #0]
 800da62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800da64:	430a      	orrs	r2, r1
 800da66:	431a      	orrs	r2, r3
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	601a      	str	r2, [r3, #0]
 800da6c:	e026      	b.n	800dabc <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	69d9      	ldr	r1, [r3, #28]
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	6a1b      	ldr	r3, [r3, #32]
 800da7e:	4319      	orrs	r1, r3
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da84:	430b      	orrs	r3, r1
 800da86:	431a      	orrs	r2, r3
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	685a      	ldr	r2, [r3, #4]
 800da90:	4b0e      	ldr	r3, [pc, #56]	@ (800dacc <FMC_SDRAM_Init+0xb4>)
 800da92:	4013      	ands	r3, r2
 800da94:	683a      	ldr	r2, [r7, #0]
 800da96:	6851      	ldr	r1, [r2, #4]
 800da98:	683a      	ldr	r2, [r7, #0]
 800da9a:	6892      	ldr	r2, [r2, #8]
 800da9c:	4311      	orrs	r1, r2
 800da9e:	683a      	ldr	r2, [r7, #0]
 800daa0:	68d2      	ldr	r2, [r2, #12]
 800daa2:	4311      	orrs	r1, r2
 800daa4:	683a      	ldr	r2, [r7, #0]
 800daa6:	6912      	ldr	r2, [r2, #16]
 800daa8:	4311      	orrs	r1, r2
 800daaa:	683a      	ldr	r2, [r7, #0]
 800daac:	6952      	ldr	r2, [r2, #20]
 800daae:	4311      	orrs	r1, r2
 800dab0:	683a      	ldr	r2, [r7, #0]
 800dab2:	6992      	ldr	r2, [r2, #24]
 800dab4:	430a      	orrs	r2, r1
 800dab6:	431a      	orrs	r2, r3
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800dabc:	2300      	movs	r3, #0
}
 800dabe:	4618      	mov	r0, r3
 800dac0:	370c      	adds	r7, #12
 800dac2:	46bd      	mov	sp, r7
 800dac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac8:	4770      	bx	lr
 800daca:	bf00      	nop
 800dacc:	ffff8000 	.word	0xffff8000

0800dad0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b085      	sub	sp, #20
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	60f8      	str	r0, [r7, #12]
 800dad8:	60b9      	str	r1, [r7, #8]
 800dada:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d128      	bne.n	800db34 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	1e59      	subs	r1, r3, #1
 800daf0:	68bb      	ldr	r3, [r7, #8]
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	3b01      	subs	r3, #1
 800daf6:	011b      	lsls	r3, r3, #4
 800daf8:	4319      	orrs	r1, r3
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	689b      	ldr	r3, [r3, #8]
 800dafe:	3b01      	subs	r3, #1
 800db00:	021b      	lsls	r3, r3, #8
 800db02:	4319      	orrs	r1, r3
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	68db      	ldr	r3, [r3, #12]
 800db08:	3b01      	subs	r3, #1
 800db0a:	031b      	lsls	r3, r3, #12
 800db0c:	4319      	orrs	r1, r3
 800db0e:	68bb      	ldr	r3, [r7, #8]
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	3b01      	subs	r3, #1
 800db14:	041b      	lsls	r3, r3, #16
 800db16:	4319      	orrs	r1, r3
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	695b      	ldr	r3, [r3, #20]
 800db1c:	3b01      	subs	r3, #1
 800db1e:	051b      	lsls	r3, r3, #20
 800db20:	4319      	orrs	r1, r3
 800db22:	68bb      	ldr	r3, [r7, #8]
 800db24:	699b      	ldr	r3, [r3, #24]
 800db26:	3b01      	subs	r3, #1
 800db28:	061b      	lsls	r3, r3, #24
 800db2a:	430b      	orrs	r3, r1
 800db2c:	431a      	orrs	r2, r3
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	609a      	str	r2, [r3, #8]
 800db32:	e02d      	b.n	800db90 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	689a      	ldr	r2, [r3, #8]
 800db38:	4b19      	ldr	r3, [pc, #100]	@ (800dba0 <FMC_SDRAM_Timing_Init+0xd0>)
 800db3a:	4013      	ands	r3, r2
 800db3c:	68ba      	ldr	r2, [r7, #8]
 800db3e:	68d2      	ldr	r2, [r2, #12]
 800db40:	3a01      	subs	r2, #1
 800db42:	0311      	lsls	r1, r2, #12
 800db44:	68ba      	ldr	r2, [r7, #8]
 800db46:	6952      	ldr	r2, [r2, #20]
 800db48:	3a01      	subs	r2, #1
 800db4a:	0512      	lsls	r2, r2, #20
 800db4c:	430a      	orrs	r2, r1
 800db4e:	431a      	orrs	r2, r3
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	68db      	ldr	r3, [r3, #12]
 800db58:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	1e59      	subs	r1, r3, #1
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	3b01      	subs	r3, #1
 800db68:	011b      	lsls	r3, r3, #4
 800db6a:	4319      	orrs	r1, r3
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	689b      	ldr	r3, [r3, #8]
 800db70:	3b01      	subs	r3, #1
 800db72:	021b      	lsls	r3, r3, #8
 800db74:	4319      	orrs	r1, r3
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	691b      	ldr	r3, [r3, #16]
 800db7a:	3b01      	subs	r3, #1
 800db7c:	041b      	lsls	r3, r3, #16
 800db7e:	4319      	orrs	r1, r3
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	699b      	ldr	r3, [r3, #24]
 800db84:	3b01      	subs	r3, #1
 800db86:	061b      	lsls	r3, r3, #24
 800db88:	430b      	orrs	r3, r1
 800db8a:	431a      	orrs	r2, r3
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800db90:	2300      	movs	r3, #0
}
 800db92:	4618      	mov	r0, r3
 800db94:	3714      	adds	r7, #20
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	ff0f0fff 	.word	0xff0f0fff

0800dba4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800dba4:	b084      	sub	sp, #16
 800dba6:	b480      	push	{r7}
 800dba8:	b085      	sub	sp, #20
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	6078      	str	r0, [r7, #4]
 800dbae:	f107 001c 	add.w	r0, r7, #28
 800dbb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800dbba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800dbbc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800dbbe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800dbc2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800dbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800dbc6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800dbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800dbca:	431a      	orrs	r2, r3
             Init.ClockDiv
 800dbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800dbce:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800dbd0:	68fa      	ldr	r2, [r7, #12]
 800dbd2:	4313      	orrs	r3, r2
 800dbd4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	685a      	ldr	r2, [r3, #4]
 800dbda:	4b07      	ldr	r3, [pc, #28]	@ (800dbf8 <SDMMC_Init+0x54>)
 800dbdc:	4013      	ands	r3, r2
 800dbde:	68fa      	ldr	r2, [r7, #12]
 800dbe0:	431a      	orrs	r2, r3
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800dbe6:	2300      	movs	r3, #0
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3714      	adds	r7, #20
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	b004      	add	sp, #16
 800dbf4:	4770      	bx	lr
 800dbf6:	bf00      	nop
 800dbf8:	ffff8100 	.word	0xffff8100

0800dbfc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b083      	sub	sp, #12
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	370c      	adds	r7, #12
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc14:	4770      	bx	lr

0800dc16 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800dc16:	b480      	push	{r7}
 800dc18:	b083      	sub	sp, #12
 800dc1a:	af00      	add	r7, sp, #0
 800dc1c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2203      	movs	r2, #3
 800dc22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800dc24:	2300      	movs	r3, #0
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	370c      	adds	r7, #12
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc30:	4770      	bx	lr

0800dc32 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800dc32:	b480      	push	{r7}
 800dc34:	b083      	sub	sp, #12
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	f003 0303 	and.w	r3, r3, #3
}
 800dc42:	4618      	mov	r0, r3
 800dc44:	370c      	adds	r7, #12
 800dc46:	46bd      	mov	sp, r7
 800dc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4c:	4770      	bx	lr
	...

0800dc50 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b085      	sub	sp, #20
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
 800dc58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	681a      	ldr	r2, [r3, #0]
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dc6e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800dc74:	431a      	orrs	r2, r3
                       Command->CPSM);
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800dc7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dc7c:	68fa      	ldr	r2, [r7, #12]
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	68da      	ldr	r2, [r3, #12]
 800dc86:	4b06      	ldr	r3, [pc, #24]	@ (800dca0 <SDMMC_SendCommand+0x50>)
 800dc88:	4013      	ands	r3, r2
 800dc8a:	68fa      	ldr	r2, [r7, #12]
 800dc8c:	431a      	orrs	r2, r3
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800dc92:	2300      	movs	r3, #0
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3714      	adds	r7, #20
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9e:	4770      	bx	lr
 800dca0:	fffff000 	.word	0xfffff000

0800dca4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800dca4:	b480      	push	{r7}
 800dca6:	b083      	sub	sp, #12
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	691b      	ldr	r3, [r3, #16]
 800dcb0:	b2db      	uxtb	r3, r3
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	370c      	adds	r7, #12
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbc:	4770      	bx	lr

0800dcbe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800dcbe:	b480      	push	{r7}
 800dcc0:	b085      	sub	sp, #20
 800dcc2:	af00      	add	r7, sp, #0
 800dcc4:	6078      	str	r0, [r7, #4]
 800dcc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	3314      	adds	r3, #20
 800dccc:	461a      	mov	r2, r3
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	4413      	add	r3, r2
 800dcd2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	681b      	ldr	r3, [r3, #0]
}  
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3714      	adds	r7, #20
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce2:	4770      	bx	lr

0800dce4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b085      	sub	sp, #20
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	681a      	ldr	r2, [r3, #0]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	685a      	ldr	r2, [r3, #4]
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dd0a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800dd10:	431a      	orrs	r2, r3
                       Data->DPSM);
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800dd16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dd18:	68fa      	ldr	r2, [r7, #12]
 800dd1a:	4313      	orrs	r3, r2
 800dd1c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd22:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	431a      	orrs	r2, r3
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800dd2e:	2300      	movs	r3, #0

}
 800dd30:	4618      	mov	r0, r3
 800dd32:	3714      	adds	r7, #20
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr

0800dd3c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b088      	sub	sp, #32
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
 800dd44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800dd4a:	2310      	movs	r3, #16
 800dd4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dd4e:	2340      	movs	r3, #64	@ 0x40
 800dd50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dd52:	2300      	movs	r3, #0
 800dd54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dd56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dd5c:	f107 0308 	add.w	r3, r7, #8
 800dd60:	4619      	mov	r1, r3
 800dd62:	6878      	ldr	r0, [r7, #4]
 800dd64:	f7ff ff74 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800dd68:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd6c:	2110      	movs	r1, #16
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 fa1a 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800dd74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dd76:	69fb      	ldr	r3, [r7, #28]
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3720      	adds	r7, #32
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}

0800dd80 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b088      	sub	sp, #32
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800dd8e:	2311      	movs	r3, #17
 800dd90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dd92:	2340      	movs	r3, #64	@ 0x40
 800dd94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dd96:	2300      	movs	r3, #0
 800dd98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dd9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dda0:	f107 0308 	add.w	r3, r7, #8
 800dda4:	4619      	mov	r1, r3
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f7ff ff52 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ddac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddb0:	2111      	movs	r1, #17
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f000 f9f8 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800ddb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ddba:	69fb      	ldr	r3, [r7, #28]
}
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	3720      	adds	r7, #32
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}

0800ddc4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b088      	sub	sp, #32
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
 800ddcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ddd2:	2312      	movs	r3, #18
 800ddd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ddd6:	2340      	movs	r3, #64	@ 0x40
 800ddd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ddda:	2300      	movs	r3, #0
 800dddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ddde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dde2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dde4:	f107 0308 	add.w	r3, r7, #8
 800dde8:	4619      	mov	r1, r3
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f7ff ff30 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ddf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddf4:	2112      	movs	r1, #18
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f000 f9d6 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800ddfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ddfe:	69fb      	ldr	r3, [r7, #28]
}
 800de00:	4618      	mov	r0, r3
 800de02:	3720      	adds	r7, #32
 800de04:	46bd      	mov	sp, r7
 800de06:	bd80      	pop	{r7, pc}

0800de08 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b088      	sub	sp, #32
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800de16:	2318      	movs	r3, #24
 800de18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800de1a:	2340      	movs	r3, #64	@ 0x40
 800de1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800de1e:	2300      	movs	r3, #0
 800de20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800de22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800de28:	f107 0308 	add.w	r3, r7, #8
 800de2c:	4619      	mov	r1, r3
 800de2e:	6878      	ldr	r0, [r7, #4]
 800de30:	f7ff ff0e 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800de34:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de38:	2118      	movs	r1, #24
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f000 f9b4 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800de40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de42:	69fb      	ldr	r3, [r7, #28]
}
 800de44:	4618      	mov	r0, r3
 800de46:	3720      	adds	r7, #32
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}

0800de4c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b088      	sub	sp, #32
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800de5a:	2319      	movs	r3, #25
 800de5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800de5e:	2340      	movs	r3, #64	@ 0x40
 800de60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800de62:	2300      	movs	r3, #0
 800de64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800de66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de6a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800de6c:	f107 0308 	add.w	r3, r7, #8
 800de70:	4619      	mov	r1, r3
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f7ff feec 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800de78:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de7c:	2119      	movs	r1, #25
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f000 f992 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800de84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de86:	69fb      	ldr	r3, [r7, #28]
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3720      	adds	r7, #32
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b088      	sub	sp, #32
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800de98:	2300      	movs	r3, #0
 800de9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800de9c:	230c      	movs	r3, #12
 800de9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dea0:	2340      	movs	r3, #64	@ 0x40
 800dea2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dea4:	2300      	movs	r3, #0
 800dea6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dea8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800deac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800deae:	f107 0308 	add.w	r3, r7, #8
 800deb2:	4619      	mov	r1, r3
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f7ff fecb 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800deba:	4a05      	ldr	r2, [pc, #20]	@ (800ded0 <SDMMC_CmdStopTransfer+0x40>)
 800debc:	210c      	movs	r1, #12
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	f000 f972 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800dec4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dec6:	69fb      	ldr	r3, [r7, #28]
}
 800dec8:	4618      	mov	r0, r3
 800deca:	3720      	adds	r7, #32
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}
 800ded0:	05f5e100 	.word	0x05f5e100

0800ded4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b08a      	sub	sp, #40	@ 0x28
 800ded8:	af00      	add	r7, sp, #0
 800deda:	60f8      	str	r0, [r7, #12]
 800dedc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800dee4:	2307      	movs	r3, #7
 800dee6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dee8:	2340      	movs	r3, #64	@ 0x40
 800deea:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800deec:	2300      	movs	r3, #0
 800deee:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800def0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800def4:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800def6:	f107 0310 	add.w	r3, r7, #16
 800defa:	4619      	mov	r1, r3
 800defc:	68f8      	ldr	r0, [r7, #12]
 800defe:	f7ff fea7 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800df02:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df06:	2107      	movs	r1, #7
 800df08:	68f8      	ldr	r0, [r7, #12]
 800df0a:	f000 f94d 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800df0e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800df10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800df12:	4618      	mov	r0, r3
 800df14:	3728      	adds	r7, #40	@ 0x28
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}

0800df1a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800df1a:	b580      	push	{r7, lr}
 800df1c:	b088      	sub	sp, #32
 800df1e:	af00      	add	r7, sp, #0
 800df20:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800df22:	2300      	movs	r3, #0
 800df24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800df26:	2300      	movs	r3, #0
 800df28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800df2a:	2300      	movs	r3, #0
 800df2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800df2e:	2300      	movs	r3, #0
 800df30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800df32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800df38:	f107 0308 	add.w	r3, r7, #8
 800df3c:	4619      	mov	r1, r3
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7ff fe86 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f000 fb67 	bl	800e618 <SDMMC_GetCmdError>
 800df4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df4c:	69fb      	ldr	r3, [r7, #28]
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3720      	adds	r7, #32
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800df56:	b580      	push	{r7, lr}
 800df58:	b088      	sub	sp, #32
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800df5e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800df62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800df64:	2308      	movs	r3, #8
 800df66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800df68:	2340      	movs	r3, #64	@ 0x40
 800df6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800df6c:	2300      	movs	r3, #0
 800df6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800df70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800df76:	f107 0308 	add.w	r3, r7, #8
 800df7a:	4619      	mov	r1, r3
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f7ff fe67 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800df82:	6878      	ldr	r0, [r7, #4]
 800df84:	f000 fafa 	bl	800e57c <SDMMC_GetCmdResp7>
 800df88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df8a:	69fb      	ldr	r3, [r7, #28]
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3720      	adds	r7, #32
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b088      	sub	sp, #32
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800dfa2:	2337      	movs	r3, #55	@ 0x37
 800dfa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dfa6:	2340      	movs	r3, #64	@ 0x40
 800dfa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dfaa:	2300      	movs	r3, #0
 800dfac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dfae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dfb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dfb4:	f107 0308 	add.w	r3, r7, #8
 800dfb8:	4619      	mov	r1, r3
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f7ff fe48 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800dfc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dfc4:	2137      	movs	r1, #55	@ 0x37
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 f8ee 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800dfcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dfce:	69fb      	ldr	r3, [r7, #28]
}
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	3720      	adds	r7, #32
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	bd80      	pop	{r7, pc}

0800dfd8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b088      	sub	sp, #32
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
 800dfe0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800dfe2:	683a      	ldr	r2, [r7, #0]
 800dfe4:	4b0d      	ldr	r3, [pc, #52]	@ (800e01c <SDMMC_CmdAppOperCommand+0x44>)
 800dfe6:	4313      	orrs	r3, r2
 800dfe8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800dfea:	2329      	movs	r3, #41	@ 0x29
 800dfec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dfee:	2340      	movs	r3, #64	@ 0x40
 800dff0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dff2:	2300      	movs	r3, #0
 800dff4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dff6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dffa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dffc:	f107 0308 	add.w	r3, r7, #8
 800e000:	4619      	mov	r1, r3
 800e002:	6878      	ldr	r0, [r7, #4]
 800e004:	f7ff fe24 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	f000 fa03 	bl	800e414 <SDMMC_GetCmdResp3>
 800e00e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e010:	69fb      	ldr	r3, [r7, #28]
}
 800e012:	4618      	mov	r0, r3
 800e014:	3720      	adds	r7, #32
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}
 800e01a:	bf00      	nop
 800e01c:	80100000 	.word	0x80100000

0800e020 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b088      	sub	sp, #32
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e02e:	2306      	movs	r3, #6
 800e030:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e032:	2340      	movs	r3, #64	@ 0x40
 800e034:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e036:	2300      	movs	r3, #0
 800e038:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e03e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e040:	f107 0308 	add.w	r3, r7, #8
 800e044:	4619      	mov	r1, r3
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f7ff fe02 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800e04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e050:	2106      	movs	r1, #6
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f000 f8a8 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800e058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e05a:	69fb      	ldr	r3, [r7, #28]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3720      	adds	r7, #32
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}

0800e064 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b088      	sub	sp, #32
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e06c:	2300      	movs	r3, #0
 800e06e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e070:	2333      	movs	r3, #51	@ 0x33
 800e072:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e074:	2340      	movs	r3, #64	@ 0x40
 800e076:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e078:	2300      	movs	r3, #0
 800e07a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e07c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e080:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e082:	f107 0308 	add.w	r3, r7, #8
 800e086:	4619      	mov	r1, r3
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f7ff fde1 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800e08e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e092:	2133      	movs	r1, #51	@ 0x33
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f000 f887 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800e09a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e09c:	69fb      	ldr	r3, [r7, #28]
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3720      	adds	r7, #32
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}

0800e0a6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e0a6:	b580      	push	{r7, lr}
 800e0a8:	b088      	sub	sp, #32
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e0b2:	2302      	movs	r3, #2
 800e0b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e0b6:	23c0      	movs	r3, #192	@ 0xc0
 800e0b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e0c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e0c4:	f107 0308 	add.w	r3, r7, #8
 800e0c8:	4619      	mov	r1, r3
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f7ff fdc0 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 f957 	bl	800e384 <SDMMC_GetCmdResp2>
 800e0d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0d8:	69fb      	ldr	r3, [r7, #28]
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3720      	adds	r7, #32
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b088      	sub	sp, #32
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e0f0:	2309      	movs	r3, #9
 800e0f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e0f4:	23c0      	movs	r3, #192	@ 0xc0
 800e0f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e100:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e102:	f107 0308 	add.w	r3, r7, #8
 800e106:	4619      	mov	r1, r3
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f7ff fda1 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f000 f938 	bl	800e384 <SDMMC_GetCmdResp2>
 800e114:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e116:	69fb      	ldr	r3, [r7, #28]
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3720      	adds	r7, #32
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}

0800e120 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b088      	sub	sp, #32
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e12a:	2300      	movs	r3, #0
 800e12c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e12e:	2303      	movs	r3, #3
 800e130:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e132:	2340      	movs	r3, #64	@ 0x40
 800e134:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e136:	2300      	movs	r3, #0
 800e138:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e13a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e13e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e140:	f107 0308 	add.w	r3, r7, #8
 800e144:	4619      	mov	r1, r3
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f7ff fd82 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e14c:	683a      	ldr	r2, [r7, #0]
 800e14e:	2103      	movs	r1, #3
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 f99d 	bl	800e490 <SDMMC_GetCmdResp6>
 800e156:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e158:	69fb      	ldr	r3, [r7, #28]
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3720      	adds	r7, #32
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}

0800e162 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e162:	b580      	push	{r7, lr}
 800e164:	b088      	sub	sp, #32
 800e166:	af00      	add	r7, sp, #0
 800e168:	6078      	str	r0, [r7, #4]
 800e16a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e170:	230d      	movs	r3, #13
 800e172:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e174:	2340      	movs	r3, #64	@ 0x40
 800e176:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e178:	2300      	movs	r3, #0
 800e17a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e17c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e180:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e182:	f107 0308 	add.w	r3, r7, #8
 800e186:	4619      	mov	r1, r3
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f7ff fd61 	bl	800dc50 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e18e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e192:	210d      	movs	r1, #13
 800e194:	6878      	ldr	r0, [r7, #4]
 800e196:	f000 f807 	bl	800e1a8 <SDMMC_GetCmdResp1>
 800e19a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e19c:	69fb      	ldr	r3, [r7, #28]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3720      	adds	r7, #32
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
	...

0800e1a8 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b088      	sub	sp, #32
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	460b      	mov	r3, r1
 800e1b2:	607a      	str	r2, [r7, #4]
 800e1b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e1b6:	4b70      	ldr	r3, [pc, #448]	@ (800e378 <SDMMC_GetCmdResp1+0x1d0>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4a70      	ldr	r2, [pc, #448]	@ (800e37c <SDMMC_GetCmdResp1+0x1d4>)
 800e1bc:	fba2 2303 	umull	r2, r3, r2, r3
 800e1c0:	0a5a      	lsrs	r2, r3, #9
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	fb02 f303 	mul.w	r3, r2, r3
 800e1c8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e1ca:	69fb      	ldr	r3, [r7, #28]
 800e1cc:	1e5a      	subs	r2, r3, #1
 800e1ce:	61fa      	str	r2, [r7, #28]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d102      	bne.n	800e1da <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e1d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e1d8:	e0c9      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1de:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d0ef      	beq.n	800e1ca <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e1ea:	69bb      	ldr	r3, [r7, #24]
 800e1ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d1ea      	bne.n	800e1ca <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1f8:	f003 0304 	and.w	r3, r3, #4
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d004      	beq.n	800e20a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	2204      	movs	r2, #4
 800e204:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e206:	2304      	movs	r3, #4
 800e208:	e0b1      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e20e:	f003 0301 	and.w	r3, r3, #1
 800e212:	2b00      	cmp	r3, #0
 800e214:	d004      	beq.n	800e220 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2201      	movs	r2, #1
 800e21a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e21c:	2301      	movs	r3, #1
 800e21e:	e0a6      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	22c5      	movs	r2, #197	@ 0xc5
 800e224:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e226:	68f8      	ldr	r0, [r7, #12]
 800e228:	f7ff fd3c 	bl	800dca4 <SDMMC_GetCommandResponse>
 800e22c:	4603      	mov	r3, r0
 800e22e:	461a      	mov	r2, r3
 800e230:	7afb      	ldrb	r3, [r7, #11]
 800e232:	4293      	cmp	r3, r2
 800e234:	d001      	beq.n	800e23a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e236:	2301      	movs	r3, #1
 800e238:	e099      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e23a:	2100      	movs	r1, #0
 800e23c:	68f8      	ldr	r0, [r7, #12]
 800e23e:	f7ff fd3e 	bl	800dcbe <SDMMC_GetResponse>
 800e242:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e244:	697a      	ldr	r2, [r7, #20]
 800e246:	4b4e      	ldr	r3, [pc, #312]	@ (800e380 <SDMMC_GetCmdResp1+0x1d8>)
 800e248:	4013      	ands	r3, r2
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d101      	bne.n	800e252 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e24e:	2300      	movs	r3, #0
 800e250:	e08d      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e252:	697b      	ldr	r3, [r7, #20]
 800e254:	2b00      	cmp	r3, #0
 800e256:	da02      	bge.n	800e25e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e258:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e25c:	e087      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e25e:	697b      	ldr	r3, [r7, #20]
 800e260:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e264:	2b00      	cmp	r3, #0
 800e266:	d001      	beq.n	800e26c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e268:	2340      	movs	r3, #64	@ 0x40
 800e26a:	e080      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e272:	2b00      	cmp	r3, #0
 800e274:	d001      	beq.n	800e27a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e276:	2380      	movs	r3, #128	@ 0x80
 800e278:	e079      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e27a:	697b      	ldr	r3, [r7, #20]
 800e27c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e280:	2b00      	cmp	r3, #0
 800e282:	d002      	beq.n	800e28a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e288:	e071      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e290:	2b00      	cmp	r3, #0
 800e292:	d002      	beq.n	800e29a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e294:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e298:	e069      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e29a:	697b      	ldr	r3, [r7, #20]
 800e29c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d002      	beq.n	800e2aa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e2a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2a8:	e061      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d002      	beq.n	800e2ba <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e2b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e2b8:	e059      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e2c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e2c8:	e051      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d002      	beq.n	800e2da <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e2d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e2d8:	e049      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d002      	beq.n	800e2ea <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e2e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e2e8:	e041      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e2ea:	697b      	ldr	r3, [r7, #20]
 800e2ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d002      	beq.n	800e2fa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e2f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2f8:	e039      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e2fa:	697b      	ldr	r3, [r7, #20]
 800e2fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e300:	2b00      	cmp	r3, #0
 800e302:	d002      	beq.n	800e30a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e304:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e308:	e031      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e310:	2b00      	cmp	r3, #0
 800e312:	d002      	beq.n	800e31a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e314:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e318:	e029      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e320:	2b00      	cmp	r3, #0
 800e322:	d002      	beq.n	800e32a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e324:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e328:	e021      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e32a:	697b      	ldr	r3, [r7, #20]
 800e32c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e330:	2b00      	cmp	r3, #0
 800e332:	d002      	beq.n	800e33a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e334:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e338:	e019      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e340:	2b00      	cmp	r3, #0
 800e342:	d002      	beq.n	800e34a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e344:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e348:	e011      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e350:	2b00      	cmp	r3, #0
 800e352:	d002      	beq.n	800e35a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e354:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e358:	e009      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	f003 0308 	and.w	r3, r3, #8
 800e360:	2b00      	cmp	r3, #0
 800e362:	d002      	beq.n	800e36a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e364:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e368:	e001      	b.n	800e36e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e36a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e36e:	4618      	mov	r0, r3
 800e370:	3720      	adds	r7, #32
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}
 800e376:	bf00      	nop
 800e378:	20012000 	.word	0x20012000
 800e37c:	10624dd3 	.word	0x10624dd3
 800e380:	fdffe008 	.word	0xfdffe008

0800e384 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e384:	b480      	push	{r7}
 800e386:	b085      	sub	sp, #20
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e38c:	4b1f      	ldr	r3, [pc, #124]	@ (800e40c <SDMMC_GetCmdResp2+0x88>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4a1f      	ldr	r2, [pc, #124]	@ (800e410 <SDMMC_GetCmdResp2+0x8c>)
 800e392:	fba2 2303 	umull	r2, r3, r2, r3
 800e396:	0a5b      	lsrs	r3, r3, #9
 800e398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e39c:	fb02 f303 	mul.w	r3, r2, r3
 800e3a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	1e5a      	subs	r2, r3, #1
 800e3a6:	60fa      	str	r2, [r7, #12]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d102      	bne.n	800e3b2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e3ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e3b0:	e026      	b.n	800e400 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d0ef      	beq.n	800e3a2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d1ea      	bne.n	800e3a2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3d0:	f003 0304 	and.w	r3, r3, #4
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d004      	beq.n	800e3e2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	2204      	movs	r2, #4
 800e3dc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e3de:	2304      	movs	r3, #4
 800e3e0:	e00e      	b.n	800e400 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3e6:	f003 0301 	and.w	r3, r3, #1
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d004      	beq.n	800e3f8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2201      	movs	r2, #1
 800e3f2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e3f4:	2301      	movs	r3, #1
 800e3f6:	e003      	b.n	800e400 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	22c5      	movs	r2, #197	@ 0xc5
 800e3fc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e3fe:	2300      	movs	r3, #0
}
 800e400:	4618      	mov	r0, r3
 800e402:	3714      	adds	r7, #20
 800e404:	46bd      	mov	sp, r7
 800e406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40a:	4770      	bx	lr
 800e40c:	20012000 	.word	0x20012000
 800e410:	10624dd3 	.word	0x10624dd3

0800e414 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e414:	b480      	push	{r7}
 800e416:	b085      	sub	sp, #20
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e41c:	4b1a      	ldr	r3, [pc, #104]	@ (800e488 <SDMMC_GetCmdResp3+0x74>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	4a1a      	ldr	r2, [pc, #104]	@ (800e48c <SDMMC_GetCmdResp3+0x78>)
 800e422:	fba2 2303 	umull	r2, r3, r2, r3
 800e426:	0a5b      	lsrs	r3, r3, #9
 800e428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e42c:	fb02 f303 	mul.w	r3, r2, r3
 800e430:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	1e5a      	subs	r2, r3, #1
 800e436:	60fa      	str	r2, [r7, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d102      	bne.n	800e442 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e43c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e440:	e01b      	b.n	800e47a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e446:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d0ef      	beq.n	800e432 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d1ea      	bne.n	800e432 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e460:	f003 0304 	and.w	r3, r3, #4
 800e464:	2b00      	cmp	r3, #0
 800e466:	d004      	beq.n	800e472 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2204      	movs	r2, #4
 800e46c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e46e:	2304      	movs	r3, #4
 800e470:	e003      	b.n	800e47a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	22c5      	movs	r2, #197	@ 0xc5
 800e476:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e478:	2300      	movs	r3, #0
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3714      	adds	r7, #20
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	20012000 	.word	0x20012000
 800e48c:	10624dd3 	.word	0x10624dd3

0800e490 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b088      	sub	sp, #32
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	460b      	mov	r3, r1
 800e49a:	607a      	str	r2, [r7, #4]
 800e49c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e49e:	4b35      	ldr	r3, [pc, #212]	@ (800e574 <SDMMC_GetCmdResp6+0xe4>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4a35      	ldr	r2, [pc, #212]	@ (800e578 <SDMMC_GetCmdResp6+0xe8>)
 800e4a4:	fba2 2303 	umull	r2, r3, r2, r3
 800e4a8:	0a5b      	lsrs	r3, r3, #9
 800e4aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e4ae:	fb02 f303 	mul.w	r3, r2, r3
 800e4b2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e4b4:	69fb      	ldr	r3, [r7, #28]
 800e4b6:	1e5a      	subs	r2, r3, #1
 800e4b8:	61fa      	str	r2, [r7, #28]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d102      	bne.n	800e4c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e4c2:	e052      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4c8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e4ca:	69bb      	ldr	r3, [r7, #24]
 800e4cc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d0ef      	beq.n	800e4b4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e4d4:	69bb      	ldr	r3, [r7, #24]
 800e4d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d1ea      	bne.n	800e4b4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4e2:	f003 0304 	and.w	r3, r3, #4
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d004      	beq.n	800e4f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2204      	movs	r2, #4
 800e4ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e4f0:	2304      	movs	r3, #4
 800e4f2:	e03a      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4f8:	f003 0301 	and.w	r3, r3, #1
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d004      	beq.n	800e50a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2201      	movs	r2, #1
 800e504:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e506:	2301      	movs	r3, #1
 800e508:	e02f      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e50a:	68f8      	ldr	r0, [r7, #12]
 800e50c:	f7ff fbca 	bl	800dca4 <SDMMC_GetCommandResponse>
 800e510:	4603      	mov	r3, r0
 800e512:	461a      	mov	r2, r3
 800e514:	7afb      	ldrb	r3, [r7, #11]
 800e516:	4293      	cmp	r3, r2
 800e518:	d001      	beq.n	800e51e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e025      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	22c5      	movs	r2, #197	@ 0xc5
 800e522:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e524:	2100      	movs	r1, #0
 800e526:	68f8      	ldr	r0, [r7, #12]
 800e528:	f7ff fbc9 	bl	800dcbe <SDMMC_GetResponse>
 800e52c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e52e:	697b      	ldr	r3, [r7, #20]
 800e530:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e534:	2b00      	cmp	r3, #0
 800e536:	d106      	bne.n	800e546 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	0c1b      	lsrs	r3, r3, #16
 800e53c:	b29a      	uxth	r2, r3
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e542:	2300      	movs	r3, #0
 800e544:	e011      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d002      	beq.n	800e556 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e550:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e554:	e009      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e564:	e001      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e566:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3720      	adds	r7, #32
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	20012000 	.word	0x20012000
 800e578:	10624dd3 	.word	0x10624dd3

0800e57c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e57c:	b480      	push	{r7}
 800e57e:	b085      	sub	sp, #20
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e584:	4b22      	ldr	r3, [pc, #136]	@ (800e610 <SDMMC_GetCmdResp7+0x94>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4a22      	ldr	r2, [pc, #136]	@ (800e614 <SDMMC_GetCmdResp7+0x98>)
 800e58a:	fba2 2303 	umull	r2, r3, r2, r3
 800e58e:	0a5b      	lsrs	r3, r3, #9
 800e590:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e594:	fb02 f303 	mul.w	r3, r2, r3
 800e598:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	1e5a      	subs	r2, r3, #1
 800e59e:	60fa      	str	r2, [r7, #12]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d102      	bne.n	800e5aa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e5a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e5a8:	e02c      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d0ef      	beq.n	800e59a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d1ea      	bne.n	800e59a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5c8:	f003 0304 	and.w	r3, r3, #4
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d004      	beq.n	800e5da <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2204      	movs	r2, #4
 800e5d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e5d6:	2304      	movs	r3, #4
 800e5d8:	e014      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5de:	f003 0301 	and.w	r3, r3, #1
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d004      	beq.n	800e5f0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	e009      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	2240      	movs	r2, #64	@ 0x40
 800e600:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e602:	2300      	movs	r3, #0
  
}
 800e604:	4618      	mov	r0, r3
 800e606:	3714      	adds	r7, #20
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr
 800e610:	20012000 	.word	0x20012000
 800e614:	10624dd3 	.word	0x10624dd3

0800e618 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e618:	b480      	push	{r7}
 800e61a:	b085      	sub	sp, #20
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e620:	4b11      	ldr	r3, [pc, #68]	@ (800e668 <SDMMC_GetCmdError+0x50>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a11      	ldr	r2, [pc, #68]	@ (800e66c <SDMMC_GetCmdError+0x54>)
 800e626:	fba2 2303 	umull	r2, r3, r2, r3
 800e62a:	0a5b      	lsrs	r3, r3, #9
 800e62c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e630:	fb02 f303 	mul.w	r3, r2, r3
 800e634:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	1e5a      	subs	r2, r3, #1
 800e63a:	60fa      	str	r2, [r7, #12]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d102      	bne.n	800e646 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e640:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e644:	e009      	b.n	800e65a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e64a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d0f1      	beq.n	800e636 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	22c5      	movs	r2, #197	@ 0xc5
 800e656:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800e658:	2300      	movs	r3, #0
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3714      	adds	r7, #20
 800e65e:	46bd      	mov	sp, r7
 800e660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e664:	4770      	bx	lr
 800e666:	bf00      	nop
 800e668:	20012000 	.word	0x20012000
 800e66c:	10624dd3 	.word	0x10624dd3

0800e670 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e670:	b084      	sub	sp, #16
 800e672:	b580      	push	{r7, lr}
 800e674:	b084      	sub	sp, #16
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
 800e67a:	f107 001c 	add.w	r0, r7, #28
 800e67e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e682:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e686:	2b01      	cmp	r3, #1
 800e688:	d121      	bne.n	800e6ce <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e68e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	68da      	ldr	r2, [r3, #12]
 800e69a:	4b21      	ldr	r3, [pc, #132]	@ (800e720 <USB_CoreInit+0xb0>)
 800e69c:	4013      	ands	r3, r2
 800e69e:	687a      	ldr	r2, [r7, #4]
 800e6a0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	68db      	ldr	r3, [r3, #12]
 800e6a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e6ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e6b2:	2b01      	cmp	r3, #1
 800e6b4:	d105      	bne.n	800e6c2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	68db      	ldr	r3, [r3, #12]
 800e6ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 f9d4 	bl	800ea70 <USB_CoreReset>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	73fb      	strb	r3, [r7, #15]
 800e6cc:	e010      	b.n	800e6f0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	68db      	ldr	r3, [r3, #12]
 800e6d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e6da:	6878      	ldr	r0, [r7, #4]
 800e6dc:	f000 f9c8 	bl	800ea70 <USB_CoreReset>
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800e6f0:	7fbb      	ldrb	r3, [r7, #30]
 800e6f2:	2b01      	cmp	r3, #1
 800e6f4:	d10b      	bne.n	800e70e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	689b      	ldr	r3, [r3, #8]
 800e6fa:	f043 0206 	orr.w	r2, r3, #6
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	689b      	ldr	r3, [r3, #8]
 800e706:	f043 0220 	orr.w	r2, r3, #32
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e70e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e710:	4618      	mov	r0, r3
 800e712:	3710      	adds	r7, #16
 800e714:	46bd      	mov	sp, r7
 800e716:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e71a:	b004      	add	sp, #16
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	ffbdffbf 	.word	0xffbdffbf

0800e724 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e724:	b480      	push	{r7}
 800e726:	b083      	sub	sp, #12
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	689b      	ldr	r3, [r3, #8]
 800e730:	f043 0201 	orr.w	r2, r3, #1
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e738:	2300      	movs	r3, #0
}
 800e73a:	4618      	mov	r0, r3
 800e73c:	370c      	adds	r7, #12
 800e73e:	46bd      	mov	sp, r7
 800e740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e744:	4770      	bx	lr

0800e746 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e746:	b480      	push	{r7}
 800e748:	b083      	sub	sp, #12
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	689b      	ldr	r3, [r3, #8]
 800e752:	f023 0201 	bic.w	r2, r3, #1
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e75a:	2300      	movs	r3, #0
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	370c      	adds	r7, #12
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr

0800e768 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b084      	sub	sp, #16
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	460b      	mov	r3, r1
 800e772:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e774:	2300      	movs	r3, #0
 800e776:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	68db      	ldr	r3, [r3, #12]
 800e77c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e784:	78fb      	ldrb	r3, [r7, #3]
 800e786:	2b01      	cmp	r3, #1
 800e788:	d115      	bne.n	800e7b6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	68db      	ldr	r3, [r3, #12]
 800e78e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e796:	200a      	movs	r0, #10
 800e798:	f7f4 fcb8 	bl	800310c <HAL_Delay>
      ms += 10U;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	330a      	adds	r3, #10
 800e7a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f000 f956 	bl	800ea54 <USB_GetMode>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	2b01      	cmp	r3, #1
 800e7ac:	d01e      	beq.n	800e7ec <USB_SetCurrentMode+0x84>
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	2bc7      	cmp	r3, #199	@ 0xc7
 800e7b2:	d9f0      	bls.n	800e796 <USB_SetCurrentMode+0x2e>
 800e7b4:	e01a      	b.n	800e7ec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e7b6:	78fb      	ldrb	r3, [r7, #3]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d115      	bne.n	800e7e8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	68db      	ldr	r3, [r3, #12]
 800e7c0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e7c8:	200a      	movs	r0, #10
 800e7ca:	f7f4 fc9f 	bl	800310c <HAL_Delay>
      ms += 10U;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	330a      	adds	r3, #10
 800e7d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e7d4:	6878      	ldr	r0, [r7, #4]
 800e7d6:	f000 f93d 	bl	800ea54 <USB_GetMode>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d005      	beq.n	800e7ec <USB_SetCurrentMode+0x84>
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	2bc7      	cmp	r3, #199	@ 0xc7
 800e7e4:	d9f0      	bls.n	800e7c8 <USB_SetCurrentMode+0x60>
 800e7e6:	e001      	b.n	800e7ec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e7e8:	2301      	movs	r3, #1
 800e7ea:	e005      	b.n	800e7f8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	2bc8      	cmp	r3, #200	@ 0xc8
 800e7f0:	d101      	bne.n	800e7f6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	e000      	b.n	800e7f8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e7f6:	2300      	movs	r3, #0
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	3710      	adds	r7, #16
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	bd80      	pop	{r7, pc}

0800e800 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e800:	b480      	push	{r7}
 800e802:	b085      	sub	sp, #20
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
 800e808:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e80a:	2300      	movs	r3, #0
 800e80c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	3301      	adds	r3, #1
 800e812:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e81a:	d901      	bls.n	800e820 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e81c:	2303      	movs	r3, #3
 800e81e:	e01b      	b.n	800e858 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	691b      	ldr	r3, [r3, #16]
 800e824:	2b00      	cmp	r3, #0
 800e826:	daf2      	bge.n	800e80e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e828:	2300      	movs	r3, #0
 800e82a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	019b      	lsls	r3, r3, #6
 800e830:	f043 0220 	orr.w	r2, r3, #32
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	3301      	adds	r3, #1
 800e83c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e844:	d901      	bls.n	800e84a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e846:	2303      	movs	r3, #3
 800e848:	e006      	b.n	800e858 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	691b      	ldr	r3, [r3, #16]
 800e84e:	f003 0320 	and.w	r3, r3, #32
 800e852:	2b20      	cmp	r3, #32
 800e854:	d0f0      	beq.n	800e838 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e856:	2300      	movs	r3, #0
}
 800e858:	4618      	mov	r0, r3
 800e85a:	3714      	adds	r7, #20
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr

0800e864 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e864:	b480      	push	{r7}
 800e866:	b085      	sub	sp, #20
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e86c:	2300      	movs	r3, #0
 800e86e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	3301      	adds	r3, #1
 800e874:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e87c:	d901      	bls.n	800e882 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e87e:	2303      	movs	r3, #3
 800e880:	e018      	b.n	800e8b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	691b      	ldr	r3, [r3, #16]
 800e886:	2b00      	cmp	r3, #0
 800e888:	daf2      	bge.n	800e870 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e88a:	2300      	movs	r3, #0
 800e88c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	2210      	movs	r2, #16
 800e892:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	3301      	adds	r3, #1
 800e898:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e8a0:	d901      	bls.n	800e8a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e8a2:	2303      	movs	r3, #3
 800e8a4:	e006      	b.n	800e8b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	691b      	ldr	r3, [r3, #16]
 800e8aa:	f003 0310 	and.w	r3, r3, #16
 800e8ae:	2b10      	cmp	r3, #16
 800e8b0:	d0f0      	beq.n	800e894 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e8b2:	2300      	movs	r3, #0
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3714      	adds	r7, #20
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr

0800e8c0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e8c0:	b480      	push	{r7}
 800e8c2:	b089      	sub	sp, #36	@ 0x24
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	460b      	mov	r3, r1
 800e8d0:	71fb      	strb	r3, [r7, #7]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800e8de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d123      	bne.n	800e92e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800e8e6:	88bb      	ldrh	r3, [r7, #4]
 800e8e8:	3303      	adds	r3, #3
 800e8ea:	089b      	lsrs	r3, r3, #2
 800e8ec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	61bb      	str	r3, [r7, #24]
 800e8f2:	e018      	b.n	800e926 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e8f4:	79fb      	ldrb	r3, [r7, #7]
 800e8f6:	031a      	lsls	r2, r3, #12
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	4413      	add	r3, r2
 800e8fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e900:	461a      	mov	r2, r3
 800e902:	69fb      	ldr	r3, [r7, #28]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	6013      	str	r3, [r2, #0]
      pSrc++;
 800e908:	69fb      	ldr	r3, [r7, #28]
 800e90a:	3301      	adds	r3, #1
 800e90c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e90e:	69fb      	ldr	r3, [r7, #28]
 800e910:	3301      	adds	r3, #1
 800e912:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	3301      	adds	r3, #1
 800e918:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800e91a:	69fb      	ldr	r3, [r7, #28]
 800e91c:	3301      	adds	r3, #1
 800e91e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800e920:	69bb      	ldr	r3, [r7, #24]
 800e922:	3301      	adds	r3, #1
 800e924:	61bb      	str	r3, [r7, #24]
 800e926:	69ba      	ldr	r2, [r7, #24]
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d3e2      	bcc.n	800e8f4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800e92e:	2300      	movs	r3, #0
}
 800e930:	4618      	mov	r0, r3
 800e932:	3724      	adds	r7, #36	@ 0x24
 800e934:	46bd      	mov	sp, r7
 800e936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93a:	4770      	bx	lr

0800e93c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b08b      	sub	sp, #44	@ 0x2c
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	60b9      	str	r1, [r7, #8]
 800e946:	4613      	mov	r3, r2
 800e948:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800e952:	88fb      	ldrh	r3, [r7, #6]
 800e954:	089b      	lsrs	r3, r3, #2
 800e956:	b29b      	uxth	r3, r3
 800e958:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800e95a:	88fb      	ldrh	r3, [r7, #6]
 800e95c:	f003 0303 	and.w	r3, r3, #3
 800e960:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800e962:	2300      	movs	r3, #0
 800e964:	623b      	str	r3, [r7, #32]
 800e966:	e014      	b.n	800e992 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e968:	69bb      	ldr	r3, [r7, #24]
 800e96a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e96e:	681a      	ldr	r2, [r3, #0]
 800e970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e972:	601a      	str	r2, [r3, #0]
    pDest++;
 800e974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e976:	3301      	adds	r3, #1
 800e978:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e97c:	3301      	adds	r3, #1
 800e97e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e982:	3301      	adds	r3, #1
 800e984:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800e986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e988:	3301      	adds	r3, #1
 800e98a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800e98c:	6a3b      	ldr	r3, [r7, #32]
 800e98e:	3301      	adds	r3, #1
 800e990:	623b      	str	r3, [r7, #32]
 800e992:	6a3a      	ldr	r2, [r7, #32]
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	429a      	cmp	r2, r3
 800e998:	d3e6      	bcc.n	800e968 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800e99a:	8bfb      	ldrh	r3, [r7, #30]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d01e      	beq.n	800e9de <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e9a4:	69bb      	ldr	r3, [r7, #24]
 800e9a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e9aa:	461a      	mov	r2, r3
 800e9ac:	f107 0310 	add.w	r3, r7, #16
 800e9b0:	6812      	ldr	r2, [r2, #0]
 800e9b2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e9b4:	693a      	ldr	r2, [r7, #16]
 800e9b6:	6a3b      	ldr	r3, [r7, #32]
 800e9b8:	b2db      	uxtb	r3, r3
 800e9ba:	00db      	lsls	r3, r3, #3
 800e9bc:	fa22 f303 	lsr.w	r3, r2, r3
 800e9c0:	b2da      	uxtb	r2, r3
 800e9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c4:	701a      	strb	r2, [r3, #0]
      i++;
 800e9c6:	6a3b      	ldr	r3, [r7, #32]
 800e9c8:	3301      	adds	r3, #1
 800e9ca:	623b      	str	r3, [r7, #32]
      pDest++;
 800e9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ce:	3301      	adds	r3, #1
 800e9d0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800e9d2:	8bfb      	ldrh	r3, [r7, #30]
 800e9d4:	3b01      	subs	r3, #1
 800e9d6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800e9d8:	8bfb      	ldrh	r3, [r7, #30]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d1ea      	bne.n	800e9b4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800e9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	372c      	adds	r7, #44	@ 0x2c
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ea:	4770      	bx	lr

0800e9ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b085      	sub	sp, #20
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	695b      	ldr	r3, [r3, #20]
 800e9f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	699b      	ldr	r3, [r3, #24]
 800e9fe:	68fa      	ldr	r2, [r7, #12]
 800ea00:	4013      	ands	r3, r2
 800ea02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ea04:	68fb      	ldr	r3, [r7, #12]
}
 800ea06:	4618      	mov	r0, r3
 800ea08:	3714      	adds	r7, #20
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea10:	4770      	bx	lr

0800ea12 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800ea12:	b480      	push	{r7}
 800ea14:	b085      	sub	sp, #20
 800ea16:	af00      	add	r7, sp, #0
 800ea18:	6078      	str	r0, [r7, #4]
 800ea1a:	460b      	mov	r3, r1
 800ea1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800ea22:	78fb      	ldrb	r3, [r7, #3]
 800ea24:	015a      	lsls	r2, r3, #5
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	4413      	add	r3, r2
 800ea2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea2e:	689b      	ldr	r3, [r3, #8]
 800ea30:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800ea32:	78fb      	ldrb	r3, [r7, #3]
 800ea34:	015a      	lsls	r2, r3, #5
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	4413      	add	r3, r2
 800ea3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea3e:	68db      	ldr	r3, [r3, #12]
 800ea40:	68ba      	ldr	r2, [r7, #8]
 800ea42:	4013      	ands	r3, r2
 800ea44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ea46:	68bb      	ldr	r3, [r7, #8]
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3714      	adds	r7, #20
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr

0800ea54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	695b      	ldr	r3, [r3, #20]
 800ea60:	f003 0301 	and.w	r3, r3, #1
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	370c      	adds	r7, #12
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ea70:	b480      	push	{r7}
 800ea72:	b085      	sub	sp, #20
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	3301      	adds	r3, #1
 800ea80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ea88:	d901      	bls.n	800ea8e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ea8a:	2303      	movs	r3, #3
 800ea8c:	e022      	b.n	800ead4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	691b      	ldr	r3, [r3, #16]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	daf2      	bge.n	800ea7c <USB_CoreReset+0xc>

  count = 10U;
 800ea96:	230a      	movs	r3, #10
 800ea98:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ea9a:	e002      	b.n	800eaa2 <USB_CoreReset+0x32>
  {
    count--;
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	3b01      	subs	r3, #1
 800eaa0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d1f9      	bne.n	800ea9c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	691b      	ldr	r3, [r3, #16]
 800eaac:	f043 0201 	orr.w	r2, r3, #1
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	3301      	adds	r3, #1
 800eab8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eac0:	d901      	bls.n	800eac6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800eac2:	2303      	movs	r3, #3
 800eac4:	e006      	b.n	800ead4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	691b      	ldr	r3, [r3, #16]
 800eaca:	f003 0301 	and.w	r3, r3, #1
 800eace:	2b01      	cmp	r3, #1
 800ead0:	d0f0      	beq.n	800eab4 <USB_CoreReset+0x44>

  return HAL_OK;
 800ead2:	2300      	movs	r3, #0
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3714      	adds	r7, #20
 800ead8:	46bd      	mov	sp, r7
 800eada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eade:	4770      	bx	lr

0800eae0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eae0:	b084      	sub	sp, #16
 800eae2:	b580      	push	{r7, lr}
 800eae4:	b086      	sub	sp, #24
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
 800eaea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800eaee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eb00:	461a      	mov	r2, r3
 800eb02:	2300      	movs	r3, #0
 800eb04:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb0a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	68db      	ldr	r3, [r3, #12]
 800eb16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d119      	bne.n	800eb52 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800eb1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb22:	2b01      	cmp	r3, #1
 800eb24:	d10a      	bne.n	800eb3c <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68fa      	ldr	r2, [r7, #12]
 800eb30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800eb34:	f043 0304 	orr.w	r3, r3, #4
 800eb38:	6013      	str	r3, [r2, #0]
 800eb3a:	e014      	b.n	800eb66 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	68fa      	ldr	r2, [r7, #12]
 800eb46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800eb4a:	f023 0304 	bic.w	r3, r3, #4
 800eb4e:	6013      	str	r3, [r2, #0]
 800eb50:	e009      	b.n	800eb66 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	68fa      	ldr	r2, [r7, #12]
 800eb5c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800eb60:	f023 0304 	bic.w	r3, r3, #4
 800eb64:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800eb66:	2110      	movs	r1, #16
 800eb68:	6878      	ldr	r0, [r7, #4]
 800eb6a:	f7ff fe49 	bl	800e800 <USB_FlushTxFifo>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d001      	beq.n	800eb78 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800eb74:	2301      	movs	r3, #1
 800eb76:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800eb78:	6878      	ldr	r0, [r7, #4]
 800eb7a:	f7ff fe73 	bl	800e864 <USB_FlushRxFifo>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d001      	beq.n	800eb88 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800eb84:	2301      	movs	r3, #1
 800eb86:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800eb88:	2300      	movs	r3, #0
 800eb8a:	613b      	str	r3, [r7, #16]
 800eb8c:	e015      	b.n	800ebba <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800eb8e:	693b      	ldr	r3, [r7, #16]
 800eb90:	015a      	lsls	r2, r3, #5
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	4413      	add	r3, r2
 800eb96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb9a:	461a      	mov	r2, r3
 800eb9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800eba0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800eba2:	693b      	ldr	r3, [r7, #16]
 800eba4:	015a      	lsls	r2, r3, #5
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	4413      	add	r3, r2
 800ebaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebae:	461a      	mov	r2, r3
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	3301      	adds	r3, #1
 800ebb8:	613b      	str	r3, [r7, #16]
 800ebba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ebbe:	461a      	mov	r2, r3
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	4293      	cmp	r3, r2
 800ebc4:	d3e3      	bcc.n	800eb8e <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ebd2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	4a18      	ldr	r2, [pc, #96]	@ (800ec38 <USB_HostInit+0x158>)
 800ebd8:	4293      	cmp	r3, r2
 800ebda:	d10b      	bne.n	800ebf4 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebe2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	4a15      	ldr	r2, [pc, #84]	@ (800ec3c <USB_HostInit+0x15c>)
 800ebe8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	4a14      	ldr	r2, [pc, #80]	@ (800ec40 <USB_HostInit+0x160>)
 800ebee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800ebf2:	e009      	b.n	800ec08 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2280      	movs	r2, #128	@ 0x80
 800ebf8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	4a11      	ldr	r2, [pc, #68]	@ (800ec44 <USB_HostInit+0x164>)
 800ebfe:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	4a11      	ldr	r2, [pc, #68]	@ (800ec48 <USB_HostInit+0x168>)
 800ec04:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ec08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d105      	bne.n	800ec1c <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	699b      	ldr	r3, [r3, #24]
 800ec14:	f043 0210 	orr.w	r2, r3, #16
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	699a      	ldr	r2, [r3, #24]
 800ec20:	4b0a      	ldr	r3, [pc, #40]	@ (800ec4c <USB_HostInit+0x16c>)
 800ec22:	4313      	orrs	r3, r2
 800ec24:	687a      	ldr	r2, [r7, #4]
 800ec26:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800ec28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3718      	adds	r7, #24
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ec34:	b004      	add	sp, #16
 800ec36:	4770      	bx	lr
 800ec38:	40040000 	.word	0x40040000
 800ec3c:	01000200 	.word	0x01000200
 800ec40:	00e00300 	.word	0x00e00300
 800ec44:	00600080 	.word	0x00600080
 800ec48:	004000e0 	.word	0x004000e0
 800ec4c:	a3200008 	.word	0xa3200008

0800ec50 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800ec50:	b480      	push	{r7}
 800ec52:	b085      	sub	sp, #20
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	460b      	mov	r3, r1
 800ec5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	68fa      	ldr	r2, [r7, #12]
 800ec6a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ec6e:	f023 0303 	bic.w	r3, r3, #3
 800ec72:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec7a:	681a      	ldr	r2, [r3, #0]
 800ec7c:	78fb      	ldrb	r3, [r7, #3]
 800ec7e:	f003 0303 	and.w	r3, r3, #3
 800ec82:	68f9      	ldr	r1, [r7, #12]
 800ec84:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800ec88:	4313      	orrs	r3, r2
 800ec8a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ec8c:	78fb      	ldrb	r3, [r7, #3]
 800ec8e:	2b01      	cmp	r3, #1
 800ec90:	d107      	bne.n	800eca2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec98:	461a      	mov	r2, r3
 800ec9a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800ec9e:	6053      	str	r3, [r2, #4]
 800eca0:	e00c      	b.n	800ecbc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800eca2:	78fb      	ldrb	r3, [r7, #3]
 800eca4:	2b02      	cmp	r3, #2
 800eca6:	d107      	bne.n	800ecb8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ecae:	461a      	mov	r2, r3
 800ecb0:	f241 7370 	movw	r3, #6000	@ 0x1770
 800ecb4:	6053      	str	r3, [r2, #4]
 800ecb6:	e001      	b.n	800ecbc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800ecb8:	2301      	movs	r3, #1
 800ecba:	e000      	b.n	800ecbe <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800ecbc:	2300      	movs	r3, #0
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3714      	adds	r7, #20
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc8:	4770      	bx	lr

0800ecca <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800ecca:	b580      	push	{r7, lr}
 800eccc:	b084      	sub	sp, #16
 800ecce:	af00      	add	r7, sp, #0
 800ecd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ece4:	68bb      	ldr	r3, [r7, #8]
 800ece6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800ecea:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800ecec:	68bb      	ldr	r3, [r7, #8]
 800ecee:	68fa      	ldr	r2, [r7, #12]
 800ecf0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ecf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ecf8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800ecfa:	2064      	movs	r0, #100	@ 0x64
 800ecfc:	f7f4 fa06 	bl	800310c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800ed00:	68bb      	ldr	r3, [r7, #8]
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ed08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed0c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800ed0e:	200a      	movs	r0, #10
 800ed10:	f7f4 f9fc 	bl	800310c <HAL_Delay>

  return HAL_OK;
 800ed14:	2300      	movs	r3, #0
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	3710      	adds	r7, #16
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	bd80      	pop	{r7, pc}

0800ed1e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800ed1e:	b480      	push	{r7}
 800ed20:	b085      	sub	sp, #20
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6078      	str	r0, [r7, #4]
 800ed26:	460b      	mov	r3, r1
 800ed28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ed3c:	68bb      	ldr	r3, [r7, #8]
 800ed3e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800ed42:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d109      	bne.n	800ed62 <USB_DriveVbus+0x44>
 800ed4e:	78fb      	ldrb	r3, [r7, #3]
 800ed50:	2b01      	cmp	r3, #1
 800ed52:	d106      	bne.n	800ed62 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	68fa      	ldr	r2, [r7, #12]
 800ed58:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ed5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ed60:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800ed62:	68bb      	ldr	r3, [r7, #8]
 800ed64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ed68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed6c:	d109      	bne.n	800ed82 <USB_DriveVbus+0x64>
 800ed6e:	78fb      	ldrb	r3, [r7, #3]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d106      	bne.n	800ed82 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	68fa      	ldr	r2, [r7, #12]
 800ed78:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ed7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ed80:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800ed82:	2300      	movs	r3, #0
}
 800ed84:	4618      	mov	r0, r3
 800ed86:	3714      	adds	r7, #20
 800ed88:	46bd      	mov	sp, r7
 800ed8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8e:	4770      	bx	lr

0800ed90 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800ed90:	b480      	push	{r7}
 800ed92:	b085      	sub	sp, #20
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800edaa:	68bb      	ldr	r3, [r7, #8]
 800edac:	0c5b      	lsrs	r3, r3, #17
 800edae:	f003 0303 	and.w	r3, r3, #3
}
 800edb2:	4618      	mov	r0, r3
 800edb4:	3714      	adds	r7, #20
 800edb6:	46bd      	mov	sp, r7
 800edb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbc:	4770      	bx	lr

0800edbe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800edbe:	b480      	push	{r7}
 800edc0:	b085      	sub	sp, #20
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800edd0:	689b      	ldr	r3, [r3, #8]
 800edd2:	b29b      	uxth	r3, r3
}
 800edd4:	4618      	mov	r0, r3
 800edd6:	3714      	adds	r7, #20
 800edd8:	46bd      	mov	sp, r7
 800edda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edde:	4770      	bx	lr

0800ede0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b088      	sub	sp, #32
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	6078      	str	r0, [r7, #4]
 800ede8:	4608      	mov	r0, r1
 800edea:	4611      	mov	r1, r2
 800edec:	461a      	mov	r2, r3
 800edee:	4603      	mov	r3, r0
 800edf0:	70fb      	strb	r3, [r7, #3]
 800edf2:	460b      	mov	r3, r1
 800edf4:	70bb      	strb	r3, [r7, #2]
 800edf6:	4613      	mov	r3, r2
 800edf8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800edfa:	2300      	movs	r3, #0
 800edfc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800ee02:	78fb      	ldrb	r3, [r7, #3]
 800ee04:	015a      	lsls	r2, r3, #5
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	4413      	add	r3, r2
 800ee0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee0e:	461a      	mov	r2, r3
 800ee10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ee14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800ee16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ee1a:	2b03      	cmp	r3, #3
 800ee1c:	d87c      	bhi.n	800ef18 <USB_HC_Init+0x138>
 800ee1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee24 <USB_HC_Init+0x44>)
 800ee20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee24:	0800ee35 	.word	0x0800ee35
 800ee28:	0800eedb 	.word	0x0800eedb
 800ee2c:	0800ee35 	.word	0x0800ee35
 800ee30:	0800ee9d 	.word	0x0800ee9d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ee34:	78fb      	ldrb	r3, [r7, #3]
 800ee36:	015a      	lsls	r2, r3, #5
 800ee38:	693b      	ldr	r3, [r7, #16]
 800ee3a:	4413      	add	r3, r2
 800ee3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee40:	461a      	mov	r2, r3
 800ee42:	f240 439d 	movw	r3, #1181	@ 0x49d
 800ee46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800ee48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	da10      	bge.n	800ee72 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ee50:	78fb      	ldrb	r3, [r7, #3]
 800ee52:	015a      	lsls	r2, r3, #5
 800ee54:	693b      	ldr	r3, [r7, #16]
 800ee56:	4413      	add	r3, r2
 800ee58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee5c:	68db      	ldr	r3, [r3, #12]
 800ee5e:	78fa      	ldrb	r2, [r7, #3]
 800ee60:	0151      	lsls	r1, r2, #5
 800ee62:	693a      	ldr	r2, [r7, #16]
 800ee64:	440a      	add	r2, r1
 800ee66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ee6e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800ee70:	e055      	b.n	800ef1e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	4a6f      	ldr	r2, [pc, #444]	@ (800f034 <USB_HC_Init+0x254>)
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d151      	bne.n	800ef1e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800ee7a:	78fb      	ldrb	r3, [r7, #3]
 800ee7c:	015a      	lsls	r2, r3, #5
 800ee7e:	693b      	ldr	r3, [r7, #16]
 800ee80:	4413      	add	r3, r2
 800ee82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee86:	68db      	ldr	r3, [r3, #12]
 800ee88:	78fa      	ldrb	r2, [r7, #3]
 800ee8a:	0151      	lsls	r1, r2, #5
 800ee8c:	693a      	ldr	r2, [r7, #16]
 800ee8e:	440a      	add	r2, r1
 800ee90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ee94:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ee98:	60d3      	str	r3, [r2, #12]
      break;
 800ee9a:	e040      	b.n	800ef1e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ee9c:	78fb      	ldrb	r3, [r7, #3]
 800ee9e:	015a      	lsls	r2, r3, #5
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	4413      	add	r3, r2
 800eea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eea8:	461a      	mov	r2, r3
 800eeaa:	f240 639d 	movw	r3, #1693	@ 0x69d
 800eeae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800eeb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	da34      	bge.n	800ef22 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800eeb8:	78fb      	ldrb	r3, [r7, #3]
 800eeba:	015a      	lsls	r2, r3, #5
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	4413      	add	r3, r2
 800eec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eec4:	68db      	ldr	r3, [r3, #12]
 800eec6:	78fa      	ldrb	r2, [r7, #3]
 800eec8:	0151      	lsls	r1, r2, #5
 800eeca:	693a      	ldr	r2, [r7, #16]
 800eecc:	440a      	add	r2, r1
 800eece:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800eed6:	60d3      	str	r3, [r2, #12]
      }

      break;
 800eed8:	e023      	b.n	800ef22 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800eeda:	78fb      	ldrb	r3, [r7, #3]
 800eedc:	015a      	lsls	r2, r3, #5
 800eede:	693b      	ldr	r3, [r7, #16]
 800eee0:	4413      	add	r3, r2
 800eee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eee6:	461a      	mov	r2, r3
 800eee8:	f240 2325 	movw	r3, #549	@ 0x225
 800eeec:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800eeee:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	da17      	bge.n	800ef26 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800eef6:	78fb      	ldrb	r3, [r7, #3]
 800eef8:	015a      	lsls	r2, r3, #5
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	4413      	add	r3, r2
 800eefe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef02:	68db      	ldr	r3, [r3, #12]
 800ef04:	78fa      	ldrb	r2, [r7, #3]
 800ef06:	0151      	lsls	r1, r2, #5
 800ef08:	693a      	ldr	r2, [r7, #16]
 800ef0a:	440a      	add	r2, r1
 800ef0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef10:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800ef14:	60d3      	str	r3, [r2, #12]
      }
      break;
 800ef16:	e006      	b.n	800ef26 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800ef18:	2301      	movs	r3, #1
 800ef1a:	77fb      	strb	r3, [r7, #31]
      break;
 800ef1c:	e004      	b.n	800ef28 <USB_HC_Init+0x148>
      break;
 800ef1e:	bf00      	nop
 800ef20:	e002      	b.n	800ef28 <USB_HC_Init+0x148>
      break;
 800ef22:	bf00      	nop
 800ef24:	e000      	b.n	800ef28 <USB_HC_Init+0x148>
      break;
 800ef26:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800ef28:	78fb      	ldrb	r3, [r7, #3]
 800ef2a:	015a      	lsls	r2, r3, #5
 800ef2c:	693b      	ldr	r3, [r7, #16]
 800ef2e:	4413      	add	r3, r2
 800ef30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef34:	461a      	mov	r2, r3
 800ef36:	2300      	movs	r3, #0
 800ef38:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800ef3a:	78fb      	ldrb	r3, [r7, #3]
 800ef3c:	015a      	lsls	r2, r3, #5
 800ef3e:	693b      	ldr	r3, [r7, #16]
 800ef40:	4413      	add	r3, r2
 800ef42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ef46:	68db      	ldr	r3, [r3, #12]
 800ef48:	78fa      	ldrb	r2, [r7, #3]
 800ef4a:	0151      	lsls	r1, r2, #5
 800ef4c:	693a      	ldr	r2, [r7, #16]
 800ef4e:	440a      	add	r2, r1
 800ef50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ef54:	f043 0302 	orr.w	r3, r3, #2
 800ef58:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ef60:	699a      	ldr	r2, [r3, #24]
 800ef62:	78fb      	ldrb	r3, [r7, #3]
 800ef64:	f003 030f 	and.w	r3, r3, #15
 800ef68:	2101      	movs	r1, #1
 800ef6a:	fa01 f303 	lsl.w	r3, r1, r3
 800ef6e:	6939      	ldr	r1, [r7, #16]
 800ef70:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800ef74:	4313      	orrs	r3, r2
 800ef76:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	699b      	ldr	r3, [r3, #24]
 800ef7c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800ef84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	da03      	bge.n	800ef94 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800ef8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef90:	61bb      	str	r3, [r7, #24]
 800ef92:	e001      	b.n	800ef98 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800ef94:	2300      	movs	r3, #0
 800ef96:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f7ff fef9 	bl	800ed90 <USB_GetHostSpeed>
 800ef9e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800efa0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800efa4:	2b02      	cmp	r3, #2
 800efa6:	d106      	bne.n	800efb6 <USB_HC_Init+0x1d6>
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	2b02      	cmp	r3, #2
 800efac:	d003      	beq.n	800efb6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800efae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800efb2:	617b      	str	r3, [r7, #20]
 800efb4:	e001      	b.n	800efba <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800efb6:	2300      	movs	r3, #0
 800efb8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800efba:	787b      	ldrb	r3, [r7, #1]
 800efbc:	059b      	lsls	r3, r3, #22
 800efbe:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800efc2:	78bb      	ldrb	r3, [r7, #2]
 800efc4:	02db      	lsls	r3, r3, #11
 800efc6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800efca:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800efcc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800efd0:	049b      	lsls	r3, r3, #18
 800efd2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800efd6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800efd8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800efda:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800efde:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800efe0:	69bb      	ldr	r3, [r7, #24]
 800efe2:	431a      	orrs	r2, r3
 800efe4:	697b      	ldr	r3, [r7, #20]
 800efe6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800efe8:	78fa      	ldrb	r2, [r7, #3]
 800efea:	0151      	lsls	r1, r2, #5
 800efec:	693a      	ldr	r2, [r7, #16]
 800efee:	440a      	add	r2, r1
 800eff0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800eff4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800eff8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800effa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800effe:	2b03      	cmp	r3, #3
 800f000:	d003      	beq.n	800f00a <USB_HC_Init+0x22a>
 800f002:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f006:	2b01      	cmp	r3, #1
 800f008:	d10f      	bne.n	800f02a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800f00a:	78fb      	ldrb	r3, [r7, #3]
 800f00c:	015a      	lsls	r2, r3, #5
 800f00e:	693b      	ldr	r3, [r7, #16]
 800f010:	4413      	add	r3, r2
 800f012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	78fa      	ldrb	r2, [r7, #3]
 800f01a:	0151      	lsls	r1, r2, #5
 800f01c:	693a      	ldr	r2, [r7, #16]
 800f01e:	440a      	add	r2, r1
 800f020:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f024:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f028:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800f02a:	7ffb      	ldrb	r3, [r7, #31]
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3720      	adds	r7, #32
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}
 800f034:	40040000 	.word	0x40040000

0800f038 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b08c      	sub	sp, #48	@ 0x30
 800f03c:	af02      	add	r7, sp, #8
 800f03e:	60f8      	str	r0, [r7, #12]
 800f040:	60b9      	str	r1, [r7, #8]
 800f042:	4613      	mov	r3, r2
 800f044:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	785b      	ldrb	r3, [r3, #1]
 800f04e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800f050:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f054:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	4a5d      	ldr	r2, [pc, #372]	@ (800f1d0 <USB_HC_StartXfer+0x198>)
 800f05a:	4293      	cmp	r3, r2
 800f05c:	d12f      	bne.n	800f0be <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800f05e:	79fb      	ldrb	r3, [r7, #7]
 800f060:	2b01      	cmp	r3, #1
 800f062:	d11c      	bne.n	800f09e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	7c9b      	ldrb	r3, [r3, #18]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d003      	beq.n	800f074 <USB_HC_StartXfer+0x3c>
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	7c9b      	ldrb	r3, [r3, #18]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d124      	bne.n	800f0be <USB_HC_StartXfer+0x86>
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	799b      	ldrb	r3, [r3, #6]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d120      	bne.n	800f0be <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800f07c:	69fb      	ldr	r3, [r7, #28]
 800f07e:	015a      	lsls	r2, r3, #5
 800f080:	6a3b      	ldr	r3, [r7, #32]
 800f082:	4413      	add	r3, r2
 800f084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f088:	68db      	ldr	r3, [r3, #12]
 800f08a:	69fa      	ldr	r2, [r7, #28]
 800f08c:	0151      	lsls	r1, r2, #5
 800f08e:	6a3a      	ldr	r2, [r7, #32]
 800f090:	440a      	add	r2, r1
 800f092:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f09a:	60d3      	str	r3, [r2, #12]
 800f09c:	e00f      	b.n	800f0be <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	791b      	ldrb	r3, [r3, #4]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d10b      	bne.n	800f0be <USB_HC_StartXfer+0x86>
 800f0a6:	68bb      	ldr	r3, [r7, #8]
 800f0a8:	795b      	ldrb	r3, [r3, #5]
 800f0aa:	2b01      	cmp	r3, #1
 800f0ac:	d107      	bne.n	800f0be <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800f0ae:	68bb      	ldr	r3, [r7, #8]
 800f0b0:	785b      	ldrb	r3, [r3, #1]
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	68f8      	ldr	r0, [r7, #12]
 800f0b6:	f000 fb6b 	bl	800f790 <USB_DoPing>
        return HAL_OK;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	e232      	b.n	800f524 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800f0be:	68bb      	ldr	r3, [r7, #8]
 800f0c0:	799b      	ldrb	r3, [r3, #6]
 800f0c2:	2b01      	cmp	r3, #1
 800f0c4:	d158      	bne.n	800f178 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800f0ca:	68bb      	ldr	r3, [r7, #8]
 800f0cc:	78db      	ldrb	r3, [r3, #3]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d007      	beq.n	800f0e2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f0d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f0d4:	68ba      	ldr	r2, [r7, #8]
 800f0d6:	8a92      	ldrh	r2, [r2, #20]
 800f0d8:	fb03 f202 	mul.w	r2, r3, r2
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	61da      	str	r2, [r3, #28]
 800f0e0:	e07c      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	7c9b      	ldrb	r3, [r3, #18]
 800f0e6:	2b01      	cmp	r3, #1
 800f0e8:	d130      	bne.n	800f14c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	6a1b      	ldr	r3, [r3, #32]
 800f0ee:	2bbc      	cmp	r3, #188	@ 0xbc
 800f0f0:	d918      	bls.n	800f124 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	8a9b      	ldrh	r3, [r3, #20]
 800f0f6:	461a      	mov	r2, r3
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	69da      	ldr	r2, [r3, #28]
 800f100:	68bb      	ldr	r3, [r7, #8]
 800f102:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800f104:	68bb      	ldr	r3, [r7, #8]
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d003      	beq.n	800f114 <USB_HC_StartXfer+0xdc>
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	68db      	ldr	r3, [r3, #12]
 800f110:	2b02      	cmp	r3, #2
 800f112:	d103      	bne.n	800f11c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800f114:	68bb      	ldr	r3, [r7, #8]
 800f116:	2202      	movs	r2, #2
 800f118:	60da      	str	r2, [r3, #12]
 800f11a:	e05f      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	2201      	movs	r2, #1
 800f120:	60da      	str	r2, [r3, #12]
 800f122:	e05b      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	6a1a      	ldr	r2, [r3, #32]
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800f12c:	68bb      	ldr	r3, [r7, #8]
 800f12e:	68db      	ldr	r3, [r3, #12]
 800f130:	2b01      	cmp	r3, #1
 800f132:	d007      	beq.n	800f144 <USB_HC_StartXfer+0x10c>
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	68db      	ldr	r3, [r3, #12]
 800f138:	2b02      	cmp	r3, #2
 800f13a:	d003      	beq.n	800f144 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800f13c:	68bb      	ldr	r3, [r7, #8]
 800f13e:	2204      	movs	r2, #4
 800f140:	60da      	str	r2, [r3, #12]
 800f142:	e04b      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	2203      	movs	r2, #3
 800f148:	60da      	str	r2, [r3, #12]
 800f14a:	e047      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800f14c:	79fb      	ldrb	r3, [r7, #7]
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d10d      	bne.n	800f16e <USB_HC_StartXfer+0x136>
 800f152:	68bb      	ldr	r3, [r7, #8]
 800f154:	6a1b      	ldr	r3, [r3, #32]
 800f156:	68ba      	ldr	r2, [r7, #8]
 800f158:	8a92      	ldrh	r2, [r2, #20]
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d907      	bls.n	800f16e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f15e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f160:	68ba      	ldr	r2, [r7, #8]
 800f162:	8a92      	ldrh	r2, [r2, #20]
 800f164:	fb03 f202 	mul.w	r2, r3, r2
 800f168:	68bb      	ldr	r3, [r7, #8]
 800f16a:	61da      	str	r2, [r3, #28]
 800f16c:	e036      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	6a1a      	ldr	r2, [r3, #32]
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	61da      	str	r2, [r3, #28]
 800f176:	e031      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	6a1b      	ldr	r3, [r3, #32]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d018      	beq.n	800f1b2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800f180:	68bb      	ldr	r3, [r7, #8]
 800f182:	6a1b      	ldr	r3, [r3, #32]
 800f184:	68ba      	ldr	r2, [r7, #8]
 800f186:	8a92      	ldrh	r2, [r2, #20]
 800f188:	4413      	add	r3, r2
 800f18a:	3b01      	subs	r3, #1
 800f18c:	68ba      	ldr	r2, [r7, #8]
 800f18e:	8a92      	ldrh	r2, [r2, #20]
 800f190:	fbb3 f3f2 	udiv	r3, r3, r2
 800f194:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800f196:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f198:	8b7b      	ldrh	r3, [r7, #26]
 800f19a:	429a      	cmp	r2, r3
 800f19c:	d90b      	bls.n	800f1b6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800f19e:	8b7b      	ldrh	r3, [r7, #26]
 800f1a0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f1a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1a4:	68ba      	ldr	r2, [r7, #8]
 800f1a6:	8a92      	ldrh	r2, [r2, #20]
 800f1a8:	fb03 f202 	mul.w	r2, r3, r2
 800f1ac:	68bb      	ldr	r3, [r7, #8]
 800f1ae:	61da      	str	r2, [r3, #28]
 800f1b0:	e001      	b.n	800f1b6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800f1b6:	68bb      	ldr	r3, [r7, #8]
 800f1b8:	78db      	ldrb	r3, [r3, #3]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d00a      	beq.n	800f1d4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f1be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1c0:	68ba      	ldr	r2, [r7, #8]
 800f1c2:	8a92      	ldrh	r2, [r2, #20]
 800f1c4:	fb03 f202 	mul.w	r2, r3, r2
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	61da      	str	r2, [r3, #28]
 800f1cc:	e006      	b.n	800f1dc <USB_HC_StartXfer+0x1a4>
 800f1ce:	bf00      	nop
 800f1d0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	6a1a      	ldr	r2, [r3, #32]
 800f1d8:	68bb      	ldr	r3, [r7, #8]
 800f1da:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	69db      	ldr	r3, [r3, #28]
 800f1e0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f1e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f1e6:	04d9      	lsls	r1, r3, #19
 800f1e8:	4ba3      	ldr	r3, [pc, #652]	@ (800f478 <USB_HC_StartXfer+0x440>)
 800f1ea:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f1ec:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800f1ee:	68bb      	ldr	r3, [r7, #8]
 800f1f0:	7d9b      	ldrb	r3, [r3, #22]
 800f1f2:	075b      	lsls	r3, r3, #29
 800f1f4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f1f8:	69f9      	ldr	r1, [r7, #28]
 800f1fa:	0148      	lsls	r0, r1, #5
 800f1fc:	6a39      	ldr	r1, [r7, #32]
 800f1fe:	4401      	add	r1, r0
 800f200:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f204:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f206:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800f208:	79fb      	ldrb	r3, [r7, #7]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d009      	beq.n	800f222 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	6999      	ldr	r1, [r3, #24]
 800f212:	69fb      	ldr	r3, [r7, #28]
 800f214:	015a      	lsls	r2, r3, #5
 800f216:	6a3b      	ldr	r3, [r7, #32]
 800f218:	4413      	add	r3, r2
 800f21a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f21e:	460a      	mov	r2, r1
 800f220:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800f222:	6a3b      	ldr	r3, [r7, #32]
 800f224:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f228:	689b      	ldr	r3, [r3, #8]
 800f22a:	f003 0301 	and.w	r3, r3, #1
 800f22e:	2b00      	cmp	r3, #0
 800f230:	bf0c      	ite	eq
 800f232:	2301      	moveq	r3, #1
 800f234:	2300      	movne	r3, #0
 800f236:	b2db      	uxtb	r3, r3
 800f238:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	015a      	lsls	r2, r3, #5
 800f23e:	6a3b      	ldr	r3, [r7, #32]
 800f240:	4413      	add	r3, r2
 800f242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	69fa      	ldr	r2, [r7, #28]
 800f24a:	0151      	lsls	r1, r2, #5
 800f24c:	6a3a      	ldr	r2, [r7, #32]
 800f24e:	440a      	add	r2, r1
 800f250:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f254:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f258:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800f25a:	69fb      	ldr	r3, [r7, #28]
 800f25c:	015a      	lsls	r2, r3, #5
 800f25e:	6a3b      	ldr	r3, [r7, #32]
 800f260:	4413      	add	r3, r2
 800f262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f266:	681a      	ldr	r2, [r3, #0]
 800f268:	7e7b      	ldrb	r3, [r7, #25]
 800f26a:	075b      	lsls	r3, r3, #29
 800f26c:	69f9      	ldr	r1, [r7, #28]
 800f26e:	0148      	lsls	r0, r1, #5
 800f270:	6a39      	ldr	r1, [r7, #32]
 800f272:	4401      	add	r1, r0
 800f274:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800f278:	4313      	orrs	r3, r2
 800f27a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	799b      	ldrb	r3, [r3, #6]
 800f280:	2b01      	cmp	r3, #1
 800f282:	f040 80c3 	bne.w	800f40c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	7c5b      	ldrb	r3, [r3, #17]
 800f28a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f28c:	68ba      	ldr	r2, [r7, #8]
 800f28e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f290:	4313      	orrs	r3, r2
 800f292:	69fa      	ldr	r2, [r7, #28]
 800f294:	0151      	lsls	r1, r2, #5
 800f296:	6a3a      	ldr	r2, [r7, #32]
 800f298:	440a      	add	r2, r1
 800f29a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f29e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f2a2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800f2a4:	69fb      	ldr	r3, [r7, #28]
 800f2a6:	015a      	lsls	r2, r3, #5
 800f2a8:	6a3b      	ldr	r3, [r7, #32]
 800f2aa:	4413      	add	r3, r2
 800f2ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f2b0:	68db      	ldr	r3, [r3, #12]
 800f2b2:	69fa      	ldr	r2, [r7, #28]
 800f2b4:	0151      	lsls	r1, r2, #5
 800f2b6:	6a3a      	ldr	r2, [r7, #32]
 800f2b8:	440a      	add	r2, r1
 800f2ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f2be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f2c2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800f2c4:	68bb      	ldr	r3, [r7, #8]
 800f2c6:	79db      	ldrb	r3, [r3, #7]
 800f2c8:	2b01      	cmp	r3, #1
 800f2ca:	d123      	bne.n	800f314 <USB_HC_StartXfer+0x2dc>
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	78db      	ldrb	r3, [r3, #3]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d11f      	bne.n	800f314 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f2d4:	69fb      	ldr	r3, [r7, #28]
 800f2d6:	015a      	lsls	r2, r3, #5
 800f2d8:	6a3b      	ldr	r3, [r7, #32]
 800f2da:	4413      	add	r3, r2
 800f2dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f2e0:	685b      	ldr	r3, [r3, #4]
 800f2e2:	69fa      	ldr	r2, [r7, #28]
 800f2e4:	0151      	lsls	r1, r2, #5
 800f2e6:	6a3a      	ldr	r2, [r7, #32]
 800f2e8:	440a      	add	r2, r1
 800f2ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f2ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f2f2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	015a      	lsls	r2, r3, #5
 800f2f8:	6a3b      	ldr	r3, [r7, #32]
 800f2fa:	4413      	add	r3, r2
 800f2fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f300:	68db      	ldr	r3, [r3, #12]
 800f302:	69fa      	ldr	r2, [r7, #28]
 800f304:	0151      	lsls	r1, r2, #5
 800f306:	6a3a      	ldr	r2, [r7, #32]
 800f308:	440a      	add	r2, r1
 800f30a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f30e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f312:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	7c9b      	ldrb	r3, [r3, #18]
 800f318:	2b01      	cmp	r3, #1
 800f31a:	d003      	beq.n	800f324 <USB_HC_StartXfer+0x2ec>
 800f31c:	68bb      	ldr	r3, [r7, #8]
 800f31e:	7c9b      	ldrb	r3, [r3, #18]
 800f320:	2b03      	cmp	r3, #3
 800f322:	d117      	bne.n	800f354 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f324:	68bb      	ldr	r3, [r7, #8]
 800f326:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d113      	bne.n	800f354 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f32c:	68bb      	ldr	r3, [r7, #8]
 800f32e:	78db      	ldrb	r3, [r3, #3]
 800f330:	2b01      	cmp	r3, #1
 800f332:	d10f      	bne.n	800f354 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f334:	69fb      	ldr	r3, [r7, #28]
 800f336:	015a      	lsls	r2, r3, #5
 800f338:	6a3b      	ldr	r3, [r7, #32]
 800f33a:	4413      	add	r3, r2
 800f33c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f340:	685b      	ldr	r3, [r3, #4]
 800f342:	69fa      	ldr	r2, [r7, #28]
 800f344:	0151      	lsls	r1, r2, #5
 800f346:	6a3a      	ldr	r2, [r7, #32]
 800f348:	440a      	add	r2, r1
 800f34a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f34e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f352:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	7c9b      	ldrb	r3, [r3, #18]
 800f358:	2b01      	cmp	r3, #1
 800f35a:	d162      	bne.n	800f422 <USB_HC_StartXfer+0x3ea>
 800f35c:	68bb      	ldr	r3, [r7, #8]
 800f35e:	78db      	ldrb	r3, [r3, #3]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d15e      	bne.n	800f422 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	68db      	ldr	r3, [r3, #12]
 800f368:	3b01      	subs	r3, #1
 800f36a:	2b03      	cmp	r3, #3
 800f36c:	d858      	bhi.n	800f420 <USB_HC_StartXfer+0x3e8>
 800f36e:	a201      	add	r2, pc, #4	@ (adr r2, 800f374 <USB_HC_StartXfer+0x33c>)
 800f370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f374:	0800f385 	.word	0x0800f385
 800f378:	0800f3a7 	.word	0x0800f3a7
 800f37c:	0800f3c9 	.word	0x0800f3c9
 800f380:	0800f3eb 	.word	0x0800f3eb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800f384:	69fb      	ldr	r3, [r7, #28]
 800f386:	015a      	lsls	r2, r3, #5
 800f388:	6a3b      	ldr	r3, [r7, #32]
 800f38a:	4413      	add	r3, r2
 800f38c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f390:	685b      	ldr	r3, [r3, #4]
 800f392:	69fa      	ldr	r2, [r7, #28]
 800f394:	0151      	lsls	r1, r2, #5
 800f396:	6a3a      	ldr	r2, [r7, #32]
 800f398:	440a      	add	r2, r1
 800f39a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f39e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f3a2:	6053      	str	r3, [r2, #4]
          break;
 800f3a4:	e03d      	b.n	800f422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800f3a6:	69fb      	ldr	r3, [r7, #28]
 800f3a8:	015a      	lsls	r2, r3, #5
 800f3aa:	6a3b      	ldr	r3, [r7, #32]
 800f3ac:	4413      	add	r3, r2
 800f3ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	69fa      	ldr	r2, [r7, #28]
 800f3b6:	0151      	lsls	r1, r2, #5
 800f3b8:	6a3a      	ldr	r2, [r7, #32]
 800f3ba:	440a      	add	r2, r1
 800f3bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f3c0:	f043 030e 	orr.w	r3, r3, #14
 800f3c4:	6053      	str	r3, [r2, #4]
          break;
 800f3c6:	e02c      	b.n	800f422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800f3c8:	69fb      	ldr	r3, [r7, #28]
 800f3ca:	015a      	lsls	r2, r3, #5
 800f3cc:	6a3b      	ldr	r3, [r7, #32]
 800f3ce:	4413      	add	r3, r2
 800f3d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	69fa      	ldr	r2, [r7, #28]
 800f3d8:	0151      	lsls	r1, r2, #5
 800f3da:	6a3a      	ldr	r2, [r7, #32]
 800f3dc:	440a      	add	r2, r1
 800f3de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f3e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f3e6:	6053      	str	r3, [r2, #4]
          break;
 800f3e8:	e01b      	b.n	800f422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800f3ea:	69fb      	ldr	r3, [r7, #28]
 800f3ec:	015a      	lsls	r2, r3, #5
 800f3ee:	6a3b      	ldr	r3, [r7, #32]
 800f3f0:	4413      	add	r3, r2
 800f3f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f3f6:	685b      	ldr	r3, [r3, #4]
 800f3f8:	69fa      	ldr	r2, [r7, #28]
 800f3fa:	0151      	lsls	r1, r2, #5
 800f3fc:	6a3a      	ldr	r2, [r7, #32]
 800f3fe:	440a      	add	r2, r1
 800f400:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f404:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f408:	6053      	str	r3, [r2, #4]
          break;
 800f40a:	e00a      	b.n	800f422 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800f40c:	69fb      	ldr	r3, [r7, #28]
 800f40e:	015a      	lsls	r2, r3, #5
 800f410:	6a3b      	ldr	r3, [r7, #32]
 800f412:	4413      	add	r3, r2
 800f414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f418:	461a      	mov	r2, r3
 800f41a:	2300      	movs	r3, #0
 800f41c:	6053      	str	r3, [r2, #4]
 800f41e:	e000      	b.n	800f422 <USB_HC_StartXfer+0x3ea>
          break;
 800f420:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800f422:	69fb      	ldr	r3, [r7, #28]
 800f424:	015a      	lsls	r2, r3, #5
 800f426:	6a3b      	ldr	r3, [r7, #32]
 800f428:	4413      	add	r3, r2
 800f42a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800f432:	693b      	ldr	r3, [r7, #16]
 800f434:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f438:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	78db      	ldrb	r3, [r3, #3]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d004      	beq.n	800f44c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800f442:	693b      	ldr	r3, [r7, #16]
 800f444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f448:	613b      	str	r3, [r7, #16]
 800f44a:	e003      	b.n	800f454 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800f44c:	693b      	ldr	r3, [r7, #16]
 800f44e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f452:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800f454:	693b      	ldr	r3, [r7, #16]
 800f456:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f45a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800f45c:	69fb      	ldr	r3, [r7, #28]
 800f45e:	015a      	lsls	r2, r3, #5
 800f460:	6a3b      	ldr	r3, [r7, #32]
 800f462:	4413      	add	r3, r2
 800f464:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f468:	461a      	mov	r2, r3
 800f46a:	693b      	ldr	r3, [r7, #16]
 800f46c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800f46e:	79fb      	ldrb	r3, [r7, #7]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d003      	beq.n	800f47c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800f474:	2300      	movs	r3, #0
 800f476:	e055      	b.n	800f524 <USB_HC_StartXfer+0x4ec>
 800f478:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800f47c:	68bb      	ldr	r3, [r7, #8]
 800f47e:	78db      	ldrb	r3, [r3, #3]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d14e      	bne.n	800f522 <USB_HC_StartXfer+0x4ea>
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	6a1b      	ldr	r3, [r3, #32]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d04a      	beq.n	800f522 <USB_HC_StartXfer+0x4ea>
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	79db      	ldrb	r3, [r3, #7]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d146      	bne.n	800f522 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	7c9b      	ldrb	r3, [r3, #18]
 800f498:	2b03      	cmp	r3, #3
 800f49a:	d831      	bhi.n	800f500 <USB_HC_StartXfer+0x4c8>
 800f49c:	a201      	add	r2, pc, #4	@ (adr r2, 800f4a4 <USB_HC_StartXfer+0x46c>)
 800f49e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4a2:	bf00      	nop
 800f4a4:	0800f4b5 	.word	0x0800f4b5
 800f4a8:	0800f4d9 	.word	0x0800f4d9
 800f4ac:	0800f4b5 	.word	0x0800f4b5
 800f4b0:	0800f4d9 	.word	0x0800f4d9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800f4b4:	68bb      	ldr	r3, [r7, #8]
 800f4b6:	6a1b      	ldr	r3, [r3, #32]
 800f4b8:	3303      	adds	r3, #3
 800f4ba:	089b      	lsrs	r3, r3, #2
 800f4bc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800f4be:	8afa      	ldrh	r2, [r7, #22]
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4c4:	b29b      	uxth	r3, r3
 800f4c6:	429a      	cmp	r2, r3
 800f4c8:	d91c      	bls.n	800f504 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	699b      	ldr	r3, [r3, #24]
 800f4ce:	f043 0220 	orr.w	r2, r3, #32
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	619a      	str	r2, [r3, #24]
        }
        break;
 800f4d6:	e015      	b.n	800f504 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	6a1b      	ldr	r3, [r3, #32]
 800f4dc:	3303      	adds	r3, #3
 800f4de:	089b      	lsrs	r3, r3, #2
 800f4e0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800f4e2:	8afa      	ldrh	r2, [r7, #22]
 800f4e4:	6a3b      	ldr	r3, [r7, #32]
 800f4e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f4ea:	691b      	ldr	r3, [r3, #16]
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	429a      	cmp	r2, r3
 800f4f0:	d90a      	bls.n	800f508 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	699b      	ldr	r3, [r3, #24]
 800f4f6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	619a      	str	r2, [r3, #24]
        }
        break;
 800f4fe:	e003      	b.n	800f508 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800f500:	bf00      	nop
 800f502:	e002      	b.n	800f50a <USB_HC_StartXfer+0x4d2>
        break;
 800f504:	bf00      	nop
 800f506:	e000      	b.n	800f50a <USB_HC_StartXfer+0x4d2>
        break;
 800f508:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	6999      	ldr	r1, [r3, #24]
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	785a      	ldrb	r2, [r3, #1]
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	6a1b      	ldr	r3, [r3, #32]
 800f516:	b29b      	uxth	r3, r3
 800f518:	2000      	movs	r0, #0
 800f51a:	9000      	str	r0, [sp, #0]
 800f51c:	68f8      	ldr	r0, [r7, #12]
 800f51e:	f7ff f9cf 	bl	800e8c0 <USB_WritePacket>
  }

  return HAL_OK;
 800f522:	2300      	movs	r3, #0
}
 800f524:	4618      	mov	r0, r3
 800f526:	3728      	adds	r7, #40	@ 0x28
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}

0800f52c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f52c:	b480      	push	{r7}
 800f52e:	b085      	sub	sp, #20
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f53e:	695b      	ldr	r3, [r3, #20]
 800f540:	b29b      	uxth	r3, r3
}
 800f542:	4618      	mov	r0, r3
 800f544:	3714      	adds	r7, #20
 800f546:	46bd      	mov	sp, r7
 800f548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f54c:	4770      	bx	lr

0800f54e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800f54e:	b480      	push	{r7}
 800f550:	b089      	sub	sp, #36	@ 0x24
 800f552:	af00      	add	r7, sp, #0
 800f554:	6078      	str	r0, [r7, #4]
 800f556:	460b      	mov	r3, r1
 800f558:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800f55e:	78fb      	ldrb	r3, [r7, #3]
 800f560:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800f562:	2300      	movs	r3, #0
 800f564:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800f566:	69bb      	ldr	r3, [r7, #24]
 800f568:	015a      	lsls	r2, r3, #5
 800f56a:	69fb      	ldr	r3, [r7, #28]
 800f56c:	4413      	add	r3, r2
 800f56e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	0c9b      	lsrs	r3, r3, #18
 800f576:	f003 0303 	and.w	r3, r3, #3
 800f57a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800f57c:	69bb      	ldr	r3, [r7, #24]
 800f57e:	015a      	lsls	r2, r3, #5
 800f580:	69fb      	ldr	r3, [r7, #28]
 800f582:	4413      	add	r3, r2
 800f584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	0fdb      	lsrs	r3, r3, #31
 800f58c:	f003 0301 	and.w	r3, r3, #1
 800f590:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	015a      	lsls	r2, r3, #5
 800f596:	69fb      	ldr	r3, [r7, #28]
 800f598:	4413      	add	r3, r2
 800f59a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	0fdb      	lsrs	r3, r3, #31
 800f5a2:	f003 0301 	and.w	r3, r3, #1
 800f5a6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	689b      	ldr	r3, [r3, #8]
 800f5ac:	f003 0320 	and.w	r3, r3, #32
 800f5b0:	2b20      	cmp	r3, #32
 800f5b2:	d10d      	bne.n	800f5d0 <USB_HC_Halt+0x82>
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d10a      	bne.n	800f5d0 <USB_HC_Halt+0x82>
 800f5ba:	693b      	ldr	r3, [r7, #16]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d005      	beq.n	800f5cc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	2b01      	cmp	r3, #1
 800f5c4:	d002      	beq.n	800f5cc <USB_HC_Halt+0x7e>
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	2b03      	cmp	r3, #3
 800f5ca:	d101      	bne.n	800f5d0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	e0d8      	b.n	800f782 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800f5d0:	697b      	ldr	r3, [r7, #20]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d002      	beq.n	800f5dc <USB_HC_Halt+0x8e>
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	2b02      	cmp	r3, #2
 800f5da:	d173      	bne.n	800f6c4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800f5dc:	69bb      	ldr	r3, [r7, #24]
 800f5de:	015a      	lsls	r2, r3, #5
 800f5e0:	69fb      	ldr	r3, [r7, #28]
 800f5e2:	4413      	add	r3, r2
 800f5e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	69ba      	ldr	r2, [r7, #24]
 800f5ec:	0151      	lsls	r1, r2, #5
 800f5ee:	69fa      	ldr	r2, [r7, #28]
 800f5f0:	440a      	add	r2, r1
 800f5f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f5f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f5fa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	689b      	ldr	r3, [r3, #8]
 800f600:	f003 0320 	and.w	r3, r3, #32
 800f604:	2b00      	cmp	r3, #0
 800f606:	d14a      	bne.n	800f69e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f60c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f610:	2b00      	cmp	r3, #0
 800f612:	d133      	bne.n	800f67c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800f614:	69bb      	ldr	r3, [r7, #24]
 800f616:	015a      	lsls	r2, r3, #5
 800f618:	69fb      	ldr	r3, [r7, #28]
 800f61a:	4413      	add	r3, r2
 800f61c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	69ba      	ldr	r2, [r7, #24]
 800f624:	0151      	lsls	r1, r2, #5
 800f626:	69fa      	ldr	r2, [r7, #28]
 800f628:	440a      	add	r2, r1
 800f62a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f62e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f632:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800f634:	69bb      	ldr	r3, [r7, #24]
 800f636:	015a      	lsls	r2, r3, #5
 800f638:	69fb      	ldr	r3, [r7, #28]
 800f63a:	4413      	add	r3, r2
 800f63c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	69ba      	ldr	r2, [r7, #24]
 800f644:	0151      	lsls	r1, r2, #5
 800f646:	69fa      	ldr	r2, [r7, #28]
 800f648:	440a      	add	r2, r1
 800f64a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f64e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f652:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800f654:	68bb      	ldr	r3, [r7, #8]
 800f656:	3301      	adds	r3, #1
 800f658:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f660:	d82e      	bhi.n	800f6c0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800f662:	69bb      	ldr	r3, [r7, #24]
 800f664:	015a      	lsls	r2, r3, #5
 800f666:	69fb      	ldr	r3, [r7, #28]
 800f668:	4413      	add	r3, r2
 800f66a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f674:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f678:	d0ec      	beq.n	800f654 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800f67a:	e081      	b.n	800f780 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800f67c:	69bb      	ldr	r3, [r7, #24]
 800f67e:	015a      	lsls	r2, r3, #5
 800f680:	69fb      	ldr	r3, [r7, #28]
 800f682:	4413      	add	r3, r2
 800f684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	69ba      	ldr	r2, [r7, #24]
 800f68c:	0151      	lsls	r1, r2, #5
 800f68e:	69fa      	ldr	r2, [r7, #28]
 800f690:	440a      	add	r2, r1
 800f692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f696:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f69a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800f69c:	e070      	b.n	800f780 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800f69e:	69bb      	ldr	r3, [r7, #24]
 800f6a0:	015a      	lsls	r2, r3, #5
 800f6a2:	69fb      	ldr	r3, [r7, #28]
 800f6a4:	4413      	add	r3, r2
 800f6a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	69ba      	ldr	r2, [r7, #24]
 800f6ae:	0151      	lsls	r1, r2, #5
 800f6b0:	69fa      	ldr	r2, [r7, #28]
 800f6b2:	440a      	add	r2, r1
 800f6b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f6b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f6bc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800f6be:	e05f      	b.n	800f780 <USB_HC_Halt+0x232>
            break;
 800f6c0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800f6c2:	e05d      	b.n	800f780 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800f6c4:	69bb      	ldr	r3, [r7, #24]
 800f6c6:	015a      	lsls	r2, r3, #5
 800f6c8:	69fb      	ldr	r3, [r7, #28]
 800f6ca:	4413      	add	r3, r2
 800f6cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	69ba      	ldr	r2, [r7, #24]
 800f6d4:	0151      	lsls	r1, r2, #5
 800f6d6:	69fa      	ldr	r2, [r7, #28]
 800f6d8:	440a      	add	r2, r1
 800f6da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f6de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f6e2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f6ea:	691b      	ldr	r3, [r3, #16]
 800f6ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d133      	bne.n	800f75c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800f6f4:	69bb      	ldr	r3, [r7, #24]
 800f6f6:	015a      	lsls	r2, r3, #5
 800f6f8:	69fb      	ldr	r3, [r7, #28]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	69ba      	ldr	r2, [r7, #24]
 800f704:	0151      	lsls	r1, r2, #5
 800f706:	69fa      	ldr	r2, [r7, #28]
 800f708:	440a      	add	r2, r1
 800f70a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f70e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f712:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800f714:	69bb      	ldr	r3, [r7, #24]
 800f716:	015a      	lsls	r2, r3, #5
 800f718:	69fb      	ldr	r3, [r7, #28]
 800f71a:	4413      	add	r3, r2
 800f71c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	69ba      	ldr	r2, [r7, #24]
 800f724:	0151      	lsls	r1, r2, #5
 800f726:	69fa      	ldr	r2, [r7, #28]
 800f728:	440a      	add	r2, r1
 800f72a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f72e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f732:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800f734:	68bb      	ldr	r3, [r7, #8]
 800f736:	3301      	adds	r3, #1
 800f738:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f740:	d81d      	bhi.n	800f77e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800f742:	69bb      	ldr	r3, [r7, #24]
 800f744:	015a      	lsls	r2, r3, #5
 800f746:	69fb      	ldr	r3, [r7, #28]
 800f748:	4413      	add	r3, r2
 800f74a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f754:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f758:	d0ec      	beq.n	800f734 <USB_HC_Halt+0x1e6>
 800f75a:	e011      	b.n	800f780 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800f75c:	69bb      	ldr	r3, [r7, #24]
 800f75e:	015a      	lsls	r2, r3, #5
 800f760:	69fb      	ldr	r3, [r7, #28]
 800f762:	4413      	add	r3, r2
 800f764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	69ba      	ldr	r2, [r7, #24]
 800f76c:	0151      	lsls	r1, r2, #5
 800f76e:	69fa      	ldr	r2, [r7, #28]
 800f770:	440a      	add	r2, r1
 800f772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f776:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f77a:	6013      	str	r3, [r2, #0]
 800f77c:	e000      	b.n	800f780 <USB_HC_Halt+0x232>
          break;
 800f77e:	bf00      	nop
    }
  }

  return HAL_OK;
 800f780:	2300      	movs	r3, #0
}
 800f782:	4618      	mov	r0, r3
 800f784:	3724      	adds	r7, #36	@ 0x24
 800f786:	46bd      	mov	sp, r7
 800f788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78c:	4770      	bx	lr
	...

0800f790 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800f790:	b480      	push	{r7}
 800f792:	b087      	sub	sp, #28
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	460b      	mov	r3, r1
 800f79a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800f7a0:	78fb      	ldrb	r3, [r7, #3]
 800f7a2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	04da      	lsls	r2, r3, #19
 800f7ac:	4b15      	ldr	r3, [pc, #84]	@ (800f804 <USB_DoPing+0x74>)
 800f7ae:	4013      	ands	r3, r2
 800f7b0:	693a      	ldr	r2, [r7, #16]
 800f7b2:	0151      	lsls	r1, r2, #5
 800f7b4:	697a      	ldr	r2, [r7, #20]
 800f7b6:	440a      	add	r2, r1
 800f7b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f7bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f7c0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800f7c2:	693b      	ldr	r3, [r7, #16]
 800f7c4:	015a      	lsls	r2, r3, #5
 800f7c6:	697b      	ldr	r3, [r7, #20]
 800f7c8:	4413      	add	r3, r2
 800f7ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f7d8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800f7da:	68bb      	ldr	r3, [r7, #8]
 800f7dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f7e0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	015a      	lsls	r2, r3, #5
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	4413      	add	r3, r2
 800f7ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	68bb      	ldr	r3, [r7, #8]
 800f7f2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800f7f4:	2300      	movs	r3, #0
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	371c      	adds	r7, #28
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f800:	4770      	bx	lr
 800f802:	bf00      	nop
 800f804:	1ff80000 	.word	0x1ff80000

0800f808 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b088      	sub	sp, #32
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800f810:	2300      	movs	r3, #0
 800f812:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800f818:	2300      	movs	r3, #0
 800f81a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f7fe ff92 	bl	800e746 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f822:	2110      	movs	r1, #16
 800f824:	6878      	ldr	r0, [r7, #4]
 800f826:	f7fe ffeb 	bl	800e800 <USB_FlushTxFifo>
 800f82a:	4603      	mov	r3, r0
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d001      	beq.n	800f834 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800f830:	2301      	movs	r3, #1
 800f832:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f834:	6878      	ldr	r0, [r7, #4]
 800f836:	f7ff f815 	bl	800e864 <USB_FlushRxFifo>
 800f83a:	4603      	mov	r3, r0
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d001      	beq.n	800f844 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800f840:	2301      	movs	r3, #1
 800f842:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800f844:	2300      	movs	r3, #0
 800f846:	61bb      	str	r3, [r7, #24]
 800f848:	e01f      	b.n	800f88a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800f84a:	69bb      	ldr	r3, [r7, #24]
 800f84c:	015a      	lsls	r2, r3, #5
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	4413      	add	r3, r2
 800f852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800f85a:	693b      	ldr	r3, [r7, #16]
 800f85c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f860:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f868:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f870:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f872:	69bb      	ldr	r3, [r7, #24]
 800f874:	015a      	lsls	r2, r3, #5
 800f876:	697b      	ldr	r3, [r7, #20]
 800f878:	4413      	add	r3, r2
 800f87a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f87e:	461a      	mov	r2, r3
 800f880:	693b      	ldr	r3, [r7, #16]
 800f882:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800f884:	69bb      	ldr	r3, [r7, #24]
 800f886:	3301      	adds	r3, #1
 800f888:	61bb      	str	r3, [r7, #24]
 800f88a:	69bb      	ldr	r3, [r7, #24]
 800f88c:	2b0f      	cmp	r3, #15
 800f88e:	d9dc      	bls.n	800f84a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800f890:	2300      	movs	r3, #0
 800f892:	61bb      	str	r3, [r7, #24]
 800f894:	e034      	b.n	800f900 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800f896:	69bb      	ldr	r3, [r7, #24]
 800f898:	015a      	lsls	r2, r3, #5
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	4413      	add	r3, r2
 800f89e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f8ac:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f8b4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f8bc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	015a      	lsls	r2, r3, #5
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	4413      	add	r3, r2
 800f8c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8ca:	461a      	mov	r2, r3
 800f8cc:	693b      	ldr	r3, [r7, #16]
 800f8ce:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f8dc:	d80c      	bhi.n	800f8f8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800f8de:	69bb      	ldr	r3, [r7, #24]
 800f8e0:	015a      	lsls	r2, r3, #5
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	4413      	add	r3, r2
 800f8e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f8f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f8f4:	d0ec      	beq.n	800f8d0 <USB_StopHost+0xc8>
 800f8f6:	e000      	b.n	800f8fa <USB_StopHost+0xf2>
        break;
 800f8f8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800f8fa:	69bb      	ldr	r3, [r7, #24]
 800f8fc:	3301      	adds	r3, #1
 800f8fe:	61bb      	str	r3, [r7, #24]
 800f900:	69bb      	ldr	r3, [r7, #24]
 800f902:	2b0f      	cmp	r3, #15
 800f904:	d9c7      	bls.n	800f896 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800f906:	697b      	ldr	r3, [r7, #20]
 800f908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f90c:	461a      	mov	r2, r3
 800f90e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f912:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f91a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f7fe ff01 	bl	800e724 <USB_EnableGlobalInt>

  return ret;
 800f922:	7ffb      	ldrb	r3, [r7, #31]
}
 800f924:	4618      	mov	r0, r3
 800f926:	3720      	adds	r7, #32
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}

0800f92c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f930:	4904      	ldr	r1, [pc, #16]	@ (800f944 <MX_FATFS_Init+0x18>)
 800f932:	4805      	ldr	r0, [pc, #20]	@ (800f948 <MX_FATFS_Init+0x1c>)
 800f934:	f002 fc64 	bl	8012200 <FATFS_LinkDriver>
 800f938:	4603      	mov	r3, r0
 800f93a:	461a      	mov	r2, r3
 800f93c:	4b03      	ldr	r3, [pc, #12]	@ (800f94c <MX_FATFS_Init+0x20>)
 800f93e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f940:	bf00      	nop
 800f942:	bd80      	pop	{r7, pc}
 800f944:	2001304c 	.word	0x2001304c
 800f948:	08015288 	.word	0x08015288
 800f94c:	20013048 	.word	0x20013048

0800f950 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b082      	sub	sp, #8
 800f954:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f956:	2300      	movs	r3, #0
 800f958:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f95a:	f000 f87b 	bl	800fa54 <BSP_SD_IsDetected>
 800f95e:	4603      	mov	r3, r0
 800f960:	2b01      	cmp	r3, #1
 800f962:	d001      	beq.n	800f968 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800f964:	2302      	movs	r3, #2
 800f966:	e012      	b.n	800f98e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800f968:	480b      	ldr	r0, [pc, #44]	@ (800f998 <BSP_SD_Init+0x48>)
 800f96a:	f7fb f908 	bl	800ab7e <HAL_SD_Init>
 800f96e:	4603      	mov	r3, r0
 800f970:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f972:	79fb      	ldrb	r3, [r7, #7]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d109      	bne.n	800f98c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800f978:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800f97c:	4806      	ldr	r0, [pc, #24]	@ (800f998 <BSP_SD_Init+0x48>)
 800f97e:	f7fb fd51 	bl	800b424 <HAL_SD_ConfigWideBusOperation>
 800f982:	4603      	mov	r3, r0
 800f984:	2b00      	cmp	r3, #0
 800f986:	d001      	beq.n	800f98c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f988:	2301      	movs	r3, #1
 800f98a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f98c:	79fb      	ldrb	r3, [r7, #7]
}
 800f98e:	4618      	mov	r0, r3
 800f990:	3708      	adds	r7, #8
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}
 800f996:	bf00      	nop
 800f998:	20012b9c 	.word	0x20012b9c

0800f99c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800f99c:	b580      	push	{r7, lr}
 800f99e:	b086      	sub	sp, #24
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	60f8      	str	r0, [r7, #12]
 800f9a4:	60b9      	str	r1, [r7, #8]
 800f9a6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	68ba      	ldr	r2, [r7, #8]
 800f9b0:	68f9      	ldr	r1, [r7, #12]
 800f9b2:	4806      	ldr	r0, [pc, #24]	@ (800f9cc <BSP_SD_ReadBlocks_DMA+0x30>)
 800f9b4:	f7fb f994 	bl	800ace0 <HAL_SD_ReadBlocks_DMA>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d001      	beq.n	800f9c2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f9be:	2301      	movs	r3, #1
 800f9c0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f9c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	3718      	adds	r7, #24
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}
 800f9cc:	20012b9c 	.word	0x20012b9c

0800f9d0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b086      	sub	sp, #24
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	60b9      	str	r1, [r7, #8]
 800f9da:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f9dc:	2300      	movs	r3, #0
 800f9de:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	68ba      	ldr	r2, [r7, #8]
 800f9e4:	68f9      	ldr	r1, [r7, #12]
 800f9e6:	4806      	ldr	r0, [pc, #24]	@ (800fa00 <BSP_SD_WriteBlocks_DMA+0x30>)
 800f9e8:	f7fb fa5c 	bl	800aea4 <HAL_SD_WriteBlocks_DMA>
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d001      	beq.n	800f9f6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f9f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	3718      	adds	r7, #24
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}
 800fa00:	20012b9c 	.word	0x20012b9c

0800fa04 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800fa08:	4805      	ldr	r0, [pc, #20]	@ (800fa20 <BSP_SD_GetCardState+0x1c>)
 800fa0a:	f7fb fda5 	bl	800b558 <HAL_SD_GetCardState>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	2b04      	cmp	r3, #4
 800fa12:	bf14      	ite	ne
 800fa14:	2301      	movne	r3, #1
 800fa16:	2300      	moveq	r3, #0
 800fa18:	b2db      	uxtb	r3, r3
}
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	bd80      	pop	{r7, pc}
 800fa1e:	bf00      	nop
 800fa20:	20012b9c 	.word	0x20012b9c

0800fa24 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800fa2c:	6879      	ldr	r1, [r7, #4]
 800fa2e:	4803      	ldr	r0, [pc, #12]	@ (800fa3c <BSP_SD_GetCardInfo+0x18>)
 800fa30:	f7fb fccc 	bl	800b3cc <HAL_SD_GetCardInfo>
}
 800fa34:	bf00      	nop
 800fa36:	3708      	adds	r7, #8
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}
 800fa3c:	20012b9c 	.word	0x20012b9c

0800fa40 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800fa40:	b580      	push	{r7, lr}
 800fa42:	b082      	sub	sp, #8
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800fa48:	f000 f9b2 	bl	800fdb0 <BSP_SD_ReadCpltCallback>
}
 800fa4c:	bf00      	nop
 800fa4e:	3708      	adds	r7, #8
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}

0800fa54 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b082      	sub	sp, #8
 800fa58:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800fa5e:	f000 f80b 	bl	800fa78 <BSP_PlatformIsDetected>
 800fa62:	4603      	mov	r3, r0
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d101      	bne.n	800fa6c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800fa68:	2300      	movs	r3, #0
 800fa6a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800fa6c:	79fb      	ldrb	r3, [r7, #7]
 800fa6e:	b2db      	uxtb	r3, r3
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3708      	adds	r7, #8
 800fa74:	46bd      	mov	sp, r7
 800fa76:	bd80      	pop	{r7, pc}

0800fa78 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b082      	sub	sp, #8
 800fa7c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800fa7e:	2301      	movs	r3, #1
 800fa80:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800fa82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800fa86:	4806      	ldr	r0, [pc, #24]	@ (800faa0 <BSP_PlatformIsDetected+0x28>)
 800fa88:	f7f5 fb2c 	bl	80050e4 <HAL_GPIO_ReadPin>
 800fa8c:	4603      	mov	r3, r0
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d001      	beq.n	800fa96 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800fa92:	2300      	movs	r3, #0
 800fa94:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800fa96:	79fb      	ldrb	r3, [r7, #7]
}
 800fa98:	4618      	mov	r0, r3
 800fa9a:	3708      	adds	r7, #8
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	bd80      	pop	{r7, pc}
 800faa0:	40020800 	.word	0x40020800

0800faa4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b084      	sub	sp, #16
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800faac:	f002 fbf4 	bl	8012298 <osKernelSysTick>
 800fab0:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800fab2:	e006      	b.n	800fac2 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fab4:	f7ff ffa6 	bl	800fa04 <BSP_SD_GetCardState>
 800fab8:	4603      	mov	r3, r0
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d101      	bne.n	800fac2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800fabe:	2300      	movs	r3, #0
 800fac0:	e009      	b.n	800fad6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800fac2:	f002 fbe9 	bl	8012298 <osKernelSysTick>
 800fac6:	4602      	mov	r2, r0
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	1ad3      	subs	r3, r2, r3
 800facc:	687a      	ldr	r2, [r7, #4]
 800face:	429a      	cmp	r2, r3
 800fad0:	d8f0      	bhi.n	800fab4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800fad2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	3710      	adds	r7, #16
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}
	...

0800fae0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b082      	sub	sp, #8
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	4603      	mov	r3, r0
 800fae8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800faea:	4b0b      	ldr	r3, [pc, #44]	@ (800fb18 <SD_CheckStatus+0x38>)
 800faec:	2201      	movs	r2, #1
 800faee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800faf0:	f7ff ff88 	bl	800fa04 <BSP_SD_GetCardState>
 800faf4:	4603      	mov	r3, r0
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d107      	bne.n	800fb0a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800fafa:	4b07      	ldr	r3, [pc, #28]	@ (800fb18 <SD_CheckStatus+0x38>)
 800fafc:	781b      	ldrb	r3, [r3, #0]
 800fafe:	b2db      	uxtb	r3, r3
 800fb00:	f023 0301 	bic.w	r3, r3, #1
 800fb04:	b2da      	uxtb	r2, r3
 800fb06:	4b04      	ldr	r3, [pc, #16]	@ (800fb18 <SD_CheckStatus+0x38>)
 800fb08:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800fb0a:	4b03      	ldr	r3, [pc, #12]	@ (800fb18 <SD_CheckStatus+0x38>)
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	b2db      	uxtb	r3, r3
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3708      	adds	r7, #8
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}
 800fb18:	20012009 	.word	0x20012009

0800fb1c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800fb1c:	b590      	push	{r4, r7, lr}
 800fb1e:	b087      	sub	sp, #28
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	4603      	mov	r3, r0
 800fb24:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800fb26:	4b20      	ldr	r3, [pc, #128]	@ (800fba8 <SD_initialize+0x8c>)
 800fb28:	2201      	movs	r2, #1
 800fb2a:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800fb2c:	f002 fba8 	bl	8012280 <osKernelRunning>
 800fb30:	4603      	mov	r3, r0
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d030      	beq.n	800fb98 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800fb36:	f7ff ff0b 	bl	800f950 <BSP_SD_Init>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d107      	bne.n	800fb50 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800fb40:	79fb      	ldrb	r3, [r7, #7]
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7ff ffcc 	bl	800fae0 <SD_CheckStatus>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	4b16      	ldr	r3, [pc, #88]	@ (800fba8 <SD_initialize+0x8c>)
 800fb4e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800fb50:	4b15      	ldr	r3, [pc, #84]	@ (800fba8 <SD_initialize+0x8c>)
 800fb52:	781b      	ldrb	r3, [r3, #0]
 800fb54:	b2db      	uxtb	r3, r3
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	d01e      	beq.n	800fb98 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800fb5a:	4b14      	ldr	r3, [pc, #80]	@ (800fbac <SD_initialize+0x90>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d10e      	bne.n	800fb80 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800fb62:	4b13      	ldr	r3, [pc, #76]	@ (800fbb0 <SD_initialize+0x94>)
 800fb64:	f107 0408 	add.w	r4, r7, #8
 800fb68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fb6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800fb6e:	f107 0308 	add.w	r3, r7, #8
 800fb72:	2100      	movs	r1, #0
 800fb74:	4618      	mov	r0, r3
 800fb76:	f002 fbff 	bl	8012378 <osMessageCreate>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	4a0b      	ldr	r2, [pc, #44]	@ (800fbac <SD_initialize+0x90>)
 800fb7e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800fb80:	4b0a      	ldr	r3, [pc, #40]	@ (800fbac <SD_initialize+0x90>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d107      	bne.n	800fb98 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800fb88:	4b07      	ldr	r3, [pc, #28]	@ (800fba8 <SD_initialize+0x8c>)
 800fb8a:	781b      	ldrb	r3, [r3, #0]
 800fb8c:	b2db      	uxtb	r3, r3
 800fb8e:	f043 0301 	orr.w	r3, r3, #1
 800fb92:	b2da      	uxtb	r2, r3
 800fb94:	4b04      	ldr	r3, [pc, #16]	@ (800fba8 <SD_initialize+0x8c>)
 800fb96:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800fb98:	4b03      	ldr	r3, [pc, #12]	@ (800fba8 <SD_initialize+0x8c>)
 800fb9a:	781b      	ldrb	r3, [r3, #0]
 800fb9c:	b2db      	uxtb	r3, r3
}
 800fb9e:	4618      	mov	r0, r3
 800fba0:	371c      	adds	r7, #28
 800fba2:	46bd      	mov	sp, r7
 800fba4:	bd90      	pop	{r4, r7, pc}
 800fba6:	bf00      	nop
 800fba8:	20012009 	.word	0x20012009
 800fbac:	20013050 	.word	0x20013050
 800fbb0:	08015214 	.word	0x08015214

0800fbb4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	b082      	sub	sp, #8
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	4603      	mov	r3, r0
 800fbbc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800fbbe:	79fb      	ldrb	r3, [r7, #7]
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	f7ff ff8d 	bl	800fae0 <SD_CheckStatus>
 800fbc6:	4603      	mov	r3, r0
}
 800fbc8:	4618      	mov	r0, r3
 800fbca:	3708      	adds	r7, #8
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	bd80      	pop	{r7, pc}

0800fbd0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b08a      	sub	sp, #40	@ 0x28
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	60b9      	str	r1, [r7, #8]
 800fbd8:	607a      	str	r2, [r7, #4]
 800fbda:	603b      	str	r3, [r7, #0]
 800fbdc:	4603      	mov	r3, r0
 800fbde:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800fbe6:	f247 5030 	movw	r0, #30000	@ 0x7530
 800fbea:	f7ff ff5b 	bl	800faa4 <SD_CheckStatusWithTimeout>
 800fbee:	4603      	mov	r3, r0
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	da02      	bge.n	800fbfa <SD_read+0x2a>
  {
    return res;
 800fbf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fbf8:	e032      	b.n	800fc60 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800fbfa:	683a      	ldr	r2, [r7, #0]
 800fbfc:	6879      	ldr	r1, [r7, #4]
 800fbfe:	68b8      	ldr	r0, [r7, #8]
 800fc00:	f7ff fecc 	bl	800f99c <BSP_SD_ReadBlocks_DMA>
 800fc04:	4603      	mov	r3, r0
 800fc06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800fc0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d124      	bne.n	800fc5c <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800fc12:	4b15      	ldr	r3, [pc, #84]	@ (800fc68 <SD_read+0x98>)
 800fc14:	6819      	ldr	r1, [r3, #0]
 800fc16:	f107 0314 	add.w	r3, r7, #20
 800fc1a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f002 fc12 	bl	8012448 <osMessageGet>

    if (event.status == osEventMessage)
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	2b10      	cmp	r3, #16
 800fc28:	d118      	bne.n	800fc5c <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800fc2a:	69bb      	ldr	r3, [r7, #24]
 800fc2c:	2b01      	cmp	r3, #1
 800fc2e:	d115      	bne.n	800fc5c <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800fc30:	f002 fb32 	bl	8012298 <osKernelSysTick>
 800fc34:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800fc36:	e008      	b.n	800fc4a <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fc38:	f7ff fee4 	bl	800fa04 <BSP_SD_GetCardState>
 800fc3c:	4603      	mov	r3, r0
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d103      	bne.n	800fc4a <SD_read+0x7a>
              {
                res = RES_OK;
 800fc42:	2300      	movs	r3, #0
 800fc44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800fc48:	e008      	b.n	800fc5c <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800fc4a:	f002 fb25 	bl	8012298 <osKernelSysTick>
 800fc4e:	4602      	mov	r2, r0
 800fc50:	6a3b      	ldr	r3, [r7, #32]
 800fc52:	1ad3      	subs	r3, r2, r3
 800fc54:	f247 522f 	movw	r2, #29999	@ 0x752f
 800fc58:	4293      	cmp	r3, r2
 800fc5a:	d9ed      	bls.n	800fc38 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800fc5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	3728      	adds	r7, #40	@ 0x28
 800fc64:	46bd      	mov	sp, r7
 800fc66:	bd80      	pop	{r7, pc}
 800fc68:	20013050 	.word	0x20013050

0800fc6c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b08a      	sub	sp, #40	@ 0x28
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	60b9      	str	r1, [r7, #8]
 800fc74:	607a      	str	r2, [r7, #4]
 800fc76:	603b      	str	r3, [r7, #0]
 800fc78:	4603      	mov	r3, r0
 800fc7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800fc82:	f247 5030 	movw	r0, #30000	@ 0x7530
 800fc86:	f7ff ff0d 	bl	800faa4 <SD_CheckStatusWithTimeout>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	da02      	bge.n	800fc96 <SD_write+0x2a>
  {
    return res;
 800fc90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fc94:	e02e      	b.n	800fcf4 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800fc96:	683a      	ldr	r2, [r7, #0]
 800fc98:	6879      	ldr	r1, [r7, #4]
 800fc9a:	68b8      	ldr	r0, [r7, #8]
 800fc9c:	f7ff fe98 	bl	800f9d0 <BSP_SD_WriteBlocks_DMA>
 800fca0:	4603      	mov	r3, r0
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d124      	bne.n	800fcf0 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800fca6:	4b15      	ldr	r3, [pc, #84]	@ (800fcfc <SD_write+0x90>)
 800fca8:	6819      	ldr	r1, [r3, #0]
 800fcaa:	f107 0314 	add.w	r3, r7, #20
 800fcae:	f247 5230 	movw	r2, #30000	@ 0x7530
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f002 fbc8 	bl	8012448 <osMessageGet>

    if (event.status == osEventMessage)
 800fcb8:	697b      	ldr	r3, [r7, #20]
 800fcba:	2b10      	cmp	r3, #16
 800fcbc:	d118      	bne.n	800fcf0 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800fcbe:	69bb      	ldr	r3, [r7, #24]
 800fcc0:	2b02      	cmp	r3, #2
 800fcc2:	d115      	bne.n	800fcf0 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800fcc4:	f002 fae8 	bl	8012298 <osKernelSysTick>
 800fcc8:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800fcca:	e008      	b.n	800fcde <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fccc:	f7ff fe9a 	bl	800fa04 <BSP_SD_GetCardState>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d103      	bne.n	800fcde <SD_write+0x72>
          {
            res = RES_OK;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800fcdc:	e008      	b.n	800fcf0 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800fcde:	f002 fadb 	bl	8012298 <osKernelSysTick>
 800fce2:	4602      	mov	r2, r0
 800fce4:	6a3b      	ldr	r3, [r7, #32]
 800fce6:	1ad3      	subs	r3, r2, r3
 800fce8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800fcec:	4293      	cmp	r3, r2
 800fcee:	d9ed      	bls.n	800fccc <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800fcf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	3728      	adds	r7, #40	@ 0x28
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}
 800fcfc:	20013050 	.word	0x20013050

0800fd00 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b08c      	sub	sp, #48	@ 0x30
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	4603      	mov	r3, r0
 800fd08:	603a      	str	r2, [r7, #0]
 800fd0a:	71fb      	strb	r3, [r7, #7]
 800fd0c:	460b      	mov	r3, r1
 800fd0e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800fd10:	2301      	movs	r3, #1
 800fd12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800fd16:	4b25      	ldr	r3, [pc, #148]	@ (800fdac <SD_ioctl+0xac>)
 800fd18:	781b      	ldrb	r3, [r3, #0]
 800fd1a:	b2db      	uxtb	r3, r3
 800fd1c:	f003 0301 	and.w	r3, r3, #1
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d001      	beq.n	800fd28 <SD_ioctl+0x28>
 800fd24:	2303      	movs	r3, #3
 800fd26:	e03c      	b.n	800fda2 <SD_ioctl+0xa2>

  switch (cmd)
 800fd28:	79bb      	ldrb	r3, [r7, #6]
 800fd2a:	2b03      	cmp	r3, #3
 800fd2c:	d834      	bhi.n	800fd98 <SD_ioctl+0x98>
 800fd2e:	a201      	add	r2, pc, #4	@ (adr r2, 800fd34 <SD_ioctl+0x34>)
 800fd30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd34:	0800fd45 	.word	0x0800fd45
 800fd38:	0800fd4d 	.word	0x0800fd4d
 800fd3c:	0800fd65 	.word	0x0800fd65
 800fd40:	0800fd7f 	.word	0x0800fd7f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800fd44:	2300      	movs	r3, #0
 800fd46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800fd4a:	e028      	b.n	800fd9e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800fd4c:	f107 030c 	add.w	r3, r7, #12
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7ff fe67 	bl	800fa24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800fd56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800fd62:	e01c      	b.n	800fd9e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800fd64:	f107 030c 	add.w	r3, r7, #12
 800fd68:	4618      	mov	r0, r3
 800fd6a:	f7ff fe5b 	bl	800fa24 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800fd6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd70:	b29a      	uxth	r2, r3
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800fd76:	2300      	movs	r3, #0
 800fd78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800fd7c:	e00f      	b.n	800fd9e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800fd7e:	f107 030c 	add.w	r3, r7, #12
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7ff fe4e 	bl	800fa24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800fd88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd8a:	0a5a      	lsrs	r2, r3, #9
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800fd90:	2300      	movs	r3, #0
 800fd92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800fd96:	e002      	b.n	800fd9e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800fd98:	2304      	movs	r3, #4
 800fd9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800fd9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	3730      	adds	r7, #48	@ 0x30
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd80      	pop	{r7, pc}
 800fdaa:	bf00      	nop
 800fdac:	20012009 	.word	0x20012009

0800fdb0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800fdb4:	4b04      	ldr	r3, [pc, #16]	@ (800fdc8 <BSP_SD_ReadCpltCallback+0x18>)
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	2101      	movs	r1, #1
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f002 fb03 	bl	80123c8 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800fdc2:	bf00      	nop
 800fdc4:	bd80      	pop	{r7, pc}
 800fdc6:	bf00      	nop
 800fdc8:	20013050 	.word	0x20013050

0800fdcc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800fdcc:	b590      	push	{r4, r7, lr}
 800fdce:	b089      	sub	sp, #36	@ 0x24
 800fdd0:	af04      	add	r7, sp, #16
 800fdd2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	2202      	movs	r2, #2
 800fdd8:	2102      	movs	r1, #2
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	f000 fcbd 	bl	801075a <USBH_FindInterface>
 800fde0:	4603      	mov	r3, r0
 800fde2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800fde4:	7bfb      	ldrb	r3, [r7, #15]
 800fde6:	2bff      	cmp	r3, #255	@ 0xff
 800fde8:	d002      	beq.n	800fdf0 <USBH_CDC_InterfaceInit+0x24>
 800fdea:	7bfb      	ldrb	r3, [r7, #15]
 800fdec:	2b01      	cmp	r3, #1
 800fdee:	d901      	bls.n	800fdf4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800fdf0:	2302      	movs	r3, #2
 800fdf2:	e13d      	b.n	8010070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800fdf4:	7bfb      	ldrb	r3, [r7, #15]
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	6878      	ldr	r0, [r7, #4]
 800fdfa:	f000 fc92 	bl	8010722 <USBH_SelectInterface>
 800fdfe:	4603      	mov	r3, r0
 800fe00:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800fe02:	7bbb      	ldrb	r3, [r7, #14]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d001      	beq.n	800fe0c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800fe08:	2302      	movs	r3, #2
 800fe0a:	e131      	b.n	8010070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800fe12:	2050      	movs	r0, #80	@ 0x50
 800fe14:	f005 f884 	bl	8014f20 <malloc>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fe22:	69db      	ldr	r3, [r3, #28]
 800fe24:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800fe26:	68bb      	ldr	r3, [r7, #8]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d101      	bne.n	800fe30 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800fe2c:	2302      	movs	r3, #2
 800fe2e:	e11f      	b.n	8010070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800fe30:	2250      	movs	r2, #80	@ 0x50
 800fe32:	2100      	movs	r1, #0
 800fe34:	68b8      	ldr	r0, [r7, #8]
 800fe36:	f005 f931 	bl	801509c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800fe3a:	7bfb      	ldrb	r3, [r7, #15]
 800fe3c:	687a      	ldr	r2, [r7, #4]
 800fe3e:	211a      	movs	r1, #26
 800fe40:	fb01 f303 	mul.w	r3, r1, r3
 800fe44:	4413      	add	r3, r2
 800fe46:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800fe4a:	781b      	ldrb	r3, [r3, #0]
 800fe4c:	b25b      	sxtb	r3, r3
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	da15      	bge.n	800fe7e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800fe52:	7bfb      	ldrb	r3, [r7, #15]
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	211a      	movs	r1, #26
 800fe58:	fb01 f303 	mul.w	r3, r1, r3
 800fe5c:	4413      	add	r3, r2
 800fe5e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800fe62:	781a      	ldrb	r2, [r3, #0]
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800fe68:	7bfb      	ldrb	r3, [r7, #15]
 800fe6a:	687a      	ldr	r2, [r7, #4]
 800fe6c:	211a      	movs	r1, #26
 800fe6e:	fb01 f303 	mul.w	r3, r1, r3
 800fe72:	4413      	add	r3, r2
 800fe74:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800fe78:	881a      	ldrh	r2, [r3, #0]
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800fe7e:	68bb      	ldr	r3, [r7, #8]
 800fe80:	785b      	ldrb	r3, [r3, #1]
 800fe82:	4619      	mov	r1, r3
 800fe84:	6878      	ldr	r0, [r7, #4]
 800fe86:	f002 f90c 	bl	80120a2 <USBH_AllocPipe>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	68bb      	ldr	r3, [r7, #8]
 800fe90:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	7819      	ldrb	r1, [r3, #0]
 800fe96:	68bb      	ldr	r3, [r7, #8]
 800fe98:	7858      	ldrb	r0, [r3, #1]
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800fea6:	68ba      	ldr	r2, [r7, #8]
 800fea8:	8952      	ldrh	r2, [r2, #10]
 800feaa:	9202      	str	r2, [sp, #8]
 800feac:	2203      	movs	r2, #3
 800feae:	9201      	str	r2, [sp, #4]
 800feb0:	9300      	str	r3, [sp, #0]
 800feb2:	4623      	mov	r3, r4
 800feb4:	4602      	mov	r2, r0
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f002 f8c4 	bl	8012044 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	2200      	movs	r2, #0
 800fec2:	4619      	mov	r1, r3
 800fec4:	6878      	ldr	r0, [r7, #4]
 800fec6:	f004 ffa5 	bl	8014e14 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800feca:	2300      	movs	r3, #0
 800fecc:	2200      	movs	r2, #0
 800fece:	210a      	movs	r1, #10
 800fed0:	6878      	ldr	r0, [r7, #4]
 800fed2:	f000 fc42 	bl	801075a <USBH_FindInterface>
 800fed6:	4603      	mov	r3, r0
 800fed8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800feda:	7bfb      	ldrb	r3, [r7, #15]
 800fedc:	2bff      	cmp	r3, #255	@ 0xff
 800fede:	d002      	beq.n	800fee6 <USBH_CDC_InterfaceInit+0x11a>
 800fee0:	7bfb      	ldrb	r3, [r7, #15]
 800fee2:	2b01      	cmp	r3, #1
 800fee4:	d901      	bls.n	800feea <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800fee6:	2302      	movs	r3, #2
 800fee8:	e0c2      	b.n	8010070 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800feea:	7bfb      	ldrb	r3, [r7, #15]
 800feec:	687a      	ldr	r2, [r7, #4]
 800feee:	211a      	movs	r1, #26
 800fef0:	fb01 f303 	mul.w	r3, r1, r3
 800fef4:	4413      	add	r3, r2
 800fef6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800fefa:	781b      	ldrb	r3, [r3, #0]
 800fefc:	b25b      	sxtb	r3, r3
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	da16      	bge.n	800ff30 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ff02:	7bfb      	ldrb	r3, [r7, #15]
 800ff04:	687a      	ldr	r2, [r7, #4]
 800ff06:	211a      	movs	r1, #26
 800ff08:	fb01 f303 	mul.w	r3, r1, r3
 800ff0c:	4413      	add	r3, r2
 800ff0e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800ff12:	781a      	ldrb	r2, [r3, #0]
 800ff14:	68bb      	ldr	r3, [r7, #8]
 800ff16:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ff18:	7bfb      	ldrb	r3, [r7, #15]
 800ff1a:	687a      	ldr	r2, [r7, #4]
 800ff1c:	211a      	movs	r1, #26
 800ff1e:	fb01 f303 	mul.w	r3, r1, r3
 800ff22:	4413      	add	r3, r2
 800ff24:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800ff28:	881a      	ldrh	r2, [r3, #0]
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	835a      	strh	r2, [r3, #26]
 800ff2e:	e015      	b.n	800ff5c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ff30:	7bfb      	ldrb	r3, [r7, #15]
 800ff32:	687a      	ldr	r2, [r7, #4]
 800ff34:	211a      	movs	r1, #26
 800ff36:	fb01 f303 	mul.w	r3, r1, r3
 800ff3a:	4413      	add	r3, r2
 800ff3c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800ff40:	781a      	ldrb	r2, [r3, #0]
 800ff42:	68bb      	ldr	r3, [r7, #8]
 800ff44:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ff46:	7bfb      	ldrb	r3, [r7, #15]
 800ff48:	687a      	ldr	r2, [r7, #4]
 800ff4a:	211a      	movs	r1, #26
 800ff4c:	fb01 f303 	mul.w	r3, r1, r3
 800ff50:	4413      	add	r3, r2
 800ff52:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800ff56:	881a      	ldrh	r2, [r3, #0]
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800ff5c:	7bfb      	ldrb	r3, [r7, #15]
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	211a      	movs	r1, #26
 800ff62:	fb01 f303 	mul.w	r3, r1, r3
 800ff66:	4413      	add	r3, r2
 800ff68:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ff6c:	781b      	ldrb	r3, [r3, #0]
 800ff6e:	b25b      	sxtb	r3, r3
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	da16      	bge.n	800ffa2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ff74:	7bfb      	ldrb	r3, [r7, #15]
 800ff76:	687a      	ldr	r2, [r7, #4]
 800ff78:	211a      	movs	r1, #26
 800ff7a:	fb01 f303 	mul.w	r3, r1, r3
 800ff7e:	4413      	add	r3, r2
 800ff80:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ff84:	781a      	ldrb	r2, [r3, #0]
 800ff86:	68bb      	ldr	r3, [r7, #8]
 800ff88:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ff8a:	7bfb      	ldrb	r3, [r7, #15]
 800ff8c:	687a      	ldr	r2, [r7, #4]
 800ff8e:	211a      	movs	r1, #26
 800ff90:	fb01 f303 	mul.w	r3, r1, r3
 800ff94:	4413      	add	r3, r2
 800ff96:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800ff9a:	881a      	ldrh	r2, [r3, #0]
 800ff9c:	68bb      	ldr	r3, [r7, #8]
 800ff9e:	835a      	strh	r2, [r3, #26]
 800ffa0:	e015      	b.n	800ffce <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ffa2:	7bfb      	ldrb	r3, [r7, #15]
 800ffa4:	687a      	ldr	r2, [r7, #4]
 800ffa6:	211a      	movs	r1, #26
 800ffa8:	fb01 f303 	mul.w	r3, r1, r3
 800ffac:	4413      	add	r3, r2
 800ffae:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ffb2:	781a      	ldrb	r2, [r3, #0]
 800ffb4:	68bb      	ldr	r3, [r7, #8]
 800ffb6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ffb8:	7bfb      	ldrb	r3, [r7, #15]
 800ffba:	687a      	ldr	r2, [r7, #4]
 800ffbc:	211a      	movs	r1, #26
 800ffbe:	fb01 f303 	mul.w	r3, r1, r3
 800ffc2:	4413      	add	r3, r2
 800ffc4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800ffc8:	881a      	ldrh	r2, [r3, #0]
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800ffce:	68bb      	ldr	r3, [r7, #8]
 800ffd0:	7b9b      	ldrb	r3, [r3, #14]
 800ffd2:	4619      	mov	r1, r3
 800ffd4:	6878      	ldr	r0, [r7, #4]
 800ffd6:	f002 f864 	bl	80120a2 <USBH_AllocPipe>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	461a      	mov	r2, r3
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800ffe2:	68bb      	ldr	r3, [r7, #8]
 800ffe4:	7bdb      	ldrb	r3, [r3, #15]
 800ffe6:	4619      	mov	r1, r3
 800ffe8:	6878      	ldr	r0, [r7, #4]
 800ffea:	f002 f85a 	bl	80120a2 <USBH_AllocPipe>
 800ffee:	4603      	mov	r3, r0
 800fff0:	461a      	mov	r2, r3
 800fff2:	68bb      	ldr	r3, [r7, #8]
 800fff4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800fff6:	68bb      	ldr	r3, [r7, #8]
 800fff8:	7b59      	ldrb	r1, [r3, #13]
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	7b98      	ldrb	r0, [r3, #14]
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801000a:	68ba      	ldr	r2, [r7, #8]
 801000c:	8b12      	ldrh	r2, [r2, #24]
 801000e:	9202      	str	r2, [sp, #8]
 8010010:	2202      	movs	r2, #2
 8010012:	9201      	str	r2, [sp, #4]
 8010014:	9300      	str	r3, [sp, #0]
 8010016:	4623      	mov	r3, r4
 8010018:	4602      	mov	r2, r0
 801001a:	6878      	ldr	r0, [r7, #4]
 801001c:	f002 f812 	bl	8012044 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8010020:	68bb      	ldr	r3, [r7, #8]
 8010022:	7b19      	ldrb	r1, [r3, #12]
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	7bd8      	ldrb	r0, [r3, #15]
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010034:	68ba      	ldr	r2, [r7, #8]
 8010036:	8b52      	ldrh	r2, [r2, #26]
 8010038:	9202      	str	r2, [sp, #8]
 801003a:	2202      	movs	r2, #2
 801003c:	9201      	str	r2, [sp, #4]
 801003e:	9300      	str	r3, [sp, #0]
 8010040:	4623      	mov	r3, r4
 8010042:	4602      	mov	r2, r0
 8010044:	6878      	ldr	r0, [r7, #4]
 8010046:	f001 fffd 	bl	8012044 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 801004a:	68bb      	ldr	r3, [r7, #8]
 801004c:	2200      	movs	r2, #0
 801004e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8010052:	68bb      	ldr	r3, [r7, #8]
 8010054:	7b5b      	ldrb	r3, [r3, #13]
 8010056:	2200      	movs	r2, #0
 8010058:	4619      	mov	r1, r3
 801005a:	6878      	ldr	r0, [r7, #4]
 801005c:	f004 feda 	bl	8014e14 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	7b1b      	ldrb	r3, [r3, #12]
 8010064:	2200      	movs	r2, #0
 8010066:	4619      	mov	r1, r3
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	f004 fed3 	bl	8014e14 <USBH_LL_SetToggle>

  return USBH_OK;
 801006e:	2300      	movs	r3, #0
}
 8010070:	4618      	mov	r0, r3
 8010072:	3714      	adds	r7, #20
 8010074:	46bd      	mov	sp, r7
 8010076:	bd90      	pop	{r4, r7, pc}

08010078 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b084      	sub	sp, #16
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010086:	69db      	ldr	r3, [r3, #28]
 8010088:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	781b      	ldrb	r3, [r3, #0]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d00e      	beq.n	80100b0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	781b      	ldrb	r3, [r3, #0]
 8010096:	4619      	mov	r1, r3
 8010098:	6878      	ldr	r0, [r7, #4]
 801009a:	f001 fff2 	bl	8012082 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	781b      	ldrb	r3, [r3, #0]
 80100a2:	4619      	mov	r1, r3
 80100a4:	6878      	ldr	r0, [r7, #4]
 80100a6:	f002 f81d 	bl	80120e4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	2200      	movs	r2, #0
 80100ae:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	7b1b      	ldrb	r3, [r3, #12]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d00e      	beq.n	80100d6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	7b1b      	ldrb	r3, [r3, #12]
 80100bc:	4619      	mov	r1, r3
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f001 ffdf 	bl	8012082 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	7b1b      	ldrb	r3, [r3, #12]
 80100c8:	4619      	mov	r1, r3
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f002 f80a 	bl	80120e4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	2200      	movs	r2, #0
 80100d4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	7b5b      	ldrb	r3, [r3, #13]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d00e      	beq.n	80100fc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	7b5b      	ldrb	r3, [r3, #13]
 80100e2:	4619      	mov	r1, r3
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f001 ffcc 	bl	8012082 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	7b5b      	ldrb	r3, [r3, #13]
 80100ee:	4619      	mov	r1, r3
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f001 fff7 	bl	80120e4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	2200      	movs	r2, #0
 80100fa:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010102:	69db      	ldr	r3, [r3, #28]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d00b      	beq.n	8010120 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801010e:	69db      	ldr	r3, [r3, #28]
 8010110:	4618      	mov	r0, r3
 8010112:	f004 ff0d 	bl	8014f30 <free>
    phost->pActiveClass->pData = 0U;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801011c:	2200      	movs	r2, #0
 801011e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8010120:	2300      	movs	r3, #0
}
 8010122:	4618      	mov	r0, r3
 8010124:	3710      	adds	r7, #16
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}

0801012a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 801012a:	b580      	push	{r7, lr}
 801012c:	b084      	sub	sp, #16
 801012e:	af00      	add	r7, sp, #0
 8010130:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010138:	69db      	ldr	r3, [r3, #28]
 801013a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	3340      	adds	r3, #64	@ 0x40
 8010140:	4619      	mov	r1, r3
 8010142:	6878      	ldr	r0, [r7, #4]
 8010144:	f000 f8b1 	bl	80102aa <GetLineCoding>
 8010148:	4603      	mov	r3, r0
 801014a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 801014c:	7afb      	ldrb	r3, [r7, #11]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d105      	bne.n	801015e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010158:	2102      	movs	r1, #2
 801015a:	6878      	ldr	r0, [r7, #4]
 801015c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 801015e:	7afb      	ldrb	r3, [r7, #11]
}
 8010160:	4618      	mov	r0, r3
 8010162:	3710      	adds	r7, #16
 8010164:	46bd      	mov	sp, r7
 8010166:	bd80      	pop	{r7, pc}

08010168 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8010170:	2301      	movs	r3, #1
 8010172:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8010174:	2300      	movs	r3, #0
 8010176:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801017e:	69db      	ldr	r3, [r3, #28]
 8010180:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8010188:	2b04      	cmp	r3, #4
 801018a:	d877      	bhi.n	801027c <USBH_CDC_Process+0x114>
 801018c:	a201      	add	r2, pc, #4	@ (adr r2, 8010194 <USBH_CDC_Process+0x2c>)
 801018e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010192:	bf00      	nop
 8010194:	080101a9 	.word	0x080101a9
 8010198:	080101af 	.word	0x080101af
 801019c:	080101df 	.word	0x080101df
 80101a0:	08010253 	.word	0x08010253
 80101a4:	08010261 	.word	0x08010261
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80101a8:	2300      	movs	r3, #0
 80101aa:	73fb      	strb	r3, [r7, #15]
      break;
 80101ac:	e06d      	b.n	801028a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80101b2:	4619      	mov	r1, r3
 80101b4:	6878      	ldr	r0, [r7, #4]
 80101b6:	f000 f897 	bl	80102e8 <SetLineCoding>
 80101ba:	4603      	mov	r3, r0
 80101bc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80101be:	7bbb      	ldrb	r3, [r7, #14]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d104      	bne.n	80101ce <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80101c4:	68bb      	ldr	r3, [r7, #8]
 80101c6:	2202      	movs	r2, #2
 80101c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80101cc:	e058      	b.n	8010280 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80101ce:	7bbb      	ldrb	r3, [r7, #14]
 80101d0:	2b01      	cmp	r3, #1
 80101d2:	d055      	beq.n	8010280 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80101d4:	68bb      	ldr	r3, [r7, #8]
 80101d6:	2204      	movs	r2, #4
 80101d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80101dc:	e050      	b.n	8010280 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80101de:	68bb      	ldr	r3, [r7, #8]
 80101e0:	3340      	adds	r3, #64	@ 0x40
 80101e2:	4619      	mov	r1, r3
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f000 f860 	bl	80102aa <GetLineCoding>
 80101ea:	4603      	mov	r3, r0
 80101ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80101ee:	7bbb      	ldrb	r3, [r7, #14]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d126      	bne.n	8010242 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	2200      	movs	r2, #0
 80101f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8010202:	68bb      	ldr	r3, [r7, #8]
 8010204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010206:	791b      	ldrb	r3, [r3, #4]
 8010208:	429a      	cmp	r2, r3
 801020a:	d13b      	bne.n	8010284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8010212:	68bb      	ldr	r3, [r7, #8]
 8010214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010216:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8010218:	429a      	cmp	r2, r3
 801021a:	d133      	bne.n	8010284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010226:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8010228:	429a      	cmp	r2, r3
 801022a:	d12b      	bne.n	8010284 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010230:	68bb      	ldr	r3, [r7, #8]
 8010232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010234:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8010236:	429a      	cmp	r2, r3
 8010238:	d124      	bne.n	8010284 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	f000 f96a 	bl	8010514 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8010240:	e020      	b.n	8010284 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8010242:	7bbb      	ldrb	r3, [r7, #14]
 8010244:	2b01      	cmp	r3, #1
 8010246:	d01d      	beq.n	8010284 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8010248:	68bb      	ldr	r3, [r7, #8]
 801024a:	2204      	movs	r2, #4
 801024c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8010250:	e018      	b.n	8010284 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8010252:	6878      	ldr	r0, [r7, #4]
 8010254:	f000 f867 	bl	8010326 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8010258:	6878      	ldr	r0, [r7, #4]
 801025a:	f000 f8e6 	bl	801042a <CDC_ProcessReception>
      break;
 801025e:	e014      	b.n	801028a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8010260:	2100      	movs	r1, #0
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f001 f8ff 	bl	8011466 <USBH_ClrFeature>
 8010268:	4603      	mov	r3, r0
 801026a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801026c:	7bbb      	ldrb	r3, [r7, #14]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d10a      	bne.n	8010288 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	2200      	movs	r2, #0
 8010276:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 801027a:	e005      	b.n	8010288 <USBH_CDC_Process+0x120>

    default:
      break;
 801027c:	bf00      	nop
 801027e:	e004      	b.n	801028a <USBH_CDC_Process+0x122>
      break;
 8010280:	bf00      	nop
 8010282:	e002      	b.n	801028a <USBH_CDC_Process+0x122>
      break;
 8010284:	bf00      	nop
 8010286:	e000      	b.n	801028a <USBH_CDC_Process+0x122>
      break;
 8010288:	bf00      	nop

  }

  return status;
 801028a:	7bfb      	ldrb	r3, [r7, #15]
}
 801028c:	4618      	mov	r0, r3
 801028e:	3710      	adds	r7, #16
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}

08010294 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8010294:	b480      	push	{r7}
 8010296:	b083      	sub	sp, #12
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 801029c:	2300      	movs	r3, #0
}
 801029e:	4618      	mov	r0, r3
 80102a0:	370c      	adds	r7, #12
 80102a2:	46bd      	mov	sp, r7
 80102a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a8:	4770      	bx	lr

080102aa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80102aa:	b580      	push	{r7, lr}
 80102ac:	b082      	sub	sp, #8
 80102ae:	af00      	add	r7, sp, #0
 80102b0:	6078      	str	r0, [r7, #4]
 80102b2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	22a1      	movs	r2, #161	@ 0xa1
 80102b8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2221      	movs	r2, #33	@ 0x21
 80102be:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2200      	movs	r2, #0
 80102c4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2200      	movs	r2, #0
 80102ca:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2207      	movs	r2, #7
 80102d0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80102d2:	683b      	ldr	r3, [r7, #0]
 80102d4:	2207      	movs	r2, #7
 80102d6:	4619      	mov	r1, r3
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f001 fbf9 	bl	8011ad0 <USBH_CtlReq>
 80102de:	4603      	mov	r3, r0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3708      	adds	r7, #8
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b082      	sub	sp, #8
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
 80102f0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	2221      	movs	r2, #33	@ 0x21
 80102f6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	2220      	movs	r2, #32
 80102fc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2200      	movs	r2, #0
 8010302:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	2200      	movs	r2, #0
 8010308:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	2207      	movs	r2, #7
 801030e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	2207      	movs	r2, #7
 8010314:	4619      	mov	r1, r3
 8010316:	6878      	ldr	r0, [r7, #4]
 8010318:	f001 fbda 	bl	8011ad0 <USBH_CtlReq>
 801031c:	4603      	mov	r3, r0
}
 801031e:	4618      	mov	r0, r3
 8010320:	3708      	adds	r7, #8
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}

08010326 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8010326:	b580      	push	{r7, lr}
 8010328:	b086      	sub	sp, #24
 801032a:	af02      	add	r7, sp, #8
 801032c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010334:	69db      	ldr	r3, [r3, #28]
 8010336:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8010338:	2300      	movs	r3, #0
 801033a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8010342:	2b01      	cmp	r3, #1
 8010344:	d002      	beq.n	801034c <CDC_ProcessTransmission+0x26>
 8010346:	2b02      	cmp	r3, #2
 8010348:	d023      	beq.n	8010392 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 801034a:	e06a      	b.n	8010422 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010350:	68fa      	ldr	r2, [r7, #12]
 8010352:	8b12      	ldrh	r2, [r2, #24]
 8010354:	4293      	cmp	r3, r2
 8010356:	d90b      	bls.n	8010370 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	69d9      	ldr	r1, [r3, #28]
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	8b1a      	ldrh	r2, [r3, #24]
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	7b5b      	ldrb	r3, [r3, #13]
 8010364:	2001      	movs	r0, #1
 8010366:	9000      	str	r0, [sp, #0]
 8010368:	6878      	ldr	r0, [r7, #4]
 801036a:	f001 fe28 	bl	8011fbe <USBH_BulkSendData>
 801036e:	e00b      	b.n	8010388 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8010378:	b29a      	uxth	r2, r3
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	7b5b      	ldrb	r3, [r3, #13]
 801037e:	2001      	movs	r0, #1
 8010380:	9000      	str	r0, [sp, #0]
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f001 fe1b 	bl	8011fbe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	2202      	movs	r2, #2
 801038c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8010390:	e047      	b.n	8010422 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	7b5b      	ldrb	r3, [r3, #13]
 8010396:	4619      	mov	r1, r3
 8010398:	6878      	ldr	r0, [r7, #4]
 801039a:	f004 fd11 	bl	8014dc0 <USBH_LL_GetURBState>
 801039e:	4603      	mov	r3, r0
 80103a0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80103a2:	7afb      	ldrb	r3, [r7, #11]
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d12e      	bne.n	8010406 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ac:	68fa      	ldr	r2, [r7, #12]
 80103ae:	8b12      	ldrh	r2, [r2, #24]
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d90e      	bls.n	80103d2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103b8:	68fa      	ldr	r2, [r7, #12]
 80103ba:	8b12      	ldrh	r2, [r2, #24]
 80103bc:	1a9a      	subs	r2, r3, r2
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	69db      	ldr	r3, [r3, #28]
 80103c6:	68fa      	ldr	r2, [r7, #12]
 80103c8:	8b12      	ldrh	r2, [r2, #24]
 80103ca:	441a      	add	r2, r3
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	61da      	str	r2, [r3, #28]
 80103d0:	e002      	b.n	80103d8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	2200      	movs	r2, #0
 80103d6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d004      	beq.n	80103ea <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	2201      	movs	r2, #1
 80103e4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80103e8:	e006      	b.n	80103f8 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	2200      	movs	r2, #0
 80103ee:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80103f2:	6878      	ldr	r0, [r7, #4]
 80103f4:	f000 f87a 	bl	80104ec <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80103f8:	2300      	movs	r3, #0
 80103fa:	2200      	movs	r2, #0
 80103fc:	2104      	movs	r1, #4
 80103fe:	6878      	ldr	r0, [r7, #4]
 8010400:	f000 febc 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010404:	e00c      	b.n	8010420 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8010406:	7afb      	ldrb	r3, [r7, #11]
 8010408:	2b02      	cmp	r3, #2
 801040a:	d109      	bne.n	8010420 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	2201      	movs	r2, #1
 8010410:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8010414:	2300      	movs	r3, #0
 8010416:	2200      	movs	r2, #0
 8010418:	2104      	movs	r1, #4
 801041a:	6878      	ldr	r0, [r7, #4]
 801041c:	f000 feae 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010420:	bf00      	nop
  }
}
 8010422:	bf00      	nop
 8010424:	3710      	adds	r7, #16
 8010426:	46bd      	mov	sp, r7
 8010428:	bd80      	pop	{r7, pc}

0801042a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 801042a:	b580      	push	{r7, lr}
 801042c:	b086      	sub	sp, #24
 801042e:	af00      	add	r7, sp, #0
 8010430:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010438:	69db      	ldr	r3, [r3, #28]
 801043a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 801043c:	2300      	movs	r3, #0
 801043e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8010446:	2b03      	cmp	r3, #3
 8010448:	d002      	beq.n	8010450 <CDC_ProcessReception+0x26>
 801044a:	2b04      	cmp	r3, #4
 801044c:	d00e      	beq.n	801046c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 801044e:	e049      	b.n	80104e4 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8010450:	697b      	ldr	r3, [r7, #20]
 8010452:	6a19      	ldr	r1, [r3, #32]
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	8b5a      	ldrh	r2, [r3, #26]
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	7b1b      	ldrb	r3, [r3, #12]
 801045c:	6878      	ldr	r0, [r7, #4]
 801045e:	f001 fdd3 	bl	8012008 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8010462:	697b      	ldr	r3, [r7, #20]
 8010464:	2204      	movs	r2, #4
 8010466:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 801046a:	e03b      	b.n	80104e4 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 801046c:	697b      	ldr	r3, [r7, #20]
 801046e:	7b1b      	ldrb	r3, [r3, #12]
 8010470:	4619      	mov	r1, r3
 8010472:	6878      	ldr	r0, [r7, #4]
 8010474:	f004 fca4 	bl	8014dc0 <USBH_LL_GetURBState>
 8010478:	4603      	mov	r3, r0
 801047a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 801047c:	7cfb      	ldrb	r3, [r7, #19]
 801047e:	2b01      	cmp	r3, #1
 8010480:	d12f      	bne.n	80104e2 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	7b1b      	ldrb	r3, [r3, #12]
 8010486:	4619      	mov	r1, r3
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f004 fc19 	bl	8014cc0 <USBH_LL_GetLastXferSize>
 801048e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8010490:	697b      	ldr	r3, [r7, #20]
 8010492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010494:	68fa      	ldr	r2, [r7, #12]
 8010496:	429a      	cmp	r2, r3
 8010498:	d016      	beq.n	80104c8 <CDC_ProcessReception+0x9e>
 801049a:	697b      	ldr	r3, [r7, #20]
 801049c:	8b5b      	ldrh	r3, [r3, #26]
 801049e:	461a      	mov	r2, r3
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	4293      	cmp	r3, r2
 80104a4:	d110      	bne.n	80104c8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80104a6:	697b      	ldr	r3, [r7, #20]
 80104a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	1ad2      	subs	r2, r2, r3
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	6a1a      	ldr	r2, [r3, #32]
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	441a      	add	r2, r3
 80104ba:	697b      	ldr	r3, [r7, #20]
 80104bc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	2203      	movs	r2, #3
 80104c2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 80104c6:	e006      	b.n	80104d6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	2200      	movs	r2, #0
 80104cc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f000 f815 	bl	8010500 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80104d6:	2300      	movs	r3, #0
 80104d8:	2200      	movs	r2, #0
 80104da:	2104      	movs	r1, #4
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 fe4d 	bl	801117c <USBH_OS_PutMessage>
      break;
 80104e2:	bf00      	nop
  }
}
 80104e4:	bf00      	nop
 80104e6:	3718      	adds	r7, #24
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bd80      	pop	{r7, pc}

080104ec <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80104ec:	b480      	push	{r7}
 80104ee:	b083      	sub	sp, #12
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80104f4:	bf00      	nop
 80104f6:	370c      	adds	r7, #12
 80104f8:	46bd      	mov	sp, r7
 80104fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fe:	4770      	bx	lr

08010500 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8010500:	b480      	push	{r7}
 8010502:	b083      	sub	sp, #12
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8010508:	bf00      	nop
 801050a:	370c      	adds	r7, #12
 801050c:	46bd      	mov	sp, r7
 801050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010512:	4770      	bx	lr

08010514 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8010514:	b480      	push	{r7}
 8010516:	b083      	sub	sp, #12
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 801051c:	bf00      	nop
 801051e:	370c      	adds	r7, #12
 8010520:	46bd      	mov	sp, r7
 8010522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010526:	4770      	bx	lr

08010528 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8010528:	b5b0      	push	{r4, r5, r7, lr}
 801052a:	b090      	sub	sp, #64	@ 0x40
 801052c:	af00      	add	r7, sp, #0
 801052e:	60f8      	str	r0, [r7, #12]
 8010530:	60b9      	str	r1, [r7, #8]
 8010532:	4613      	mov	r3, r2
 8010534:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d101      	bne.n	8010540 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 801053c:	2302      	movs	r3, #2
 801053e:	e04d      	b.n	80105dc <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	79fa      	ldrb	r2, [r7, #7]
 8010544:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	2200      	movs	r2, #0
 801054c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	2200      	movs	r2, #0
 8010554:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8010558:	68f8      	ldr	r0, [r7, #12]
 801055a:	f000 f847 	bl	80105ec <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	2200      	movs	r2, #0
 8010562:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	2200      	movs	r2, #0
 801056a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	2200      	movs	r2, #0
 8010572:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	2200      	movs	r2, #0
 801057a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 801057e:	68bb      	ldr	r3, [r7, #8]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d003      	beq.n	801058c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	68ba      	ldr	r2, [r7, #8]
 8010588:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 801058c:	4b15      	ldr	r3, [pc, #84]	@ (80105e4 <USBH_Init+0xbc>)
 801058e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8010592:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010594:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8010598:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801059c:	2100      	movs	r1, #0
 801059e:	4618      	mov	r0, r3
 80105a0:	f001 feea 	bl	8012378 <osMessageCreate>
 80105a4:	4602      	mov	r2, r0
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 80105ac:	4b0e      	ldr	r3, [pc, #56]	@ (80105e8 <USBH_Init+0xc0>)
 80105ae:	f107 0414 	add.w	r4, r7, #20
 80105b2:	461d      	mov	r5, r3
 80105b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80105b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80105b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80105bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80105c0:	f107 0314 	add.w	r3, r7, #20
 80105c4:	68f9      	ldr	r1, [r7, #12]
 80105c6:	4618      	mov	r0, r3
 80105c8:	f001 fe76 	bl	80122b8 <osThreadCreate>
 80105cc:	4602      	mov	r2, r0
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80105d4:	68f8      	ldr	r0, [r7, #12]
 80105d6:	f004 fabf 	bl	8014b58 <USBH_LL_Init>

  return USBH_OK;
 80105da:	2300      	movs	r3, #0
}
 80105dc:	4618      	mov	r0, r3
 80105de:	3740      	adds	r7, #64	@ 0x40
 80105e0:	46bd      	mov	sp, r7
 80105e2:	bdb0      	pop	{r4, r5, r7, pc}
 80105e4:	08015228 	.word	0x08015228
 80105e8:	08015244 	.word	0x08015244

080105ec <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b084      	sub	sp, #16
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80105f4:	2300      	movs	r3, #0
 80105f6:	60fb      	str	r3, [r7, #12]
 80105f8:	e009      	b.n	801060e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80105fa:	687a      	ldr	r2, [r7, #4]
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	33e0      	adds	r3, #224	@ 0xe0
 8010600:	009b      	lsls	r3, r3, #2
 8010602:	4413      	add	r3, r2
 8010604:	2200      	movs	r2, #0
 8010606:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	3301      	adds	r3, #1
 801060c:	60fb      	str	r3, [r7, #12]
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	2b0f      	cmp	r3, #15
 8010612:	d9f2      	bls.n	80105fa <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8010614:	2300      	movs	r3, #0
 8010616:	60fb      	str	r3, [r7, #12]
 8010618:	e009      	b.n	801062e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 801061a:	687a      	ldr	r2, [r7, #4]
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	4413      	add	r3, r2
 8010620:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010624:	2200      	movs	r2, #0
 8010626:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	3301      	adds	r3, #1
 801062c:	60fb      	str	r3, [r7, #12]
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010634:	d3f1      	bcc.n	801061a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2200      	movs	r2, #0
 801063a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2200      	movs	r2, #0
 8010640:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	2201      	movs	r2, #1
 8010646:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2200      	movs	r2, #0
 801064c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2201      	movs	r2, #1
 8010654:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	2240      	movs	r2, #64	@ 0x40
 801065a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2200      	movs	r2, #0
 8010666:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	2201      	movs	r2, #1
 801066e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	2200      	movs	r2, #0
 8010676:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	2200      	movs	r2, #0
 801067e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	331c      	adds	r3, #28
 8010686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801068a:	2100      	movs	r1, #0
 801068c:	4618      	mov	r0, r3
 801068e:	f004 fd05 	bl	801509c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801069c:	2100      	movs	r1, #0
 801069e:	4618      	mov	r0, r3
 80106a0:	f004 fcfc 	bl	801509c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80106aa:	2212      	movs	r2, #18
 80106ac:	2100      	movs	r1, #0
 80106ae:	4618      	mov	r0, r3
 80106b0:	f004 fcf4 	bl	801509c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80106ba:	223e      	movs	r2, #62	@ 0x3e
 80106bc:	2100      	movs	r1, #0
 80106be:	4618      	mov	r0, r3
 80106c0:	f004 fcec 	bl	801509c <memset>

  return USBH_OK;
 80106c4:	2300      	movs	r3, #0
}
 80106c6:	4618      	mov	r0, r3
 80106c8:	3710      	adds	r7, #16
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}

080106ce <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80106ce:	b480      	push	{r7}
 80106d0:	b085      	sub	sp, #20
 80106d2:	af00      	add	r7, sp, #0
 80106d4:	6078      	str	r0, [r7, #4]
 80106d6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80106d8:	2300      	movs	r3, #0
 80106da:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d016      	beq.n	8010710 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d10e      	bne.n	801070a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80106f2:	1c59      	adds	r1, r3, #1
 80106f4:	687a      	ldr	r2, [r7, #4]
 80106f6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80106fa:	687a      	ldr	r2, [r7, #4]
 80106fc:	33de      	adds	r3, #222	@ 0xde
 80106fe:	6839      	ldr	r1, [r7, #0]
 8010700:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8010704:	2300      	movs	r3, #0
 8010706:	73fb      	strb	r3, [r7, #15]
 8010708:	e004      	b.n	8010714 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 801070a:	2302      	movs	r3, #2
 801070c:	73fb      	strb	r3, [r7, #15]
 801070e:	e001      	b.n	8010714 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8010710:	2302      	movs	r3, #2
 8010712:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010714:	7bfb      	ldrb	r3, [r7, #15]
}
 8010716:	4618      	mov	r0, r3
 8010718:	3714      	adds	r7, #20
 801071a:	46bd      	mov	sp, r7
 801071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010720:	4770      	bx	lr

08010722 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8010722:	b480      	push	{r7}
 8010724:	b085      	sub	sp, #20
 8010726:	af00      	add	r7, sp, #0
 8010728:	6078      	str	r0, [r7, #4]
 801072a:	460b      	mov	r3, r1
 801072c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801072e:	2300      	movs	r3, #0
 8010730:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8010738:	78fa      	ldrb	r2, [r7, #3]
 801073a:	429a      	cmp	r2, r3
 801073c:	d204      	bcs.n	8010748 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	78fa      	ldrb	r2, [r7, #3]
 8010742:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8010746:	e001      	b.n	801074c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8010748:	2302      	movs	r3, #2
 801074a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801074c:	7bfb      	ldrb	r3, [r7, #15]
}
 801074e:	4618      	mov	r0, r3
 8010750:	3714      	adds	r7, #20
 8010752:	46bd      	mov	sp, r7
 8010754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010758:	4770      	bx	lr

0801075a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 801075a:	b480      	push	{r7}
 801075c:	b087      	sub	sp, #28
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
 8010762:	4608      	mov	r0, r1
 8010764:	4611      	mov	r1, r2
 8010766:	461a      	mov	r2, r3
 8010768:	4603      	mov	r3, r0
 801076a:	70fb      	strb	r3, [r7, #3]
 801076c:	460b      	mov	r3, r1
 801076e:	70bb      	strb	r3, [r7, #2]
 8010770:	4613      	mov	r3, r2
 8010772:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8010774:	2300      	movs	r3, #0
 8010776:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010778:	2300      	movs	r3, #0
 801077a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010782:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8010784:	e025      	b.n	80107d2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8010786:	7dfb      	ldrb	r3, [r7, #23]
 8010788:	221a      	movs	r2, #26
 801078a:	fb02 f303 	mul.w	r3, r2, r3
 801078e:	3308      	adds	r3, #8
 8010790:	68fa      	ldr	r2, [r7, #12]
 8010792:	4413      	add	r3, r2
 8010794:	3302      	adds	r3, #2
 8010796:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8010798:	693b      	ldr	r3, [r7, #16]
 801079a:	795b      	ldrb	r3, [r3, #5]
 801079c:	78fa      	ldrb	r2, [r7, #3]
 801079e:	429a      	cmp	r2, r3
 80107a0:	d002      	beq.n	80107a8 <USBH_FindInterface+0x4e>
 80107a2:	78fb      	ldrb	r3, [r7, #3]
 80107a4:	2bff      	cmp	r3, #255	@ 0xff
 80107a6:	d111      	bne.n	80107cc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80107a8:	693b      	ldr	r3, [r7, #16]
 80107aa:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80107ac:	78ba      	ldrb	r2, [r7, #2]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d002      	beq.n	80107b8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80107b2:	78bb      	ldrb	r3, [r7, #2]
 80107b4:	2bff      	cmp	r3, #255	@ 0xff
 80107b6:	d109      	bne.n	80107cc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80107b8:	693b      	ldr	r3, [r7, #16]
 80107ba:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80107bc:	787a      	ldrb	r2, [r7, #1]
 80107be:	429a      	cmp	r2, r3
 80107c0:	d002      	beq.n	80107c8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80107c2:	787b      	ldrb	r3, [r7, #1]
 80107c4:	2bff      	cmp	r3, #255	@ 0xff
 80107c6:	d101      	bne.n	80107cc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80107c8:	7dfb      	ldrb	r3, [r7, #23]
 80107ca:	e006      	b.n	80107da <USBH_FindInterface+0x80>
    }
    if_ix++;
 80107cc:	7dfb      	ldrb	r3, [r7, #23]
 80107ce:	3301      	adds	r3, #1
 80107d0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80107d2:	7dfb      	ldrb	r3, [r7, #23]
 80107d4:	2b01      	cmp	r3, #1
 80107d6:	d9d6      	bls.n	8010786 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80107d8:	23ff      	movs	r3, #255	@ 0xff
}
 80107da:	4618      	mov	r0, r3
 80107dc:	371c      	adds	r7, #28
 80107de:	46bd      	mov	sp, r7
 80107e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e4:	4770      	bx	lr

080107e6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80107e6:	b580      	push	{r7, lr}
 80107e8:	b082      	sub	sp, #8
 80107ea:	af00      	add	r7, sp, #0
 80107ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80107ee:	6878      	ldr	r0, [r7, #4]
 80107f0:	f004 f9ee 	bl	8014bd0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80107f4:	2101      	movs	r1, #1
 80107f6:	6878      	ldr	r0, [r7, #4]
 80107f8:	f004 faf5 	bl	8014de6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80107fc:	2300      	movs	r3, #0
}
 80107fe:	4618      	mov	r0, r3
 8010800:	3708      	adds	r7, #8
 8010802:	46bd      	mov	sp, r7
 8010804:	bd80      	pop	{r7, pc}
	...

08010808 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b088      	sub	sp, #32
 801080c:	af04      	add	r7, sp, #16
 801080e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8010810:	2302      	movs	r3, #2
 8010812:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8010814:	2300      	movs	r3, #0
 8010816:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 801081e:	b2db      	uxtb	r3, r3
 8010820:	2b01      	cmp	r3, #1
 8010822:	d102      	bne.n	801082a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2203      	movs	r2, #3
 8010828:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	781b      	ldrb	r3, [r3, #0]
 801082e:	b2db      	uxtb	r3, r3
 8010830:	2b0b      	cmp	r3, #11
 8010832:	f200 81f5 	bhi.w	8010c20 <USBH_Process+0x418>
 8010836:	a201      	add	r2, pc, #4	@ (adr r2, 801083c <USBH_Process+0x34>)
 8010838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801083c:	0801086d 	.word	0x0801086d
 8010840:	080108ab 	.word	0x080108ab
 8010844:	08010921 	.word	0x08010921
 8010848:	08010baf 	.word	0x08010baf
 801084c:	08010c21 	.word	0x08010c21
 8010850:	080109cd 	.word	0x080109cd
 8010854:	08010b49 	.word	0x08010b49
 8010858:	08010a0f 	.word	0x08010a0f
 801085c:	08010a3b 	.word	0x08010a3b
 8010860:	08010a63 	.word	0x08010a63
 8010864:	08010ab1 	.word	0x08010ab1
 8010868:	08010b97 	.word	0x08010b97
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8010872:	b2db      	uxtb	r3, r3
 8010874:	2b00      	cmp	r3, #0
 8010876:	f000 81d5 	beq.w	8010c24 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2201      	movs	r2, #1
 801087e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8010880:	20c8      	movs	r0, #200	@ 0xc8
 8010882:	f004 fafa 	bl	8014e7a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f004 f9ff 	bl	8014c8a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2200      	movs	r2, #0
 8010890:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2200      	movs	r2, #0
 8010898:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801089c:	2300      	movs	r3, #0
 801089e:	2200      	movs	r2, #0
 80108a0:	2101      	movs	r1, #1
 80108a2:	6878      	ldr	r0, [r7, #4]
 80108a4:	f000 fc6a 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80108a8:	e1bc      	b.n	8010c24 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80108b0:	b2db      	uxtb	r3, r3
 80108b2:	2b01      	cmp	r3, #1
 80108b4:	d107      	bne.n	80108c6 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	2200      	movs	r2, #0
 80108ba:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	2202      	movs	r2, #2
 80108c2:	701a      	strb	r2, [r3, #0]
 80108c4:	e025      	b.n	8010912 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80108cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80108d0:	d914      	bls.n	80108fc <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80108d8:	3301      	adds	r3, #1
 80108da:	b2da      	uxtb	r2, r3
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80108e8:	2b03      	cmp	r3, #3
 80108ea:	d903      	bls.n	80108f4 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	220d      	movs	r2, #13
 80108f0:	701a      	strb	r2, [r3, #0]
 80108f2:	e00e      	b.n	8010912 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	2200      	movs	r2, #0
 80108f8:	701a      	strb	r2, [r3, #0]
 80108fa:	e00a      	b.n	8010912 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8010902:	f103 020a 	add.w	r2, r3, #10
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 801090c:	200a      	movs	r0, #10
 801090e:	f004 fab4 	bl	8014e7a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010912:	2300      	movs	r3, #0
 8010914:	2200      	movs	r2, #0
 8010916:	2101      	movs	r1, #1
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 fc2f 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801091e:	e188      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010926:	2b00      	cmp	r3, #0
 8010928:	d005      	beq.n	8010936 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010930:	2104      	movs	r1, #4
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8010936:	2064      	movs	r0, #100	@ 0x64
 8010938:	f004 fa9f 	bl	8014e7a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	f004 f97d 	bl	8014c3c <USBH_LL_GetSpeed>
 8010942:	4603      	mov	r3, r0
 8010944:	461a      	mov	r2, r3
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2205      	movs	r2, #5
 8010950:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8010952:	2100      	movs	r1, #0
 8010954:	6878      	ldr	r0, [r7, #4]
 8010956:	f001 fba4 	bl	80120a2 <USBH_AllocPipe>
 801095a:	4603      	mov	r3, r0
 801095c:	461a      	mov	r2, r3
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8010962:	2180      	movs	r1, #128	@ 0x80
 8010964:	6878      	ldr	r0, [r7, #4]
 8010966:	f001 fb9c 	bl	80120a2 <USBH_AllocPipe>
 801096a:	4603      	mov	r3, r0
 801096c:	461a      	mov	r2, r3
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	7919      	ldrb	r1, [r3, #4]
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8010982:	687a      	ldr	r2, [r7, #4]
 8010984:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8010986:	9202      	str	r2, [sp, #8]
 8010988:	2200      	movs	r2, #0
 801098a:	9201      	str	r2, [sp, #4]
 801098c:	9300      	str	r3, [sp, #0]
 801098e:	4603      	mov	r3, r0
 8010990:	2280      	movs	r2, #128	@ 0x80
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f001 fb56 	bl	8012044 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	7959      	ldrb	r1, [r3, #5]
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80109a8:	687a      	ldr	r2, [r7, #4]
 80109aa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80109ac:	9202      	str	r2, [sp, #8]
 80109ae:	2200      	movs	r2, #0
 80109b0:	9201      	str	r2, [sp, #4]
 80109b2:	9300      	str	r3, [sp, #0]
 80109b4:	4603      	mov	r3, r0
 80109b6:	2200      	movs	r2, #0
 80109b8:	6878      	ldr	r0, [r7, #4]
 80109ba:	f001 fb43 	bl	8012044 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80109be:	2300      	movs	r3, #0
 80109c0:	2200      	movs	r2, #0
 80109c2:	2101      	movs	r1, #1
 80109c4:	6878      	ldr	r0, [r7, #4]
 80109c6:	f000 fbd9 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80109ca:	e132      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80109cc:	6878      	ldr	r0, [r7, #4]
 80109ce:	f000 f935 	bl	8010c3c <USBH_HandleEnum>
 80109d2:	4603      	mov	r3, r0
 80109d4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80109d6:	7bbb      	ldrb	r3, [r7, #14]
 80109d8:	b2db      	uxtb	r3, r3
 80109da:	2b00      	cmp	r3, #0
 80109dc:	f040 8124 	bne.w	8010c28 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	2200      	movs	r2, #0
 80109e4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80109ee:	2b01      	cmp	r3, #1
 80109f0:	d103      	bne.n	80109fa <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	2208      	movs	r2, #8
 80109f6:	701a      	strb	r2, [r3, #0]
 80109f8:	e002      	b.n	8010a00 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	2207      	movs	r2, #7
 80109fe:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010a00:	2300      	movs	r3, #0
 8010a02:	2200      	movs	r2, #0
 8010a04:	2105      	movs	r1, #5
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f000 fbb8 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010a0c:	e10c      	b.n	8010c28 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	f000 8109 	beq.w	8010c2c <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010a20:	2101      	movs	r1, #1
 8010a22:	6878      	ldr	r0, [r7, #4]
 8010a24:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	2208      	movs	r2, #8
 8010a2a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	2200      	movs	r2, #0
 8010a30:	2105      	movs	r1, #5
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f000 fba2 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8010a38:	e0f8      	b.n	8010c2c <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8010a40:	4619      	mov	r1, r3
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f000 fcc8 	bl	80113d8 <USBH_SetCfg>
 8010a48:	4603      	mov	r3, r0
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d102      	bne.n	8010a54 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2209      	movs	r2, #9
 8010a52:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010a54:	2300      	movs	r3, #0
 8010a56:	2200      	movs	r2, #0
 8010a58:	2101      	movs	r1, #1
 8010a5a:	6878      	ldr	r0, [r7, #4]
 8010a5c:	f000 fb8e 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010a60:	e0e7      	b.n	8010c32 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8010a68:	f003 0320 	and.w	r3, r3, #32
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d015      	beq.n	8010a9c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8010a70:	2101      	movs	r1, #1
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f000 fcd3 	bl	801141e <USBH_SetFeature>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8010a7c:	7bbb      	ldrb	r3, [r7, #14]
 8010a7e:	b2db      	uxtb	r3, r3
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d103      	bne.n	8010a8c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	220a      	movs	r2, #10
 8010a88:	701a      	strb	r2, [r3, #0]
 8010a8a:	e00a      	b.n	8010aa2 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8010a8c:	7bbb      	ldrb	r3, [r7, #14]
 8010a8e:	b2db      	uxtb	r3, r3
 8010a90:	2b03      	cmp	r3, #3
 8010a92:	d106      	bne.n	8010aa2 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	220a      	movs	r2, #10
 8010a98:	701a      	strb	r2, [r3, #0]
 8010a9a:	e002      	b.n	8010aa2 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	220a      	movs	r2, #10
 8010aa0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	2101      	movs	r1, #1
 8010aa8:	6878      	ldr	r0, [r7, #4]
 8010aaa:	f000 fb67 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010aae:	e0c0      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d03f      	beq.n	8010b3a <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	2200      	movs	r2, #0
 8010abe:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	73fb      	strb	r3, [r7, #15]
 8010ac6:	e016      	b.n	8010af6 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8010ac8:	7bfa      	ldrb	r2, [r7, #15]
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	32de      	adds	r2, #222	@ 0xde
 8010ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ad2:	791a      	ldrb	r2, [r3, #4]
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8010ada:	429a      	cmp	r2, r3
 8010adc:	d108      	bne.n	8010af0 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8010ade:	7bfa      	ldrb	r2, [r7, #15]
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	32de      	adds	r2, #222	@ 0xde
 8010ae4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8010aee:	e005      	b.n	8010afc <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010af0:	7bfb      	ldrb	r3, [r7, #15]
 8010af2:	3301      	adds	r3, #1
 8010af4:	73fb      	strb	r3, [r7, #15]
 8010af6:	7bfb      	ldrb	r3, [r7, #15]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d0e5      	beq.n	8010ac8 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d016      	beq.n	8010b34 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010b0c:	689b      	ldr	r3, [r3, #8]
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	4798      	blx	r3
 8010b12:	4603      	mov	r3, r0
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d109      	bne.n	8010b2c <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2206      	movs	r2, #6
 8010b1c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010b24:	2103      	movs	r1, #3
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	4798      	blx	r3
 8010b2a:	e006      	b.n	8010b3a <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	220d      	movs	r2, #13
 8010b30:	701a      	strb	r2, [r3, #0]
 8010b32:	e002      	b.n	8010b3a <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	220d      	movs	r2, #13
 8010b38:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	2105      	movs	r1, #5
 8010b40:	6878      	ldr	r0, [r7, #4]
 8010b42:	f000 fb1b 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010b46:	e074      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d017      	beq.n	8010b82 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010b58:	691b      	ldr	r3, [r3, #16]
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	4798      	blx	r3
 8010b5e:	4603      	mov	r3, r0
 8010b60:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8010b62:	7bbb      	ldrb	r3, [r7, #14]
 8010b64:	b2db      	uxtb	r3, r3
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d103      	bne.n	8010b72 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	220b      	movs	r2, #11
 8010b6e:	701a      	strb	r2, [r3, #0]
 8010b70:	e00a      	b.n	8010b88 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8010b72:	7bbb      	ldrb	r3, [r7, #14]
 8010b74:	b2db      	uxtb	r3, r3
 8010b76:	2b02      	cmp	r3, #2
 8010b78:	d106      	bne.n	8010b88 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	220d      	movs	r2, #13
 8010b7e:	701a      	strb	r2, [r3, #0]
 8010b80:	e002      	b.n	8010b88 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	220d      	movs	r2, #13
 8010b86:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010b88:	2300      	movs	r3, #0
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	2105      	movs	r1, #5
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f000 faf4 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010b94:	e04d      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d047      	beq.n	8010c30 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010ba6:	695b      	ldr	r3, [r3, #20]
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	4798      	blx	r3
      }
      break;
 8010bac:	e040      	b.n	8010c30 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f7ff fd18 	bl	80105ec <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d009      	beq.n	8010bda <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010bcc:	68db      	ldr	r3, [r3, #12]
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d005      	beq.n	8010bf0 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010bea:	2105      	movs	r1, #5
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8010bf6:	b2db      	uxtb	r3, r3
 8010bf8:	2b01      	cmp	r3, #1
 8010bfa:	d107      	bne.n	8010c0c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	2200      	movs	r2, #0
 8010c00:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8010c04:	6878      	ldr	r0, [r7, #4]
 8010c06:	f7ff fdee 	bl	80107e6 <USBH_Start>
 8010c0a:	e002      	b.n	8010c12 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8010c0c:	6878      	ldr	r0, [r7, #4]
 8010c0e:	f003 ffdf 	bl	8014bd0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010c12:	2300      	movs	r3, #0
 8010c14:	2200      	movs	r2, #0
 8010c16:	2101      	movs	r1, #1
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f000 faaf 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010c1e:	e008      	b.n	8010c32 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8010c20:	bf00      	nop
 8010c22:	e006      	b.n	8010c32 <USBH_Process+0x42a>
      break;
 8010c24:	bf00      	nop
 8010c26:	e004      	b.n	8010c32 <USBH_Process+0x42a>
      break;
 8010c28:	bf00      	nop
 8010c2a:	e002      	b.n	8010c32 <USBH_Process+0x42a>
    break;
 8010c2c:	bf00      	nop
 8010c2e:	e000      	b.n	8010c32 <USBH_Process+0x42a>
      break;
 8010c30:	bf00      	nop
  }
  return USBH_OK;
 8010c32:	2300      	movs	r3, #0
}
 8010c34:	4618      	mov	r0, r3
 8010c36:	3710      	adds	r7, #16
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	bd80      	pop	{r7, pc}

08010c3c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b088      	sub	sp, #32
 8010c40:	af04      	add	r7, sp, #16
 8010c42:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8010c44:	2301      	movs	r3, #1
 8010c46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8010c48:	2301      	movs	r3, #1
 8010c4a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	785b      	ldrb	r3, [r3, #1]
 8010c50:	2b07      	cmp	r3, #7
 8010c52:	f200 81db 	bhi.w	801100c <USBH_HandleEnum+0x3d0>
 8010c56:	a201      	add	r2, pc, #4	@ (adr r2, 8010c5c <USBH_HandleEnum+0x20>)
 8010c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c5c:	08010c7d 	.word	0x08010c7d
 8010c60:	08010d37 	.word	0x08010d37
 8010c64:	08010da1 	.word	0x08010da1
 8010c68:	08010e2b 	.word	0x08010e2b
 8010c6c:	08010e95 	.word	0x08010e95
 8010c70:	08010f05 	.word	0x08010f05
 8010c74:	08010f6f 	.word	0x08010f6f
 8010c78:	08010fcd 	.word	0x08010fcd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8010c7c:	2108      	movs	r1, #8
 8010c7e:	6878      	ldr	r0, [r7, #4]
 8010c80:	f000 fac7 	bl	8011212 <USBH_Get_DevDesc>
 8010c84:	4603      	mov	r3, r0
 8010c86:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010c88:	7bbb      	ldrb	r3, [r7, #14]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d12e      	bne.n	8010cec <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	7919      	ldrb	r1, [r3, #4]
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010cae:	687a      	ldr	r2, [r7, #4]
 8010cb0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010cb2:	9202      	str	r2, [sp, #8]
 8010cb4:	2200      	movs	r2, #0
 8010cb6:	9201      	str	r2, [sp, #4]
 8010cb8:	9300      	str	r3, [sp, #0]
 8010cba:	4603      	mov	r3, r0
 8010cbc:	2280      	movs	r2, #128	@ 0x80
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f001 f9c0 	bl	8012044 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	7959      	ldrb	r1, [r3, #5]
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010cd8:	9202      	str	r2, [sp, #8]
 8010cda:	2200      	movs	r2, #0
 8010cdc:	9201      	str	r2, [sp, #4]
 8010cde:	9300      	str	r3, [sp, #0]
 8010ce0:	4603      	mov	r3, r0
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	6878      	ldr	r0, [r7, #4]
 8010ce6:	f001 f9ad 	bl	8012044 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8010cea:	e191      	b.n	8011010 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010cec:	7bbb      	ldrb	r3, [r7, #14]
 8010cee:	2b03      	cmp	r3, #3
 8010cf0:	f040 818e 	bne.w	8011010 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010cfa:	3301      	adds	r3, #1
 8010cfc:	b2da      	uxtb	r2, r3
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010d0a:	2b03      	cmp	r3, #3
 8010d0c:	d903      	bls.n	8010d16 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	220d      	movs	r2, #13
 8010d12:	701a      	strb	r2, [r3, #0]
      break;
 8010d14:	e17c      	b.n	8011010 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	795b      	ldrb	r3, [r3, #5]
 8010d1a:	4619      	mov	r1, r3
 8010d1c:	6878      	ldr	r0, [r7, #4]
 8010d1e:	f001 f9e1 	bl	80120e4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	791b      	ldrb	r3, [r3, #4]
 8010d26:	4619      	mov	r1, r3
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f001 f9db 	bl	80120e4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	2200      	movs	r2, #0
 8010d32:	701a      	strb	r2, [r3, #0]
      break;
 8010d34:	e16c      	b.n	8011010 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8010d36:	2112      	movs	r1, #18
 8010d38:	6878      	ldr	r0, [r7, #4]
 8010d3a:	f000 fa6a 	bl	8011212 <USBH_Get_DevDesc>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010d42:	7bbb      	ldrb	r3, [r7, #14]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d103      	bne.n	8010d50 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2202      	movs	r2, #2
 8010d4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010d4e:	e161      	b.n	8011014 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010d50:	7bbb      	ldrb	r3, [r7, #14]
 8010d52:	2b03      	cmp	r3, #3
 8010d54:	f040 815e 	bne.w	8011014 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010d5e:	3301      	adds	r3, #1
 8010d60:	b2da      	uxtb	r2, r3
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010d6e:	2b03      	cmp	r3, #3
 8010d70:	d903      	bls.n	8010d7a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	220d      	movs	r2, #13
 8010d76:	701a      	strb	r2, [r3, #0]
      break;
 8010d78:	e14c      	b.n	8011014 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	795b      	ldrb	r3, [r3, #5]
 8010d7e:	4619      	mov	r1, r3
 8010d80:	6878      	ldr	r0, [r7, #4]
 8010d82:	f001 f9af 	bl	80120e4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	791b      	ldrb	r3, [r3, #4]
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f001 f9a9 	bl	80120e4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	2200      	movs	r2, #0
 8010d96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	701a      	strb	r2, [r3, #0]
      break;
 8010d9e:	e139      	b.n	8011014 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8010da0:	2101      	movs	r1, #1
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f000 faf4 	bl	8011390 <USBH_SetAddress>
 8010da8:	4603      	mov	r3, r0
 8010daa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010dac:	7bbb      	ldrb	r3, [r7, #14]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d130      	bne.n	8010e14 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8010db2:	2002      	movs	r0, #2
 8010db4:	f004 f861 	bl	8014e7a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	2201      	movs	r2, #1
 8010dbc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2203      	movs	r2, #3
 8010dc4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	7919      	ldrb	r1, [r3, #4]
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010dda:	9202      	str	r2, [sp, #8]
 8010ddc:	2200      	movs	r2, #0
 8010dde:	9201      	str	r2, [sp, #4]
 8010de0:	9300      	str	r3, [sp, #0]
 8010de2:	4603      	mov	r3, r0
 8010de4:	2280      	movs	r2, #128	@ 0x80
 8010de6:	6878      	ldr	r0, [r7, #4]
 8010de8:	f001 f92c 	bl	8012044 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	7959      	ldrb	r1, [r3, #5]
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010dfc:	687a      	ldr	r2, [r7, #4]
 8010dfe:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010e00:	9202      	str	r2, [sp, #8]
 8010e02:	2200      	movs	r2, #0
 8010e04:	9201      	str	r2, [sp, #4]
 8010e06:	9300      	str	r3, [sp, #0]
 8010e08:	4603      	mov	r3, r0
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f001 f919 	bl	8012044 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8010e12:	e101      	b.n	8011018 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010e14:	7bbb      	ldrb	r3, [r7, #14]
 8010e16:	2b03      	cmp	r3, #3
 8010e18:	f040 80fe 	bne.w	8011018 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	220d      	movs	r2, #13
 8010e20:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	2200      	movs	r2, #0
 8010e26:	705a      	strb	r2, [r3, #1]
      break;
 8010e28:	e0f6      	b.n	8011018 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8010e2a:	2109      	movs	r1, #9
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f000 fa1c 	bl	801126a <USBH_Get_CfgDesc>
 8010e32:	4603      	mov	r3, r0
 8010e34:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010e36:	7bbb      	ldrb	r3, [r7, #14]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d103      	bne.n	8010e44 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2204      	movs	r2, #4
 8010e40:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010e42:	e0eb      	b.n	801101c <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010e44:	7bbb      	ldrb	r3, [r7, #14]
 8010e46:	2b03      	cmp	r3, #3
 8010e48:	f040 80e8 	bne.w	801101c <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010e52:	3301      	adds	r3, #1
 8010e54:	b2da      	uxtb	r2, r3
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010e62:	2b03      	cmp	r3, #3
 8010e64:	d903      	bls.n	8010e6e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	220d      	movs	r2, #13
 8010e6a:	701a      	strb	r2, [r3, #0]
      break;
 8010e6c:	e0d6      	b.n	801101c <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	795b      	ldrb	r3, [r3, #5]
 8010e72:	4619      	mov	r1, r3
 8010e74:	6878      	ldr	r0, [r7, #4]
 8010e76:	f001 f935 	bl	80120e4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	791b      	ldrb	r3, [r3, #4]
 8010e7e:	4619      	mov	r1, r3
 8010e80:	6878      	ldr	r0, [r7, #4]
 8010e82:	f001 f92f 	bl	80120e4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2200      	movs	r2, #0
 8010e8a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2200      	movs	r2, #0
 8010e90:	701a      	strb	r2, [r3, #0]
      break;
 8010e92:	e0c3      	b.n	801101c <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8010e9a:	4619      	mov	r1, r3
 8010e9c:	6878      	ldr	r0, [r7, #4]
 8010e9e:	f000 f9e4 	bl	801126a <USBH_Get_CfgDesc>
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010ea6:	7bbb      	ldrb	r3, [r7, #14]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d103      	bne.n	8010eb4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	2205      	movs	r2, #5
 8010eb0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010eb2:	e0b5      	b.n	8011020 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010eb4:	7bbb      	ldrb	r3, [r7, #14]
 8010eb6:	2b03      	cmp	r3, #3
 8010eb8:	f040 80b2 	bne.w	8011020 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	b2da      	uxtb	r2, r3
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010ed2:	2b03      	cmp	r3, #3
 8010ed4:	d903      	bls.n	8010ede <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	220d      	movs	r2, #13
 8010eda:	701a      	strb	r2, [r3, #0]
      break;
 8010edc:	e0a0      	b.n	8011020 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	795b      	ldrb	r3, [r3, #5]
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f001 f8fd 	bl	80120e4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	791b      	ldrb	r3, [r3, #4]
 8010eee:	4619      	mov	r1, r3
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f001 f8f7 	bl	80120e4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	2200      	movs	r2, #0
 8010efa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	2200      	movs	r2, #0
 8010f00:	701a      	strb	r2, [r3, #0]
      break;
 8010f02:	e08d      	b.n	8011020 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d025      	beq.n	8010f5a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8010f1a:	23ff      	movs	r3, #255	@ 0xff
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f000 f9ce 	bl	80112be <USBH_Get_StringDesc>
 8010f22:	4603      	mov	r3, r0
 8010f24:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010f26:	7bbb      	ldrb	r3, [r7, #14]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d109      	bne.n	8010f40 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	2206      	movs	r2, #6
 8010f30:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010f32:	2300      	movs	r3, #0
 8010f34:	2200      	movs	r2, #0
 8010f36:	2105      	movs	r1, #5
 8010f38:	6878      	ldr	r0, [r7, #4]
 8010f3a:	f000 f91f 	bl	801117c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010f3e:	e071      	b.n	8011024 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010f40:	7bbb      	ldrb	r3, [r7, #14]
 8010f42:	2b03      	cmp	r3, #3
 8010f44:	d16e      	bne.n	8011024 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	2206      	movs	r2, #6
 8010f4a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	2200      	movs	r2, #0
 8010f50:	2105      	movs	r1, #5
 8010f52:	6878      	ldr	r0, [r7, #4]
 8010f54:	f000 f912 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010f58:	e064      	b.n	8011024 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	2206      	movs	r2, #6
 8010f5e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010f60:	2300      	movs	r3, #0
 8010f62:	2200      	movs	r2, #0
 8010f64:	2105      	movs	r1, #5
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	f000 f908 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010f6c:	e05a      	b.n	8011024 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d01f      	beq.n	8010fb8 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010f84:	23ff      	movs	r3, #255	@ 0xff
 8010f86:	6878      	ldr	r0, [r7, #4]
 8010f88:	f000 f999 	bl	80112be <USBH_Get_StringDesc>
 8010f8c:	4603      	mov	r3, r0
 8010f8e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010f90:	7bbb      	ldrb	r3, [r7, #14]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d103      	bne.n	8010f9e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	2207      	movs	r2, #7
 8010f9a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010f9c:	e044      	b.n	8011028 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010f9e:	7bbb      	ldrb	r3, [r7, #14]
 8010fa0:	2b03      	cmp	r3, #3
 8010fa2:	d141      	bne.n	8011028 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	2207      	movs	r2, #7
 8010fa8:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010faa:	2300      	movs	r3, #0
 8010fac:	2200      	movs	r2, #0
 8010fae:	2105      	movs	r1, #5
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f000 f8e3 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010fb6:	e037      	b.n	8011028 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	2207      	movs	r2, #7
 8010fbc:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	2105      	movs	r1, #5
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f000 f8d9 	bl	801117c <USBH_OS_PutMessage>
      break;
 8010fca:	e02d      	b.n	8011028 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d017      	beq.n	8011006 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8010fe2:	23ff      	movs	r3, #255	@ 0xff
 8010fe4:	6878      	ldr	r0, [r7, #4]
 8010fe6:	f000 f96a 	bl	80112be <USBH_Get_StringDesc>
 8010fea:	4603      	mov	r3, r0
 8010fec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010fee:	7bbb      	ldrb	r3, [r7, #14]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d102      	bne.n	8010ffa <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8010ff8:	e018      	b.n	801102c <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010ffa:	7bbb      	ldrb	r3, [r7, #14]
 8010ffc:	2b03      	cmp	r3, #3
 8010ffe:	d115      	bne.n	801102c <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8011000:	2300      	movs	r3, #0
 8011002:	73fb      	strb	r3, [r7, #15]
      break;
 8011004:	e012      	b.n	801102c <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8011006:	2300      	movs	r3, #0
 8011008:	73fb      	strb	r3, [r7, #15]
      break;
 801100a:	e00f      	b.n	801102c <USBH_HandleEnum+0x3f0>

    default:
      break;
 801100c:	bf00      	nop
 801100e:	e00e      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011010:	bf00      	nop
 8011012:	e00c      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011014:	bf00      	nop
 8011016:	e00a      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011018:	bf00      	nop
 801101a:	e008      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 801101c:	bf00      	nop
 801101e:	e006      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011020:	bf00      	nop
 8011022:	e004      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011024:	bf00      	nop
 8011026:	e002      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 8011028:	bf00      	nop
 801102a:	e000      	b.n	801102e <USBH_HandleEnum+0x3f2>
      break;
 801102c:	bf00      	nop
  }
  return Status;
 801102e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011030:	4618      	mov	r0, r3
 8011032:	3710      	adds	r7, #16
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}

08011038 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8011038:	b480      	push	{r7}
 801103a:	b083      	sub	sp, #12
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
 8011040:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	683a      	ldr	r2, [r7, #0]
 8011046:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 801104a:	bf00      	nop
 801104c:	370c      	adds	r7, #12
 801104e:	46bd      	mov	sp, r7
 8011050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011054:	4770      	bx	lr

08011056 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8011056:	b580      	push	{r7, lr}
 8011058:	b082      	sub	sp, #8
 801105a:	af00      	add	r7, sp, #0
 801105c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011064:	1c5a      	adds	r2, r3, #1
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f000 f804 	bl	801107a <USBH_HandleSof>
}
 8011072:	bf00      	nop
 8011074:	3708      	adds	r7, #8
 8011076:	46bd      	mov	sp, r7
 8011078:	bd80      	pop	{r7, pc}

0801107a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801107a:	b580      	push	{r7, lr}
 801107c:	b082      	sub	sp, #8
 801107e:	af00      	add	r7, sp, #0
 8011080:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	781b      	ldrb	r3, [r3, #0]
 8011086:	b2db      	uxtb	r3, r3
 8011088:	2b0b      	cmp	r3, #11
 801108a:	d10a      	bne.n	80110a2 <USBH_HandleSof+0x28>
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8011092:	2b00      	cmp	r3, #0
 8011094:	d005      	beq.n	80110a2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801109c:	699b      	ldr	r3, [r3, #24]
 801109e:	6878      	ldr	r0, [r7, #4]
 80110a0:	4798      	blx	r3
  }
}
 80110a2:	bf00      	nop
 80110a4:	3708      	adds	r7, #8
 80110a6:	46bd      	mov	sp, r7
 80110a8:	bd80      	pop	{r7, pc}

080110aa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80110aa:	b580      	push	{r7, lr}
 80110ac:	b082      	sub	sp, #8
 80110ae:	af00      	add	r7, sp, #0
 80110b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	2201      	movs	r2, #1
 80110b6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80110ba:	2300      	movs	r3, #0
 80110bc:	2200      	movs	r2, #0
 80110be:	2101      	movs	r1, #1
 80110c0:	6878      	ldr	r0, [r7, #4]
 80110c2:	f000 f85b 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80110c6:	bf00      	nop
}
 80110c8:	3708      	adds	r7, #8
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd80      	pop	{r7, pc}

080110ce <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80110ce:	b480      	push	{r7}
 80110d0:	b083      	sub	sp, #12
 80110d2:	af00      	add	r7, sp, #0
 80110d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	2200      	movs	r2, #0
 80110da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2201      	movs	r2, #1
 80110e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80110e6:	bf00      	nop
}
 80110e8:	370c      	adds	r7, #12
 80110ea:	46bd      	mov	sp, r7
 80110ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f0:	4770      	bx	lr

080110f2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80110f2:	b580      	push	{r7, lr}
 80110f4:	b082      	sub	sp, #8
 80110f6:	af00      	add	r7, sp, #0
 80110f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	2201      	movs	r2, #1
 80110fe:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2200      	movs	r2, #0
 8011106:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2200      	movs	r2, #0
 801110e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011112:	2300      	movs	r3, #0
 8011114:	2200      	movs	r2, #0
 8011116:	2101      	movs	r1, #1
 8011118:	6878      	ldr	r0, [r7, #4]
 801111a:	f000 f82f 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801111e:	2300      	movs	r3, #0
}
 8011120:	4618      	mov	r0, r3
 8011122:	3708      	adds	r7, #8
 8011124:	46bd      	mov	sp, r7
 8011126:	bd80      	pop	{r7, pc}

08011128 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8011128:	b580      	push	{r7, lr}
 801112a:	b082      	sub	sp, #8
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2201      	movs	r2, #1
 8011134:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2200      	movs	r2, #0
 801113c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	2200      	movs	r2, #0
 8011144:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8011148:	6878      	ldr	r0, [r7, #4]
 801114a:	f003 fd5c 	bl	8014c06 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	791b      	ldrb	r3, [r3, #4]
 8011152:	4619      	mov	r1, r3
 8011154:	6878      	ldr	r0, [r7, #4]
 8011156:	f000 ffc5 	bl	80120e4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	795b      	ldrb	r3, [r3, #5]
 801115e:	4619      	mov	r1, r3
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f000 ffbf 	bl	80120e4 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011166:	2300      	movs	r3, #0
 8011168:	2200      	movs	r2, #0
 801116a:	2101      	movs	r1, #1
 801116c:	6878      	ldr	r0, [r7, #4]
 801116e:	f000 f805 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8011172:	2300      	movs	r3, #0
}
 8011174:	4618      	mov	r0, r3
 8011176:	3708      	adds	r7, #8
 8011178:	46bd      	mov	sp, r7
 801117a:	bd80      	pop	{r7, pc}

0801117c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 801117c:	b580      	push	{r7, lr}
 801117e:	b086      	sub	sp, #24
 8011180:	af00      	add	r7, sp, #0
 8011182:	60f8      	str	r0, [r7, #12]
 8011184:	607a      	str	r2, [r7, #4]
 8011186:	603b      	str	r3, [r7, #0]
 8011188:	460b      	mov	r3, r1
 801118a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 801118c:	7afa      	ldrb	r2, [r7, #11]
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 801119a:	4618      	mov	r0, r3
 801119c:	f001 f9c8 	bl	8012530 <osMessageWaiting>
 80111a0:	4603      	mov	r3, r0
 80111a2:	f1c3 0310 	rsb	r3, r3, #16
 80111a6:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 80111a8:	697b      	ldr	r3, [r7, #20]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d009      	beq.n	80111c2 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80111ba:	687a      	ldr	r2, [r7, #4]
 80111bc:	4619      	mov	r1, r3
 80111be:	f001 f903 	bl	80123c8 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80111c2:	bf00      	nop
 80111c4:	3718      	adds	r7, #24
 80111c6:	46bd      	mov	sp, r7
 80111c8:	bd80      	pop	{r7, pc}

080111ca <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 80111ca:	b580      	push	{r7, lr}
 80111cc:	b086      	sub	sp, #24
 80111ce:	af00      	add	r7, sp, #0
 80111d0:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 80111d8:	f107 030c 	add.w	r3, r7, #12
 80111dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80111e0:	4618      	mov	r0, r3
 80111e2:	f001 f931 	bl	8012448 <osMessageGet>
    if (event.status == osEventMessage)
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	2b10      	cmp	r3, #16
 80111ea:	d1f2      	bne.n	80111d2 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80111ec:	6878      	ldr	r0, [r7, #4]
 80111ee:	f7ff fb0b 	bl	8010808 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80111f2:	e7ee      	b.n	80111d2 <USBH_Process_OS+0x8>

080111f4 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b082      	sub	sp, #8
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80111fc:	2300      	movs	r3, #0
 80111fe:	2200      	movs	r2, #0
 8011200:	2101      	movs	r1, #1
 8011202:	6878      	ldr	r0, [r7, #4]
 8011204:	f7ff ffba 	bl	801117c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8011208:	2300      	movs	r3, #0
}
 801120a:	4618      	mov	r0, r3
 801120c:	3708      	adds	r7, #8
 801120e:	46bd      	mov	sp, r7
 8011210:	bd80      	pop	{r7, pc}

08011212 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8011212:	b580      	push	{r7, lr}
 8011214:	b086      	sub	sp, #24
 8011216:	af02      	add	r7, sp, #8
 8011218:	6078      	str	r0, [r7, #4]
 801121a:	460b      	mov	r3, r1
 801121c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 801121e:	887b      	ldrh	r3, [r7, #2]
 8011220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011224:	d901      	bls.n	801122a <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8011226:	2303      	movs	r3, #3
 8011228:	e01b      	b.n	8011262 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8011230:	887b      	ldrh	r3, [r7, #2]
 8011232:	9300      	str	r3, [sp, #0]
 8011234:	4613      	mov	r3, r2
 8011236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801123a:	2100      	movs	r1, #0
 801123c:	6878      	ldr	r0, [r7, #4]
 801123e:	f000 f872 	bl	8011326 <USBH_GetDescriptor>
 8011242:	4603      	mov	r3, r0
 8011244:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8011246:	7bfb      	ldrb	r3, [r7, #15]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d109      	bne.n	8011260 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8011252:	887a      	ldrh	r2, [r7, #2]
 8011254:	4619      	mov	r1, r3
 8011256:	6878      	ldr	r0, [r7, #4]
 8011258:	f000 f92a 	bl	80114b0 <USBH_ParseDevDesc>
 801125c:	4603      	mov	r3, r0
 801125e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011260:	7bfb      	ldrb	r3, [r7, #15]
}
 8011262:	4618      	mov	r0, r3
 8011264:	3710      	adds	r7, #16
 8011266:	46bd      	mov	sp, r7
 8011268:	bd80      	pop	{r7, pc}

0801126a <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801126a:	b580      	push	{r7, lr}
 801126c:	b086      	sub	sp, #24
 801126e:	af02      	add	r7, sp, #8
 8011270:	6078      	str	r0, [r7, #4]
 8011272:	460b      	mov	r3, r1
 8011274:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	331c      	adds	r3, #28
 801127a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 801127c:	887b      	ldrh	r3, [r7, #2]
 801127e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011282:	d901      	bls.n	8011288 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8011284:	2303      	movs	r3, #3
 8011286:	e016      	b.n	80112b6 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8011288:	887b      	ldrh	r3, [r7, #2]
 801128a:	9300      	str	r3, [sp, #0]
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011292:	2100      	movs	r1, #0
 8011294:	6878      	ldr	r0, [r7, #4]
 8011296:	f000 f846 	bl	8011326 <USBH_GetDescriptor>
 801129a:	4603      	mov	r3, r0
 801129c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 801129e:	7bfb      	ldrb	r3, [r7, #15]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d107      	bne.n	80112b4 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80112a4:	887b      	ldrh	r3, [r7, #2]
 80112a6:	461a      	mov	r2, r3
 80112a8:	68b9      	ldr	r1, [r7, #8]
 80112aa:	6878      	ldr	r0, [r7, #4]
 80112ac:	f000 f9b0 	bl	8011610 <USBH_ParseCfgDesc>
 80112b0:	4603      	mov	r3, r0
 80112b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80112b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	3710      	adds	r7, #16
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}

080112be <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80112be:	b580      	push	{r7, lr}
 80112c0:	b088      	sub	sp, #32
 80112c2:	af02      	add	r7, sp, #8
 80112c4:	60f8      	str	r0, [r7, #12]
 80112c6:	607a      	str	r2, [r7, #4]
 80112c8:	461a      	mov	r2, r3
 80112ca:	460b      	mov	r3, r1
 80112cc:	72fb      	strb	r3, [r7, #11]
 80112ce:	4613      	mov	r3, r2
 80112d0:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80112d2:	893b      	ldrh	r3, [r7, #8]
 80112d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112d8:	d802      	bhi.n	80112e0 <USBH_Get_StringDesc+0x22>
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d101      	bne.n	80112e4 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80112e0:	2303      	movs	r3, #3
 80112e2:	e01c      	b.n	801131e <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80112e4:	7afb      	ldrb	r3, [r7, #11]
 80112e6:	b29b      	uxth	r3, r3
 80112e8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80112ec:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80112f4:	893b      	ldrh	r3, [r7, #8]
 80112f6:	9300      	str	r3, [sp, #0]
 80112f8:	460b      	mov	r3, r1
 80112fa:	2100      	movs	r1, #0
 80112fc:	68f8      	ldr	r0, [r7, #12]
 80112fe:	f000 f812 	bl	8011326 <USBH_GetDescriptor>
 8011302:	4603      	mov	r3, r0
 8011304:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8011306:	7dfb      	ldrb	r3, [r7, #23]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d107      	bne.n	801131c <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8011312:	893a      	ldrh	r2, [r7, #8]
 8011314:	6879      	ldr	r1, [r7, #4]
 8011316:	4618      	mov	r0, r3
 8011318:	f000 fb8d 	bl	8011a36 <USBH_ParseStringDesc>
  }

  return status;
 801131c:	7dfb      	ldrb	r3, [r7, #23]
}
 801131e:	4618      	mov	r0, r3
 8011320:	3718      	adds	r7, #24
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}

08011326 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8011326:	b580      	push	{r7, lr}
 8011328:	b084      	sub	sp, #16
 801132a:	af00      	add	r7, sp, #0
 801132c:	60f8      	str	r0, [r7, #12]
 801132e:	607b      	str	r3, [r7, #4]
 8011330:	460b      	mov	r3, r1
 8011332:	72fb      	strb	r3, [r7, #11]
 8011334:	4613      	mov	r3, r2
 8011336:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	789b      	ldrb	r3, [r3, #2]
 801133c:	2b01      	cmp	r3, #1
 801133e:	d11c      	bne.n	801137a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8011340:	7afb      	ldrb	r3, [r7, #11]
 8011342:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011346:	b2da      	uxtb	r2, r3
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	2206      	movs	r2, #6
 8011350:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	893a      	ldrh	r2, [r7, #8]
 8011356:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8011358:	893b      	ldrh	r3, [r7, #8]
 801135a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801135e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011362:	d104      	bne.n	801136e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	f240 4209 	movw	r2, #1033	@ 0x409
 801136a:	829a      	strh	r2, [r3, #20]
 801136c:	e002      	b.n	8011374 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	2200      	movs	r2, #0
 8011372:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	8b3a      	ldrh	r2, [r7, #24]
 8011378:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 801137a:	8b3b      	ldrh	r3, [r7, #24]
 801137c:	461a      	mov	r2, r3
 801137e:	6879      	ldr	r1, [r7, #4]
 8011380:	68f8      	ldr	r0, [r7, #12]
 8011382:	f000 fba5 	bl	8011ad0 <USBH_CtlReq>
 8011386:	4603      	mov	r3, r0
}
 8011388:	4618      	mov	r0, r3
 801138a:	3710      	adds	r7, #16
 801138c:	46bd      	mov	sp, r7
 801138e:	bd80      	pop	{r7, pc}

08011390 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b082      	sub	sp, #8
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
 8011398:	460b      	mov	r3, r1
 801139a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	789b      	ldrb	r3, [r3, #2]
 80113a0:	2b01      	cmp	r3, #1
 80113a2:	d10f      	bne.n	80113c4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	2200      	movs	r2, #0
 80113a8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	2205      	movs	r2, #5
 80113ae:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80113b0:	78fb      	ldrb	r3, [r7, #3]
 80113b2:	b29a      	uxth	r2, r3
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2200      	movs	r2, #0
 80113bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	2200      	movs	r2, #0
 80113c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80113c4:	2200      	movs	r2, #0
 80113c6:	2100      	movs	r1, #0
 80113c8:	6878      	ldr	r0, [r7, #4]
 80113ca:	f000 fb81 	bl	8011ad0 <USBH_CtlReq>
 80113ce:	4603      	mov	r3, r0
}
 80113d0:	4618      	mov	r0, r3
 80113d2:	3708      	adds	r7, #8
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd80      	pop	{r7, pc}

080113d8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
 80113e0:	460b      	mov	r3, r1
 80113e2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	789b      	ldrb	r3, [r3, #2]
 80113e8:	2b01      	cmp	r3, #1
 80113ea:	d10e      	bne.n	801140a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	2200      	movs	r2, #0
 80113f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	2209      	movs	r2, #9
 80113f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	887a      	ldrh	r2, [r7, #2]
 80113fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	2200      	movs	r2, #0
 8011402:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	2200      	movs	r2, #0
 8011408:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801140a:	2200      	movs	r2, #0
 801140c:	2100      	movs	r1, #0
 801140e:	6878      	ldr	r0, [r7, #4]
 8011410:	f000 fb5e 	bl	8011ad0 <USBH_CtlReq>
 8011414:	4603      	mov	r3, r0
}
 8011416:	4618      	mov	r0, r3
 8011418:	3708      	adds	r7, #8
 801141a:	46bd      	mov	sp, r7
 801141c:	bd80      	pop	{r7, pc}

0801141e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801141e:	b580      	push	{r7, lr}
 8011420:	b082      	sub	sp, #8
 8011422:	af00      	add	r7, sp, #0
 8011424:	6078      	str	r0, [r7, #4]
 8011426:	460b      	mov	r3, r1
 8011428:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	789b      	ldrb	r3, [r3, #2]
 801142e:	2b01      	cmp	r3, #1
 8011430:	d10f      	bne.n	8011452 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	2200      	movs	r2, #0
 8011436:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	2203      	movs	r2, #3
 801143c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801143e:	78fb      	ldrb	r3, [r7, #3]
 8011440:	b29a      	uxth	r2, r3
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2200      	movs	r2, #0
 801144a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	2200      	movs	r2, #0
 8011450:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8011452:	2200      	movs	r2, #0
 8011454:	2100      	movs	r1, #0
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	f000 fb3a 	bl	8011ad0 <USBH_CtlReq>
 801145c:	4603      	mov	r3, r0
}
 801145e:	4618      	mov	r0, r3
 8011460:	3708      	adds	r7, #8
 8011462:	46bd      	mov	sp, r7
 8011464:	bd80      	pop	{r7, pc}

08011466 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8011466:	b580      	push	{r7, lr}
 8011468:	b082      	sub	sp, #8
 801146a:	af00      	add	r7, sp, #0
 801146c:	6078      	str	r0, [r7, #4]
 801146e:	460b      	mov	r3, r1
 8011470:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	789b      	ldrb	r3, [r3, #2]
 8011476:	2b01      	cmp	r3, #1
 8011478:	d10f      	bne.n	801149a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2202      	movs	r2, #2
 801147e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	2201      	movs	r2, #1
 8011484:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2200      	movs	r2, #0
 801148a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 801148c:	78fb      	ldrb	r3, [r7, #3]
 801148e:	b29a      	uxth	r2, r3
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	2200      	movs	r2, #0
 8011498:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801149a:	2200      	movs	r2, #0
 801149c:	2100      	movs	r1, #0
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f000 fb16 	bl	8011ad0 <USBH_CtlReq>
 80114a4:	4603      	mov	r3, r0
}
 80114a6:	4618      	mov	r0, r3
 80114a8:	3708      	adds	r7, #8
 80114aa:	46bd      	mov	sp, r7
 80114ac:	bd80      	pop	{r7, pc}
	...

080114b0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b087      	sub	sp, #28
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	60f8      	str	r0, [r7, #12]
 80114b8:	60b9      	str	r1, [r7, #8]
 80114ba:	4613      	mov	r3, r2
 80114bc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80114c4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80114c6:	2300      	movs	r3, #0
 80114c8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d101      	bne.n	80114d4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80114d0:	2302      	movs	r3, #2
 80114d2:	e094      	b.n	80115fe <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	781a      	ldrb	r2, [r3, #0]
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80114dc:	68bb      	ldr	r3, [r7, #8]
 80114de:	785a      	ldrb	r2, [r3, #1]
 80114e0:	693b      	ldr	r3, [r7, #16]
 80114e2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	3302      	adds	r3, #2
 80114e8:	781b      	ldrb	r3, [r3, #0]
 80114ea:	461a      	mov	r2, r3
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	3303      	adds	r3, #3
 80114f0:	781b      	ldrb	r3, [r3, #0]
 80114f2:	021b      	lsls	r3, r3, #8
 80114f4:	b29b      	uxth	r3, r3
 80114f6:	4313      	orrs	r3, r2
 80114f8:	b29a      	uxth	r2, r3
 80114fa:	693b      	ldr	r3, [r7, #16]
 80114fc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80114fe:	68bb      	ldr	r3, [r7, #8]
 8011500:	791a      	ldrb	r2, [r3, #4]
 8011502:	693b      	ldr	r3, [r7, #16]
 8011504:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	795a      	ldrb	r2, [r3, #5]
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	799a      	ldrb	r2, [r3, #6]
 8011512:	693b      	ldr	r3, [r7, #16]
 8011514:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8011516:	68bb      	ldr	r3, [r7, #8]
 8011518:	79da      	ldrb	r2, [r3, #7]
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011524:	2b00      	cmp	r3, #0
 8011526:	d004      	beq.n	8011532 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801152e:	2b01      	cmp	r3, #1
 8011530:	d11b      	bne.n	801156a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8011532:	693b      	ldr	r3, [r7, #16]
 8011534:	79db      	ldrb	r3, [r3, #7]
 8011536:	2b20      	cmp	r3, #32
 8011538:	dc0f      	bgt.n	801155a <USBH_ParseDevDesc+0xaa>
 801153a:	2b08      	cmp	r3, #8
 801153c:	db0f      	blt.n	801155e <USBH_ParseDevDesc+0xae>
 801153e:	3b08      	subs	r3, #8
 8011540:	4a32      	ldr	r2, [pc, #200]	@ (801160c <USBH_ParseDevDesc+0x15c>)
 8011542:	fa22 f303 	lsr.w	r3, r2, r3
 8011546:	f003 0301 	and.w	r3, r3, #1
 801154a:	2b00      	cmp	r3, #0
 801154c:	bf14      	ite	ne
 801154e:	2301      	movne	r3, #1
 8011550:	2300      	moveq	r3, #0
 8011552:	b2db      	uxtb	r3, r3
 8011554:	2b00      	cmp	r3, #0
 8011556:	d106      	bne.n	8011566 <USBH_ParseDevDesc+0xb6>
 8011558:	e001      	b.n	801155e <USBH_ParseDevDesc+0xae>
 801155a:	2b40      	cmp	r3, #64	@ 0x40
 801155c:	d003      	beq.n	8011566 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 801155e:	693b      	ldr	r3, [r7, #16]
 8011560:	2208      	movs	r2, #8
 8011562:	71da      	strb	r2, [r3, #7]
        break;
 8011564:	e000      	b.n	8011568 <USBH_ParseDevDesc+0xb8>
        break;
 8011566:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8011568:	e00e      	b.n	8011588 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011570:	2b02      	cmp	r3, #2
 8011572:	d107      	bne.n	8011584 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8011574:	693b      	ldr	r3, [r7, #16]
 8011576:	79db      	ldrb	r3, [r3, #7]
 8011578:	2b08      	cmp	r3, #8
 801157a:	d005      	beq.n	8011588 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 801157c:	693b      	ldr	r3, [r7, #16]
 801157e:	2208      	movs	r2, #8
 8011580:	71da      	strb	r2, [r3, #7]
 8011582:	e001      	b.n	8011588 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8011584:	2303      	movs	r3, #3
 8011586:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8011588:	88fb      	ldrh	r3, [r7, #6]
 801158a:	2b08      	cmp	r3, #8
 801158c:	d936      	bls.n	80115fc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 801158e:	68bb      	ldr	r3, [r7, #8]
 8011590:	3308      	adds	r3, #8
 8011592:	781b      	ldrb	r3, [r3, #0]
 8011594:	461a      	mov	r2, r3
 8011596:	68bb      	ldr	r3, [r7, #8]
 8011598:	3309      	adds	r3, #9
 801159a:	781b      	ldrb	r3, [r3, #0]
 801159c:	021b      	lsls	r3, r3, #8
 801159e:	b29b      	uxth	r3, r3
 80115a0:	4313      	orrs	r3, r2
 80115a2:	b29a      	uxth	r2, r3
 80115a4:	693b      	ldr	r3, [r7, #16]
 80115a6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	330a      	adds	r3, #10
 80115ac:	781b      	ldrb	r3, [r3, #0]
 80115ae:	461a      	mov	r2, r3
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	330b      	adds	r3, #11
 80115b4:	781b      	ldrb	r3, [r3, #0]
 80115b6:	021b      	lsls	r3, r3, #8
 80115b8:	b29b      	uxth	r3, r3
 80115ba:	4313      	orrs	r3, r2
 80115bc:	b29a      	uxth	r2, r3
 80115be:	693b      	ldr	r3, [r7, #16]
 80115c0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80115c2:	68bb      	ldr	r3, [r7, #8]
 80115c4:	330c      	adds	r3, #12
 80115c6:	781b      	ldrb	r3, [r3, #0]
 80115c8:	461a      	mov	r2, r3
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	330d      	adds	r3, #13
 80115ce:	781b      	ldrb	r3, [r3, #0]
 80115d0:	021b      	lsls	r3, r3, #8
 80115d2:	b29b      	uxth	r3, r3
 80115d4:	4313      	orrs	r3, r2
 80115d6:	b29a      	uxth	r2, r3
 80115d8:	693b      	ldr	r3, [r7, #16]
 80115da:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	7b9a      	ldrb	r2, [r3, #14]
 80115e0:	693b      	ldr	r3, [r7, #16]
 80115e2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80115e4:	68bb      	ldr	r3, [r7, #8]
 80115e6:	7bda      	ldrb	r2, [r3, #15]
 80115e8:	693b      	ldr	r3, [r7, #16]
 80115ea:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80115ec:	68bb      	ldr	r3, [r7, #8]
 80115ee:	7c1a      	ldrb	r2, [r3, #16]
 80115f0:	693b      	ldr	r3, [r7, #16]
 80115f2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80115f4:	68bb      	ldr	r3, [r7, #8]
 80115f6:	7c5a      	ldrb	r2, [r3, #17]
 80115f8:	693b      	ldr	r3, [r7, #16]
 80115fa:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80115fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80115fe:	4618      	mov	r0, r3
 8011600:	371c      	adds	r7, #28
 8011602:	46bd      	mov	sp, r7
 8011604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011608:	4770      	bx	lr
 801160a:	bf00      	nop
 801160c:	01000101 	.word	0x01000101

08011610 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8011610:	b580      	push	{r7, lr}
 8011612:	b08c      	sub	sp, #48	@ 0x30
 8011614:	af00      	add	r7, sp, #0
 8011616:	60f8      	str	r0, [r7, #12]
 8011618:	60b9      	str	r1, [r7, #8]
 801161a:	4613      	mov	r3, r2
 801161c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8011624:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8011626:	2300      	movs	r3, #0
 8011628:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 801162c:	2300      	movs	r3, #0
 801162e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8011632:	2300      	movs	r3, #0
 8011634:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d101      	bne.n	8011642 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 801163e:	2302      	movs	r3, #2
 8011640:	e0de      	b.n	8011800 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8011642:	68bb      	ldr	r3, [r7, #8]
 8011644:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8011646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	2b09      	cmp	r3, #9
 801164c:	d002      	beq.n	8011654 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 801164e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011650:	2209      	movs	r2, #9
 8011652:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	781a      	ldrb	r2, [r3, #0]
 8011658:	6a3b      	ldr	r3, [r7, #32]
 801165a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	785a      	ldrb	r2, [r3, #1]
 8011660:	6a3b      	ldr	r3, [r7, #32]
 8011662:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8011664:	68bb      	ldr	r3, [r7, #8]
 8011666:	3302      	adds	r3, #2
 8011668:	781b      	ldrb	r3, [r3, #0]
 801166a:	461a      	mov	r2, r3
 801166c:	68bb      	ldr	r3, [r7, #8]
 801166e:	3303      	adds	r3, #3
 8011670:	781b      	ldrb	r3, [r3, #0]
 8011672:	021b      	lsls	r3, r3, #8
 8011674:	b29b      	uxth	r3, r3
 8011676:	4313      	orrs	r3, r2
 8011678:	b29b      	uxth	r3, r3
 801167a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801167e:	bf28      	it	cs
 8011680:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8011684:	b29a      	uxth	r2, r3
 8011686:	6a3b      	ldr	r3, [r7, #32]
 8011688:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	791a      	ldrb	r2, [r3, #4]
 801168e:	6a3b      	ldr	r3, [r7, #32]
 8011690:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	795a      	ldrb	r2, [r3, #5]
 8011696:	6a3b      	ldr	r3, [r7, #32]
 8011698:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	799a      	ldrb	r2, [r3, #6]
 801169e:	6a3b      	ldr	r3, [r7, #32]
 80116a0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	79da      	ldrb	r2, [r3, #7]
 80116a6:	6a3b      	ldr	r3, [r7, #32]
 80116a8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80116aa:	68bb      	ldr	r3, [r7, #8]
 80116ac:	7a1a      	ldrb	r2, [r3, #8]
 80116ae:	6a3b      	ldr	r3, [r7, #32]
 80116b0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80116b2:	88fb      	ldrh	r3, [r7, #6]
 80116b4:	2b09      	cmp	r3, #9
 80116b6:	f240 80a1 	bls.w	80117fc <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80116ba:	2309      	movs	r3, #9
 80116bc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80116be:	2300      	movs	r3, #0
 80116c0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80116c2:	e085      	b.n	80117d0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80116c4:	f107 0316 	add.w	r3, r7, #22
 80116c8:	4619      	mov	r1, r3
 80116ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80116cc:	f000 f9e6 	bl	8011a9c <USBH_GetNextDesc>
 80116d0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80116d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116d4:	785b      	ldrb	r3, [r3, #1]
 80116d6:	2b04      	cmp	r3, #4
 80116d8:	d17a      	bne.n	80117d0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80116da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116dc:	781b      	ldrb	r3, [r3, #0]
 80116de:	2b09      	cmp	r3, #9
 80116e0:	d002      	beq.n	80116e8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80116e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e4:	2209      	movs	r2, #9
 80116e6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80116e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80116ec:	221a      	movs	r2, #26
 80116ee:	fb02 f303 	mul.w	r3, r2, r3
 80116f2:	3308      	adds	r3, #8
 80116f4:	6a3a      	ldr	r2, [r7, #32]
 80116f6:	4413      	add	r3, r2
 80116f8:	3302      	adds	r3, #2
 80116fa:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80116fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80116fe:	69f8      	ldr	r0, [r7, #28]
 8011700:	f000 f882 	bl	8011808 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8011704:	2300      	movs	r3, #0
 8011706:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 801170a:	2300      	movs	r3, #0
 801170c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801170e:	e043      	b.n	8011798 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8011710:	f107 0316 	add.w	r3, r7, #22
 8011714:	4619      	mov	r1, r3
 8011716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011718:	f000 f9c0 	bl	8011a9c <USBH_GetNextDesc>
 801171c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801171e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011720:	785b      	ldrb	r3, [r3, #1]
 8011722:	2b05      	cmp	r3, #5
 8011724:	d138      	bne.n	8011798 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8011726:	69fb      	ldr	r3, [r7, #28]
 8011728:	795b      	ldrb	r3, [r3, #5]
 801172a:	2b01      	cmp	r3, #1
 801172c:	d113      	bne.n	8011756 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 801172e:	69fb      	ldr	r3, [r7, #28]
 8011730:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8011732:	2b02      	cmp	r3, #2
 8011734:	d003      	beq.n	801173e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8011736:	69fb      	ldr	r3, [r7, #28]
 8011738:	799b      	ldrb	r3, [r3, #6]
 801173a:	2b03      	cmp	r3, #3
 801173c:	d10b      	bne.n	8011756 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801173e:	69fb      	ldr	r3, [r7, #28]
 8011740:	79db      	ldrb	r3, [r3, #7]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d10b      	bne.n	801175e <USBH_ParseCfgDesc+0x14e>
 8011746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011748:	781b      	ldrb	r3, [r3, #0]
 801174a:	2b09      	cmp	r3, #9
 801174c:	d007      	beq.n	801175e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 801174e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011750:	2209      	movs	r2, #9
 8011752:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8011754:	e003      	b.n	801175e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8011756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011758:	2207      	movs	r2, #7
 801175a:	701a      	strb	r2, [r3, #0]
 801175c:	e000      	b.n	8011760 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801175e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8011760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011764:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8011768:	3201      	adds	r2, #1
 801176a:	00d2      	lsls	r2, r2, #3
 801176c:	211a      	movs	r1, #26
 801176e:	fb01 f303 	mul.w	r3, r1, r3
 8011772:	4413      	add	r3, r2
 8011774:	3308      	adds	r3, #8
 8011776:	6a3a      	ldr	r2, [r7, #32]
 8011778:	4413      	add	r3, r2
 801177a:	3304      	adds	r3, #4
 801177c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 801177e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011780:	69b9      	ldr	r1, [r7, #24]
 8011782:	68f8      	ldr	r0, [r7, #12]
 8011784:	f000 f86f 	bl	8011866 <USBH_ParseEPDesc>
 8011788:	4603      	mov	r3, r0
 801178a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 801178e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011792:	3301      	adds	r3, #1
 8011794:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8011798:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801179c:	2b01      	cmp	r3, #1
 801179e:	d80a      	bhi.n	80117b6 <USBH_ParseCfgDesc+0x1a6>
 80117a0:	69fb      	ldr	r3, [r7, #28]
 80117a2:	791b      	ldrb	r3, [r3, #4]
 80117a4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80117a8:	429a      	cmp	r2, r3
 80117aa:	d204      	bcs.n	80117b6 <USBH_ParseCfgDesc+0x1a6>
 80117ac:	6a3b      	ldr	r3, [r7, #32]
 80117ae:	885a      	ldrh	r2, [r3, #2]
 80117b0:	8afb      	ldrh	r3, [r7, #22]
 80117b2:	429a      	cmp	r2, r3
 80117b4:	d8ac      	bhi.n	8011710 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80117b6:	69fb      	ldr	r3, [r7, #28]
 80117b8:	791b      	ldrb	r3, [r3, #4]
 80117ba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80117be:	429a      	cmp	r2, r3
 80117c0:	d201      	bcs.n	80117c6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80117c2:	2303      	movs	r3, #3
 80117c4:	e01c      	b.n	8011800 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80117c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117ca:	3301      	adds	r3, #1
 80117cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80117d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117d4:	2b01      	cmp	r3, #1
 80117d6:	d805      	bhi.n	80117e4 <USBH_ParseCfgDesc+0x1d4>
 80117d8:	6a3b      	ldr	r3, [r7, #32]
 80117da:	885a      	ldrh	r2, [r3, #2]
 80117dc:	8afb      	ldrh	r3, [r7, #22]
 80117de:	429a      	cmp	r2, r3
 80117e0:	f63f af70 	bhi.w	80116c4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80117e4:	6a3b      	ldr	r3, [r7, #32]
 80117e6:	791b      	ldrb	r3, [r3, #4]
 80117e8:	2b02      	cmp	r3, #2
 80117ea:	bf28      	it	cs
 80117ec:	2302      	movcs	r3, #2
 80117ee:	b2db      	uxtb	r3, r3
 80117f0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80117f4:	429a      	cmp	r2, r3
 80117f6:	d201      	bcs.n	80117fc <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80117f8:	2303      	movs	r3, #3
 80117fa:	e001      	b.n	8011800 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80117fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011800:	4618      	mov	r0, r3
 8011802:	3730      	adds	r7, #48	@ 0x30
 8011804:	46bd      	mov	sp, r7
 8011806:	bd80      	pop	{r7, pc}

08011808 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8011808:	b480      	push	{r7}
 801180a:	b083      	sub	sp, #12
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
 8011810:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	781a      	ldrb	r2, [r3, #0]
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	785a      	ldrb	r2, [r3, #1]
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	789a      	ldrb	r2, [r3, #2]
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	78da      	ldrb	r2, [r3, #3]
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	791a      	ldrb	r2, [r3, #4]
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	795a      	ldrb	r2, [r3, #5]
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	799a      	ldrb	r2, [r3, #6]
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	79da      	ldrb	r2, [r3, #7]
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	7a1a      	ldrb	r2, [r3, #8]
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	721a      	strb	r2, [r3, #8]
}
 801185a:	bf00      	nop
 801185c:	370c      	adds	r7, #12
 801185e:	46bd      	mov	sp, r7
 8011860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011864:	4770      	bx	lr

08011866 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8011866:	b480      	push	{r7}
 8011868:	b087      	sub	sp, #28
 801186a:	af00      	add	r7, sp, #0
 801186c:	60f8      	str	r0, [r7, #12]
 801186e:	60b9      	str	r1, [r7, #8]
 8011870:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8011872:	2300      	movs	r3, #0
 8011874:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	781a      	ldrb	r2, [r3, #0]
 801187a:	68bb      	ldr	r3, [r7, #8]
 801187c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	785a      	ldrb	r2, [r3, #1]
 8011882:	68bb      	ldr	r3, [r7, #8]
 8011884:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	789a      	ldrb	r2, [r3, #2]
 801188a:	68bb      	ldr	r3, [r7, #8]
 801188c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	78da      	ldrb	r2, [r3, #3]
 8011892:	68bb      	ldr	r3, [r7, #8]
 8011894:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	3304      	adds	r3, #4
 801189a:	781b      	ldrb	r3, [r3, #0]
 801189c:	461a      	mov	r2, r3
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	3305      	adds	r3, #5
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	021b      	lsls	r3, r3, #8
 80118a6:	b29b      	uxth	r3, r3
 80118a8:	4313      	orrs	r3, r2
 80118aa:	b29a      	uxth	r2, r3
 80118ac:	68bb      	ldr	r3, [r7, #8]
 80118ae:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	799a      	ldrb	r2, [r3, #6]
 80118b4:	68bb      	ldr	r3, [r7, #8]
 80118b6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80118b8:	68bb      	ldr	r3, [r7, #8]
 80118ba:	889b      	ldrh	r3, [r3, #4]
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d009      	beq.n	80118d4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80118c0:	68bb      	ldr	r3, [r7, #8]
 80118c2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80118c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80118c8:	d804      	bhi.n	80118d4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80118ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80118d2:	d901      	bls.n	80118d8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80118d4:	2303      	movs	r3, #3
 80118d6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d136      	bne.n	8011950 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80118e2:	68bb      	ldr	r3, [r7, #8]
 80118e4:	78db      	ldrb	r3, [r3, #3]
 80118e6:	f003 0303 	and.w	r3, r3, #3
 80118ea:	2b02      	cmp	r3, #2
 80118ec:	d108      	bne.n	8011900 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80118ee:	68bb      	ldr	r3, [r7, #8]
 80118f0:	889b      	ldrh	r3, [r3, #4]
 80118f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80118f6:	f240 8097 	bls.w	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80118fa:	2303      	movs	r3, #3
 80118fc:	75fb      	strb	r3, [r7, #23]
 80118fe:	e093      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011900:	68bb      	ldr	r3, [r7, #8]
 8011902:	78db      	ldrb	r3, [r3, #3]
 8011904:	f003 0303 	and.w	r3, r3, #3
 8011908:	2b00      	cmp	r3, #0
 801190a:	d107      	bne.n	801191c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	889b      	ldrh	r3, [r3, #4]
 8011910:	2b40      	cmp	r3, #64	@ 0x40
 8011912:	f240 8089 	bls.w	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011916:	2303      	movs	r3, #3
 8011918:	75fb      	strb	r3, [r7, #23]
 801191a:	e085      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 801191c:	68bb      	ldr	r3, [r7, #8]
 801191e:	78db      	ldrb	r3, [r3, #3]
 8011920:	f003 0303 	and.w	r3, r3, #3
 8011924:	2b01      	cmp	r3, #1
 8011926:	d005      	beq.n	8011934 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8011928:	68bb      	ldr	r3, [r7, #8]
 801192a:	78db      	ldrb	r3, [r3, #3]
 801192c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8011930:	2b03      	cmp	r3, #3
 8011932:	d10a      	bne.n	801194a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8011934:	68bb      	ldr	r3, [r7, #8]
 8011936:	799b      	ldrb	r3, [r3, #6]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d003      	beq.n	8011944 <USBH_ParseEPDesc+0xde>
 801193c:	68bb      	ldr	r3, [r7, #8]
 801193e:	799b      	ldrb	r3, [r3, #6]
 8011940:	2b10      	cmp	r3, #16
 8011942:	d970      	bls.n	8011a26 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8011944:	2303      	movs	r3, #3
 8011946:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8011948:	e06d      	b.n	8011a26 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801194a:	2303      	movs	r3, #3
 801194c:	75fb      	strb	r3, [r7, #23]
 801194e:	e06b      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011956:	2b01      	cmp	r3, #1
 8011958:	d13c      	bne.n	80119d4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	78db      	ldrb	r3, [r3, #3]
 801195e:	f003 0303 	and.w	r3, r3, #3
 8011962:	2b02      	cmp	r3, #2
 8011964:	d005      	beq.n	8011972 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	78db      	ldrb	r3, [r3, #3]
 801196a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 801196e:	2b00      	cmp	r3, #0
 8011970:	d106      	bne.n	8011980 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8011972:	68bb      	ldr	r3, [r7, #8]
 8011974:	889b      	ldrh	r3, [r3, #4]
 8011976:	2b40      	cmp	r3, #64	@ 0x40
 8011978:	d956      	bls.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801197a:	2303      	movs	r3, #3
 801197c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 801197e:	e053      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	78db      	ldrb	r3, [r3, #3]
 8011984:	f003 0303 	and.w	r3, r3, #3
 8011988:	2b01      	cmp	r3, #1
 801198a:	d10e      	bne.n	80119aa <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 801198c:	68bb      	ldr	r3, [r7, #8]
 801198e:	799b      	ldrb	r3, [r3, #6]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d007      	beq.n	80119a4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8011994:	68bb      	ldr	r3, [r7, #8]
 8011996:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8011998:	2b10      	cmp	r3, #16
 801199a:	d803      	bhi.n	80119a4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 801199c:	68bb      	ldr	r3, [r7, #8]
 801199e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80119a0:	2b40      	cmp	r3, #64	@ 0x40
 80119a2:	d941      	bls.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80119a4:	2303      	movs	r3, #3
 80119a6:	75fb      	strb	r3, [r7, #23]
 80119a8:	e03e      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80119aa:	68bb      	ldr	r3, [r7, #8]
 80119ac:	78db      	ldrb	r3, [r3, #3]
 80119ae:	f003 0303 	and.w	r3, r3, #3
 80119b2:	2b03      	cmp	r3, #3
 80119b4:	d10b      	bne.n	80119ce <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80119b6:	68bb      	ldr	r3, [r7, #8]
 80119b8:	799b      	ldrb	r3, [r3, #6]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d004      	beq.n	80119c8 <USBH_ParseEPDesc+0x162>
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	889b      	ldrh	r3, [r3, #4]
 80119c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80119c6:	d32f      	bcc.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80119c8:	2303      	movs	r3, #3
 80119ca:	75fb      	strb	r3, [r7, #23]
 80119cc:	e02c      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80119ce:	2303      	movs	r3, #3
 80119d0:	75fb      	strb	r3, [r7, #23]
 80119d2:	e029      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80119da:	2b02      	cmp	r3, #2
 80119dc:	d120      	bne.n	8011a20 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80119de:	68bb      	ldr	r3, [r7, #8]
 80119e0:	78db      	ldrb	r3, [r3, #3]
 80119e2:	f003 0303 	and.w	r3, r3, #3
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d106      	bne.n	80119f8 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	889b      	ldrh	r3, [r3, #4]
 80119ee:	2b08      	cmp	r3, #8
 80119f0:	d01a      	beq.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80119f2:	2303      	movs	r3, #3
 80119f4:	75fb      	strb	r3, [r7, #23]
 80119f6:	e017      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80119f8:	68bb      	ldr	r3, [r7, #8]
 80119fa:	78db      	ldrb	r3, [r3, #3]
 80119fc:	f003 0303 	and.w	r3, r3, #3
 8011a00:	2b03      	cmp	r3, #3
 8011a02:	d10a      	bne.n	8011a1a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	799b      	ldrb	r3, [r3, #6]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d003      	beq.n	8011a14 <USBH_ParseEPDesc+0x1ae>
 8011a0c:	68bb      	ldr	r3, [r7, #8]
 8011a0e:	889b      	ldrh	r3, [r3, #4]
 8011a10:	2b08      	cmp	r3, #8
 8011a12:	d909      	bls.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011a14:	2303      	movs	r3, #3
 8011a16:	75fb      	strb	r3, [r7, #23]
 8011a18:	e006      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8011a1a:	2303      	movs	r3, #3
 8011a1c:	75fb      	strb	r3, [r7, #23]
 8011a1e:	e003      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8011a20:	2303      	movs	r3, #3
 8011a22:	75fb      	strb	r3, [r7, #23]
 8011a24:	e000      	b.n	8011a28 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8011a26:	bf00      	nop
  }

  return status;
 8011a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	371c      	adds	r7, #28
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a34:	4770      	bx	lr

08011a36 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8011a36:	b480      	push	{r7}
 8011a38:	b087      	sub	sp, #28
 8011a3a:	af00      	add	r7, sp, #0
 8011a3c:	60f8      	str	r0, [r7, #12]
 8011a3e:	60b9      	str	r1, [r7, #8]
 8011a40:	4613      	mov	r3, r2
 8011a42:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	3301      	adds	r3, #1
 8011a48:	781b      	ldrb	r3, [r3, #0]
 8011a4a:	2b03      	cmp	r3, #3
 8011a4c:	d120      	bne.n	8011a90 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	781b      	ldrb	r3, [r3, #0]
 8011a52:	1e9a      	subs	r2, r3, #2
 8011a54:	88fb      	ldrh	r3, [r7, #6]
 8011a56:	4293      	cmp	r3, r2
 8011a58:	bf28      	it	cs
 8011a5a:	4613      	movcs	r3, r2
 8011a5c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	3302      	adds	r3, #2
 8011a62:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8011a64:	2300      	movs	r3, #0
 8011a66:	82fb      	strh	r3, [r7, #22]
 8011a68:	e00b      	b.n	8011a82 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8011a6a:	8afb      	ldrh	r3, [r7, #22]
 8011a6c:	68fa      	ldr	r2, [r7, #12]
 8011a6e:	4413      	add	r3, r2
 8011a70:	781a      	ldrb	r2, [r3, #0]
 8011a72:	68bb      	ldr	r3, [r7, #8]
 8011a74:	701a      	strb	r2, [r3, #0]
      pdest++;
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	3301      	adds	r3, #1
 8011a7a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8011a7c:	8afb      	ldrh	r3, [r7, #22]
 8011a7e:	3302      	adds	r3, #2
 8011a80:	82fb      	strh	r3, [r7, #22]
 8011a82:	8afa      	ldrh	r2, [r7, #22]
 8011a84:	8abb      	ldrh	r3, [r7, #20]
 8011a86:	429a      	cmp	r2, r3
 8011a88:	d3ef      	bcc.n	8011a6a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	2200      	movs	r2, #0
 8011a8e:	701a      	strb	r2, [r3, #0]
  }
}
 8011a90:	bf00      	nop
 8011a92:	371c      	adds	r7, #28
 8011a94:	46bd      	mov	sp, r7
 8011a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a9a:	4770      	bx	lr

08011a9c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011a9c:	b480      	push	{r7}
 8011a9e:	b085      	sub	sp, #20
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
 8011aa4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8011aa6:	683b      	ldr	r3, [r7, #0]
 8011aa8:	881b      	ldrh	r3, [r3, #0]
 8011aaa:	687a      	ldr	r2, [r7, #4]
 8011aac:	7812      	ldrb	r2, [r2, #0]
 8011aae:	4413      	add	r3, r2
 8011ab0:	b29a      	uxth	r2, r3
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	781b      	ldrb	r3, [r3, #0]
 8011aba:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	4413      	add	r3, r2
 8011ac0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8011ac2:	68fb      	ldr	r3, [r7, #12]
}
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	3714      	adds	r7, #20
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ace:	4770      	bx	lr

08011ad0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b086      	sub	sp, #24
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	60f8      	str	r0, [r7, #12]
 8011ad8:	60b9      	str	r1, [r7, #8]
 8011ada:	4613      	mov	r3, r2
 8011adc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8011ade:	2301      	movs	r3, #1
 8011ae0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	789b      	ldrb	r3, [r3, #2]
 8011ae6:	2b01      	cmp	r3, #1
 8011ae8:	d002      	beq.n	8011af0 <USBH_CtlReq+0x20>
 8011aea:	2b02      	cmp	r3, #2
 8011aec:	d015      	beq.n	8011b1a <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8011aee:	e033      	b.n	8011b58 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	68ba      	ldr	r2, [r7, #8]
 8011af4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	88fa      	ldrh	r2, [r7, #6]
 8011afa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	2201      	movs	r2, #1
 8011b00:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	2202      	movs	r2, #2
 8011b06:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8011b08:	2301      	movs	r3, #1
 8011b0a:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	2200      	movs	r2, #0
 8011b10:	2103      	movs	r1, #3
 8011b12:	68f8      	ldr	r0, [r7, #12]
 8011b14:	f7ff fb32 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011b18:	e01e      	b.n	8011b58 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8011b1a:	68f8      	ldr	r0, [r7, #12]
 8011b1c:	f000 f822 	bl	8011b64 <USBH_HandleControl>
 8011b20:	4603      	mov	r3, r0
 8011b22:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8011b24:	7dfb      	ldrb	r3, [r7, #23]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d002      	beq.n	8011b30 <USBH_CtlReq+0x60>
 8011b2a:	7dfb      	ldrb	r3, [r7, #23]
 8011b2c:	2b03      	cmp	r3, #3
 8011b2e:	d106      	bne.n	8011b3e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	2201      	movs	r2, #1
 8011b34:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	2200      	movs	r2, #0
 8011b3a:	761a      	strb	r2, [r3, #24]
 8011b3c:	e005      	b.n	8011b4a <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8011b3e:	7dfb      	ldrb	r3, [r7, #23]
 8011b40:	2b02      	cmp	r3, #2
 8011b42:	d102      	bne.n	8011b4a <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2201      	movs	r2, #1
 8011b48:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	2200      	movs	r2, #0
 8011b4e:	2103      	movs	r1, #3
 8011b50:	68f8      	ldr	r0, [r7, #12]
 8011b52:	f7ff fb13 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011b56:	bf00      	nop
  }
  return status;
 8011b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	3718      	adds	r7, #24
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
	...

08011b64 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8011b64:	b580      	push	{r7, lr}
 8011b66:	b086      	sub	sp, #24
 8011b68:	af02      	add	r7, sp, #8
 8011b6a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8011b6c:	2301      	movs	r3, #1
 8011b6e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8011b70:	2300      	movs	r3, #0
 8011b72:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	7e1b      	ldrb	r3, [r3, #24]
 8011b78:	3b01      	subs	r3, #1
 8011b7a:	2b0a      	cmp	r3, #10
 8011b7c:	f200 81b2 	bhi.w	8011ee4 <USBH_HandleControl+0x380>
 8011b80:	a201      	add	r2, pc, #4	@ (adr r2, 8011b88 <USBH_HandleControl+0x24>)
 8011b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b86:	bf00      	nop
 8011b88:	08011bb5 	.word	0x08011bb5
 8011b8c:	08011bcf 	.word	0x08011bcf
 8011b90:	08011c51 	.word	0x08011c51
 8011b94:	08011c77 	.word	0x08011c77
 8011b98:	08011cd5 	.word	0x08011cd5
 8011b9c:	08011cff 	.word	0x08011cff
 8011ba0:	08011d81 	.word	0x08011d81
 8011ba4:	08011da3 	.word	0x08011da3
 8011ba8:	08011e05 	.word	0x08011e05
 8011bac:	08011e2b 	.word	0x08011e2b
 8011bb0:	08011e8d 	.word	0x08011e8d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f103 0110 	add.w	r1, r3, #16
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	795b      	ldrb	r3, [r3, #5]
 8011bbe:	461a      	mov	r2, r3
 8011bc0:	6878      	ldr	r0, [r7, #4]
 8011bc2:	f000 f99f 	bl	8011f04 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	2202      	movs	r2, #2
 8011bca:	761a      	strb	r2, [r3, #24]
      break;
 8011bcc:	e195      	b.n	8011efa <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	795b      	ldrb	r3, [r3, #5]
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f003 f8f3 	bl	8014dc0 <USBH_LL_GetURBState>
 8011bda:	4603      	mov	r3, r0
 8011bdc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8011bde:	7bbb      	ldrb	r3, [r7, #14]
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d124      	bne.n	8011c2e <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	7c1b      	ldrb	r3, [r3, #16]
 8011be8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011bec:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	8adb      	ldrh	r3, [r3, #22]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d00a      	beq.n	8011c0c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8011bf6:	7b7b      	ldrb	r3, [r7, #13]
 8011bf8:	2b80      	cmp	r3, #128	@ 0x80
 8011bfa:	d103      	bne.n	8011c04 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	2203      	movs	r2, #3
 8011c00:	761a      	strb	r2, [r3, #24]
 8011c02:	e00d      	b.n	8011c20 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	2205      	movs	r2, #5
 8011c08:	761a      	strb	r2, [r3, #24]
 8011c0a:	e009      	b.n	8011c20 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8011c0c:	7b7b      	ldrb	r3, [r7, #13]
 8011c0e:	2b80      	cmp	r3, #128	@ 0x80
 8011c10:	d103      	bne.n	8011c1a <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	2209      	movs	r2, #9
 8011c16:	761a      	strb	r2, [r3, #24]
 8011c18:	e002      	b.n	8011c20 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	2207      	movs	r2, #7
 8011c1e:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011c20:	2300      	movs	r3, #0
 8011c22:	2200      	movs	r2, #0
 8011c24:	2103      	movs	r1, #3
 8011c26:	6878      	ldr	r0, [r7, #4]
 8011c28:	f7ff faa8 	bl	801117c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011c2c:	e15c      	b.n	8011ee8 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8011c2e:	7bbb      	ldrb	r3, [r7, #14]
 8011c30:	2b04      	cmp	r3, #4
 8011c32:	d003      	beq.n	8011c3c <USBH_HandleControl+0xd8>
 8011c34:	7bbb      	ldrb	r3, [r7, #14]
 8011c36:	2b02      	cmp	r3, #2
 8011c38:	f040 8156 	bne.w	8011ee8 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	220b      	movs	r2, #11
 8011c40:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011c42:	2300      	movs	r3, #0
 8011c44:	2200      	movs	r2, #0
 8011c46:	2103      	movs	r1, #3
 8011c48:	6878      	ldr	r0, [r7, #4]
 8011c4a:	f7ff fa97 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011c4e:	e14b      	b.n	8011ee8 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011c56:	b29a      	uxth	r2, r3
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	6899      	ldr	r1, [r3, #8]
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	899a      	ldrh	r2, [r3, #12]
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	791b      	ldrb	r3, [r3, #4]
 8011c68:	6878      	ldr	r0, [r7, #4]
 8011c6a:	f000 f98a 	bl	8011f82 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2204      	movs	r2, #4
 8011c72:	761a      	strb	r2, [r3, #24]
      break;
 8011c74:	e141      	b.n	8011efa <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	791b      	ldrb	r3, [r3, #4]
 8011c7a:	4619      	mov	r1, r3
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	f003 f89f 	bl	8014dc0 <USBH_LL_GetURBState>
 8011c82:	4603      	mov	r3, r0
 8011c84:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8011c86:	7bbb      	ldrb	r3, [r7, #14]
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	d109      	bne.n	8011ca0 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	2209      	movs	r2, #9
 8011c90:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011c92:	2300      	movs	r3, #0
 8011c94:	2200      	movs	r2, #0
 8011c96:	2103      	movs	r1, #3
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	f7ff fa6f 	bl	801117c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011c9e:	e125      	b.n	8011eec <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8011ca0:	7bbb      	ldrb	r3, [r7, #14]
 8011ca2:	2b05      	cmp	r3, #5
 8011ca4:	d108      	bne.n	8011cb8 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8011ca6:	2303      	movs	r3, #3
 8011ca8:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011caa:	2300      	movs	r3, #0
 8011cac:	2200      	movs	r2, #0
 8011cae:	2103      	movs	r1, #3
 8011cb0:	6878      	ldr	r0, [r7, #4]
 8011cb2:	f7ff fa63 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011cb6:	e119      	b.n	8011eec <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8011cb8:	7bbb      	ldrb	r3, [r7, #14]
 8011cba:	2b04      	cmp	r3, #4
 8011cbc:	f040 8116 	bne.w	8011eec <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	220b      	movs	r2, #11
 8011cc4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	2200      	movs	r2, #0
 8011cca:	2103      	movs	r1, #3
 8011ccc:	6878      	ldr	r0, [r7, #4]
 8011cce:	f7ff fa55 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011cd2:	e10b      	b.n	8011eec <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	6899      	ldr	r1, [r3, #8]
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	899a      	ldrh	r2, [r3, #12]
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	795b      	ldrb	r3, [r3, #5]
 8011ce0:	2001      	movs	r0, #1
 8011ce2:	9000      	str	r0, [sp, #0]
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f000 f927 	bl	8011f38 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011cf0:	b29a      	uxth	r2, r3
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2206      	movs	r2, #6
 8011cfa:	761a      	strb	r2, [r3, #24]
      break;
 8011cfc:	e0fd      	b.n	8011efa <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	795b      	ldrb	r3, [r3, #5]
 8011d02:	4619      	mov	r1, r3
 8011d04:	6878      	ldr	r0, [r7, #4]
 8011d06:	f003 f85b 	bl	8014dc0 <USBH_LL_GetURBState>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8011d0e:	7bbb      	ldrb	r3, [r7, #14]
 8011d10:	2b01      	cmp	r3, #1
 8011d12:	d109      	bne.n	8011d28 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2207      	movs	r2, #7
 8011d18:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011d1a:	2300      	movs	r3, #0
 8011d1c:	2200      	movs	r2, #0
 8011d1e:	2103      	movs	r1, #3
 8011d20:	6878      	ldr	r0, [r7, #4]
 8011d22:	f7ff fa2b 	bl	801117c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011d26:	e0e3      	b.n	8011ef0 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8011d28:	7bbb      	ldrb	r3, [r7, #14]
 8011d2a:	2b05      	cmp	r3, #5
 8011d2c:	d10b      	bne.n	8011d46 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	220c      	movs	r2, #12
 8011d32:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8011d34:	2303      	movs	r3, #3
 8011d36:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011d38:	2300      	movs	r3, #0
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	2103      	movs	r1, #3
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f7ff fa1c 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011d44:	e0d4      	b.n	8011ef0 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8011d46:	7bbb      	ldrb	r3, [r7, #14]
 8011d48:	2b02      	cmp	r3, #2
 8011d4a:	d109      	bne.n	8011d60 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	2205      	movs	r2, #5
 8011d50:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011d52:	2300      	movs	r3, #0
 8011d54:	2200      	movs	r2, #0
 8011d56:	2103      	movs	r1, #3
 8011d58:	6878      	ldr	r0, [r7, #4]
 8011d5a:	f7ff fa0f 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011d5e:	e0c7      	b.n	8011ef0 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8011d60:	7bbb      	ldrb	r3, [r7, #14]
 8011d62:	2b04      	cmp	r3, #4
 8011d64:	f040 80c4 	bne.w	8011ef0 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	220b      	movs	r2, #11
 8011d6c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8011d6e:	2302      	movs	r3, #2
 8011d70:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011d72:	2300      	movs	r3, #0
 8011d74:	2200      	movs	r2, #0
 8011d76:	2103      	movs	r1, #3
 8011d78:	6878      	ldr	r0, [r7, #4]
 8011d7a:	f7ff f9ff 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011d7e:	e0b7      	b.n	8011ef0 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	791b      	ldrb	r3, [r3, #4]
 8011d84:	2200      	movs	r2, #0
 8011d86:	2100      	movs	r1, #0
 8011d88:	6878      	ldr	r0, [r7, #4]
 8011d8a:	f000 f8fa 	bl	8011f82 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011d94:	b29a      	uxth	r2, r3
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2208      	movs	r2, #8
 8011d9e:	761a      	strb	r2, [r3, #24]

      break;
 8011da0:	e0ab      	b.n	8011efa <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	791b      	ldrb	r3, [r3, #4]
 8011da6:	4619      	mov	r1, r3
 8011da8:	6878      	ldr	r0, [r7, #4]
 8011daa:	f003 f809 	bl	8014dc0 <USBH_LL_GetURBState>
 8011dae:	4603      	mov	r3, r0
 8011db0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8011db2:	7bbb      	ldrb	r3, [r7, #14]
 8011db4:	2b01      	cmp	r3, #1
 8011db6:	d10b      	bne.n	8011dd0 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	220d      	movs	r2, #13
 8011dbc:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011dc2:	2300      	movs	r3, #0
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	2103      	movs	r1, #3
 8011dc8:	6878      	ldr	r0, [r7, #4]
 8011dca:	f7ff f9d7 	bl	801117c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011dce:	e091      	b.n	8011ef4 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8011dd0:	7bbb      	ldrb	r3, [r7, #14]
 8011dd2:	2b04      	cmp	r3, #4
 8011dd4:	d109      	bne.n	8011dea <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	220b      	movs	r2, #11
 8011dda:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011ddc:	2300      	movs	r3, #0
 8011dde:	2200      	movs	r2, #0
 8011de0:	2103      	movs	r1, #3
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f7ff f9ca 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011de8:	e084      	b.n	8011ef4 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8011dea:	7bbb      	ldrb	r3, [r7, #14]
 8011dec:	2b05      	cmp	r3, #5
 8011dee:	f040 8081 	bne.w	8011ef4 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8011df2:	2303      	movs	r3, #3
 8011df4:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011df6:	2300      	movs	r3, #0
 8011df8:	2200      	movs	r2, #0
 8011dfa:	2103      	movs	r1, #3
 8011dfc:	6878      	ldr	r0, [r7, #4]
 8011dfe:	f7ff f9bd 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011e02:	e077      	b.n	8011ef4 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	795b      	ldrb	r3, [r3, #5]
 8011e08:	2201      	movs	r2, #1
 8011e0a:	9200      	str	r2, [sp, #0]
 8011e0c:	2200      	movs	r2, #0
 8011e0e:	2100      	movs	r1, #0
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f000 f891 	bl	8011f38 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011e1c:	b29a      	uxth	r2, r3
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	220a      	movs	r2, #10
 8011e26:	761a      	strb	r2, [r3, #24]
      break;
 8011e28:	e067      	b.n	8011efa <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	795b      	ldrb	r3, [r3, #5]
 8011e2e:	4619      	mov	r1, r3
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	f002 ffc5 	bl	8014dc0 <USBH_LL_GetURBState>
 8011e36:	4603      	mov	r3, r0
 8011e38:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8011e3a:	7bbb      	ldrb	r3, [r7, #14]
 8011e3c:	2b01      	cmp	r3, #1
 8011e3e:	d10b      	bne.n	8011e58 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8011e40:	2300      	movs	r3, #0
 8011e42:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	220d      	movs	r2, #13
 8011e48:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	2200      	movs	r2, #0
 8011e4e:	2103      	movs	r1, #3
 8011e50:	6878      	ldr	r0, [r7, #4]
 8011e52:	f7ff f993 	bl	801117c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011e56:	e04f      	b.n	8011ef8 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8011e58:	7bbb      	ldrb	r3, [r7, #14]
 8011e5a:	2b02      	cmp	r3, #2
 8011e5c:	d109      	bne.n	8011e72 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	2209      	movs	r2, #9
 8011e62:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011e64:	2300      	movs	r3, #0
 8011e66:	2200      	movs	r2, #0
 8011e68:	2103      	movs	r1, #3
 8011e6a:	6878      	ldr	r0, [r7, #4]
 8011e6c:	f7ff f986 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011e70:	e042      	b.n	8011ef8 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8011e72:	7bbb      	ldrb	r3, [r7, #14]
 8011e74:	2b04      	cmp	r3, #4
 8011e76:	d13f      	bne.n	8011ef8 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	220b      	movs	r2, #11
 8011e7c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011e7e:	2300      	movs	r3, #0
 8011e80:	2200      	movs	r2, #0
 8011e82:	2103      	movs	r1, #3
 8011e84:	6878      	ldr	r0, [r7, #4]
 8011e86:	f7ff f979 	bl	801117c <USBH_OS_PutMessage>
      break;
 8011e8a:	e035      	b.n	8011ef8 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	7e5b      	ldrb	r3, [r3, #25]
 8011e90:	3301      	adds	r3, #1
 8011e92:	b2da      	uxtb	r2, r3
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	765a      	strb	r2, [r3, #25]
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	7e5b      	ldrb	r3, [r3, #25]
 8011e9c:	2b02      	cmp	r3, #2
 8011e9e:	d806      	bhi.n	8011eae <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2201      	movs	r2, #1
 8011ea4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	2201      	movs	r2, #1
 8011eaa:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8011eac:	e025      	b.n	8011efa <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8011eb4:	2106      	movs	r1, #6
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	795b      	ldrb	r3, [r3, #5]
 8011ec4:	4619      	mov	r1, r3
 8011ec6:	6878      	ldr	r0, [r7, #4]
 8011ec8:	f000 f90c 	bl	80120e4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	791b      	ldrb	r3, [r3, #4]
 8011ed0:	4619      	mov	r1, r3
 8011ed2:	6878      	ldr	r0, [r7, #4]
 8011ed4:	f000 f906 	bl	80120e4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2200      	movs	r2, #0
 8011edc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8011ede:	2302      	movs	r3, #2
 8011ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8011ee2:	e00a      	b.n	8011efa <USBH_HandleControl+0x396>

    default:
      break;
 8011ee4:	bf00      	nop
 8011ee6:	e008      	b.n	8011efa <USBH_HandleControl+0x396>
      break;
 8011ee8:	bf00      	nop
 8011eea:	e006      	b.n	8011efa <USBH_HandleControl+0x396>
      break;
 8011eec:	bf00      	nop
 8011eee:	e004      	b.n	8011efa <USBH_HandleControl+0x396>
      break;
 8011ef0:	bf00      	nop
 8011ef2:	e002      	b.n	8011efa <USBH_HandleControl+0x396>
      break;
 8011ef4:	bf00      	nop
 8011ef6:	e000      	b.n	8011efa <USBH_HandleControl+0x396>
      break;
 8011ef8:	bf00      	nop
  }

  return status;
 8011efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8011efc:	4618      	mov	r0, r3
 8011efe:	3710      	adds	r7, #16
 8011f00:	46bd      	mov	sp, r7
 8011f02:	bd80      	pop	{r7, pc}

08011f04 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b088      	sub	sp, #32
 8011f08:	af04      	add	r7, sp, #16
 8011f0a:	60f8      	str	r0, [r7, #12]
 8011f0c:	60b9      	str	r1, [r7, #8]
 8011f0e:	4613      	mov	r3, r2
 8011f10:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011f12:	79f9      	ldrb	r1, [r7, #7]
 8011f14:	2300      	movs	r3, #0
 8011f16:	9303      	str	r3, [sp, #12]
 8011f18:	2308      	movs	r3, #8
 8011f1a:	9302      	str	r3, [sp, #8]
 8011f1c:	68bb      	ldr	r3, [r7, #8]
 8011f1e:	9301      	str	r3, [sp, #4]
 8011f20:	2300      	movs	r3, #0
 8011f22:	9300      	str	r3, [sp, #0]
 8011f24:	2300      	movs	r3, #0
 8011f26:	2200      	movs	r2, #0
 8011f28:	68f8      	ldr	r0, [r7, #12]
 8011f2a:	f002 ff18 	bl	8014d5e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8011f2e:	2300      	movs	r3, #0
}
 8011f30:	4618      	mov	r0, r3
 8011f32:	3710      	adds	r7, #16
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}

08011f38 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b088      	sub	sp, #32
 8011f3c:	af04      	add	r7, sp, #16
 8011f3e:	60f8      	str	r0, [r7, #12]
 8011f40:	60b9      	str	r1, [r7, #8]
 8011f42:	4611      	mov	r1, r2
 8011f44:	461a      	mov	r2, r3
 8011f46:	460b      	mov	r3, r1
 8011f48:	80fb      	strh	r3, [r7, #6]
 8011f4a:	4613      	mov	r3, r2
 8011f4c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d001      	beq.n	8011f5c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8011f58:	2300      	movs	r3, #0
 8011f5a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011f5c:	7979      	ldrb	r1, [r7, #5]
 8011f5e:	7e3b      	ldrb	r3, [r7, #24]
 8011f60:	9303      	str	r3, [sp, #12]
 8011f62:	88fb      	ldrh	r3, [r7, #6]
 8011f64:	9302      	str	r3, [sp, #8]
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	9301      	str	r3, [sp, #4]
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	9300      	str	r3, [sp, #0]
 8011f6e:	2300      	movs	r3, #0
 8011f70:	2200      	movs	r2, #0
 8011f72:	68f8      	ldr	r0, [r7, #12]
 8011f74:	f002 fef3 	bl	8014d5e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8011f78:	2300      	movs	r3, #0
}
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	3710      	adds	r7, #16
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bd80      	pop	{r7, pc}

08011f82 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8011f82:	b580      	push	{r7, lr}
 8011f84:	b088      	sub	sp, #32
 8011f86:	af04      	add	r7, sp, #16
 8011f88:	60f8      	str	r0, [r7, #12]
 8011f8a:	60b9      	str	r1, [r7, #8]
 8011f8c:	4611      	mov	r1, r2
 8011f8e:	461a      	mov	r2, r3
 8011f90:	460b      	mov	r3, r1
 8011f92:	80fb      	strh	r3, [r7, #6]
 8011f94:	4613      	mov	r3, r2
 8011f96:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011f98:	7979      	ldrb	r1, [r7, #5]
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	9303      	str	r3, [sp, #12]
 8011f9e:	88fb      	ldrh	r3, [r7, #6]
 8011fa0:	9302      	str	r3, [sp, #8]
 8011fa2:	68bb      	ldr	r3, [r7, #8]
 8011fa4:	9301      	str	r3, [sp, #4]
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	9300      	str	r3, [sp, #0]
 8011faa:	2300      	movs	r3, #0
 8011fac:	2201      	movs	r2, #1
 8011fae:	68f8      	ldr	r0, [r7, #12]
 8011fb0:	f002 fed5 	bl	8014d5e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8011fb4:	2300      	movs	r3, #0

}
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	3710      	adds	r7, #16
 8011fba:	46bd      	mov	sp, r7
 8011fbc:	bd80      	pop	{r7, pc}

08011fbe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8011fbe:	b580      	push	{r7, lr}
 8011fc0:	b088      	sub	sp, #32
 8011fc2:	af04      	add	r7, sp, #16
 8011fc4:	60f8      	str	r0, [r7, #12]
 8011fc6:	60b9      	str	r1, [r7, #8]
 8011fc8:	4611      	mov	r1, r2
 8011fca:	461a      	mov	r2, r3
 8011fcc:	460b      	mov	r3, r1
 8011fce:	80fb      	strh	r3, [r7, #6]
 8011fd0:	4613      	mov	r3, r2
 8011fd2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d001      	beq.n	8011fe2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8011fde:	2300      	movs	r3, #0
 8011fe0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011fe2:	7979      	ldrb	r1, [r7, #5]
 8011fe4:	7e3b      	ldrb	r3, [r7, #24]
 8011fe6:	9303      	str	r3, [sp, #12]
 8011fe8:	88fb      	ldrh	r3, [r7, #6]
 8011fea:	9302      	str	r3, [sp, #8]
 8011fec:	68bb      	ldr	r3, [r7, #8]
 8011fee:	9301      	str	r3, [sp, #4]
 8011ff0:	2301      	movs	r3, #1
 8011ff2:	9300      	str	r3, [sp, #0]
 8011ff4:	2302      	movs	r3, #2
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	68f8      	ldr	r0, [r7, #12]
 8011ffa:	f002 feb0 	bl	8014d5e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8011ffe:	2300      	movs	r3, #0
}
 8012000:	4618      	mov	r0, r3
 8012002:	3710      	adds	r7, #16
 8012004:	46bd      	mov	sp, r7
 8012006:	bd80      	pop	{r7, pc}

08012008 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b088      	sub	sp, #32
 801200c:	af04      	add	r7, sp, #16
 801200e:	60f8      	str	r0, [r7, #12]
 8012010:	60b9      	str	r1, [r7, #8]
 8012012:	4611      	mov	r1, r2
 8012014:	461a      	mov	r2, r3
 8012016:	460b      	mov	r3, r1
 8012018:	80fb      	strh	r3, [r7, #6]
 801201a:	4613      	mov	r3, r2
 801201c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801201e:	7979      	ldrb	r1, [r7, #5]
 8012020:	2300      	movs	r3, #0
 8012022:	9303      	str	r3, [sp, #12]
 8012024:	88fb      	ldrh	r3, [r7, #6]
 8012026:	9302      	str	r3, [sp, #8]
 8012028:	68bb      	ldr	r3, [r7, #8]
 801202a:	9301      	str	r3, [sp, #4]
 801202c:	2301      	movs	r3, #1
 801202e:	9300      	str	r3, [sp, #0]
 8012030:	2302      	movs	r3, #2
 8012032:	2201      	movs	r2, #1
 8012034:	68f8      	ldr	r0, [r7, #12]
 8012036:	f002 fe92 	bl	8014d5e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801203a:	2300      	movs	r3, #0
}
 801203c:	4618      	mov	r0, r3
 801203e:	3710      	adds	r7, #16
 8012040:	46bd      	mov	sp, r7
 8012042:	bd80      	pop	{r7, pc}

08012044 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8012044:	b580      	push	{r7, lr}
 8012046:	b086      	sub	sp, #24
 8012048:	af04      	add	r7, sp, #16
 801204a:	6078      	str	r0, [r7, #4]
 801204c:	4608      	mov	r0, r1
 801204e:	4611      	mov	r1, r2
 8012050:	461a      	mov	r2, r3
 8012052:	4603      	mov	r3, r0
 8012054:	70fb      	strb	r3, [r7, #3]
 8012056:	460b      	mov	r3, r1
 8012058:	70bb      	strb	r3, [r7, #2]
 801205a:	4613      	mov	r3, r2
 801205c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 801205e:	7878      	ldrb	r0, [r7, #1]
 8012060:	78ba      	ldrb	r2, [r7, #2]
 8012062:	78f9      	ldrb	r1, [r7, #3]
 8012064:	8b3b      	ldrh	r3, [r7, #24]
 8012066:	9302      	str	r3, [sp, #8]
 8012068:	7d3b      	ldrb	r3, [r7, #20]
 801206a:	9301      	str	r3, [sp, #4]
 801206c:	7c3b      	ldrb	r3, [r7, #16]
 801206e:	9300      	str	r3, [sp, #0]
 8012070:	4603      	mov	r3, r0
 8012072:	6878      	ldr	r0, [r7, #4]
 8012074:	f002 fe37 	bl	8014ce6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8012078:	2300      	movs	r3, #0
}
 801207a:	4618      	mov	r0, r3
 801207c:	3708      	adds	r7, #8
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}

08012082 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8012082:	b580      	push	{r7, lr}
 8012084:	b082      	sub	sp, #8
 8012086:	af00      	add	r7, sp, #0
 8012088:	6078      	str	r0, [r7, #4]
 801208a:	460b      	mov	r3, r1
 801208c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801208e:	78fb      	ldrb	r3, [r7, #3]
 8012090:	4619      	mov	r1, r3
 8012092:	6878      	ldr	r0, [r7, #4]
 8012094:	f002 fe56 	bl	8014d44 <USBH_LL_ClosePipe>

  return USBH_OK;
 8012098:	2300      	movs	r3, #0
}
 801209a:	4618      	mov	r0, r3
 801209c:	3708      	adds	r7, #8
 801209e:	46bd      	mov	sp, r7
 80120a0:	bd80      	pop	{r7, pc}

080120a2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80120a2:	b580      	push	{r7, lr}
 80120a4:	b084      	sub	sp, #16
 80120a6:	af00      	add	r7, sp, #0
 80120a8:	6078      	str	r0, [r7, #4]
 80120aa:	460b      	mov	r3, r1
 80120ac:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80120ae:	6878      	ldr	r0, [r7, #4]
 80120b0:	f000 f836 	bl	8012120 <USBH_GetFreePipe>
 80120b4:	4603      	mov	r3, r0
 80120b6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80120b8:	89fb      	ldrh	r3, [r7, #14]
 80120ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80120be:	4293      	cmp	r3, r2
 80120c0:	d00a      	beq.n	80120d8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80120c2:	78fa      	ldrb	r2, [r7, #3]
 80120c4:	89fb      	ldrh	r3, [r7, #14]
 80120c6:	f003 030f 	and.w	r3, r3, #15
 80120ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80120ce:	6879      	ldr	r1, [r7, #4]
 80120d0:	33e0      	adds	r3, #224	@ 0xe0
 80120d2:	009b      	lsls	r3, r3, #2
 80120d4:	440b      	add	r3, r1
 80120d6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80120d8:	89fb      	ldrh	r3, [r7, #14]
 80120da:	b2db      	uxtb	r3, r3
}
 80120dc:	4618      	mov	r0, r3
 80120de:	3710      	adds	r7, #16
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}

080120e4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80120e4:	b480      	push	{r7}
 80120e6:	b083      	sub	sp, #12
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]
 80120ec:	460b      	mov	r3, r1
 80120ee:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80120f0:	78fb      	ldrb	r3, [r7, #3]
 80120f2:	2b0f      	cmp	r3, #15
 80120f4:	d80d      	bhi.n	8012112 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80120f6:	78fb      	ldrb	r3, [r7, #3]
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	33e0      	adds	r3, #224	@ 0xe0
 80120fc:	009b      	lsls	r3, r3, #2
 80120fe:	4413      	add	r3, r2
 8012100:	685a      	ldr	r2, [r3, #4]
 8012102:	78fb      	ldrb	r3, [r7, #3]
 8012104:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8012108:	6879      	ldr	r1, [r7, #4]
 801210a:	33e0      	adds	r3, #224	@ 0xe0
 801210c:	009b      	lsls	r3, r3, #2
 801210e:	440b      	add	r3, r1
 8012110:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8012112:	2300      	movs	r3, #0
}
 8012114:	4618      	mov	r0, r3
 8012116:	370c      	adds	r7, #12
 8012118:	46bd      	mov	sp, r7
 801211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801211e:	4770      	bx	lr

08012120 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8012120:	b480      	push	{r7}
 8012122:	b085      	sub	sp, #20
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8012128:	2300      	movs	r3, #0
 801212a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 801212c:	2300      	movs	r3, #0
 801212e:	73fb      	strb	r3, [r7, #15]
 8012130:	e00f      	b.n	8012152 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8012132:	7bfb      	ldrb	r3, [r7, #15]
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	33e0      	adds	r3, #224	@ 0xe0
 8012138:	009b      	lsls	r3, r3, #2
 801213a:	4413      	add	r3, r2
 801213c:	685b      	ldr	r3, [r3, #4]
 801213e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012142:	2b00      	cmp	r3, #0
 8012144:	d102      	bne.n	801214c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8012146:	7bfb      	ldrb	r3, [r7, #15]
 8012148:	b29b      	uxth	r3, r3
 801214a:	e007      	b.n	801215c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 801214c:	7bfb      	ldrb	r3, [r7, #15]
 801214e:	3301      	adds	r3, #1
 8012150:	73fb      	strb	r3, [r7, #15]
 8012152:	7bfb      	ldrb	r3, [r7, #15]
 8012154:	2b0f      	cmp	r3, #15
 8012156:	d9ec      	bls.n	8012132 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8012158:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 801215c:	4618      	mov	r0, r3
 801215e:	3714      	adds	r7, #20
 8012160:	46bd      	mov	sp, r7
 8012162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012166:	4770      	bx	lr

08012168 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012168:	b480      	push	{r7}
 801216a:	b087      	sub	sp, #28
 801216c:	af00      	add	r7, sp, #0
 801216e:	60f8      	str	r0, [r7, #12]
 8012170:	60b9      	str	r1, [r7, #8]
 8012172:	4613      	mov	r3, r2
 8012174:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012176:	2301      	movs	r3, #1
 8012178:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801217a:	2300      	movs	r3, #0
 801217c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801217e:	4b1f      	ldr	r3, [pc, #124]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 8012180:	7a5b      	ldrb	r3, [r3, #9]
 8012182:	b2db      	uxtb	r3, r3
 8012184:	2b00      	cmp	r3, #0
 8012186:	d131      	bne.n	80121ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012188:	4b1c      	ldr	r3, [pc, #112]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 801218a:	7a5b      	ldrb	r3, [r3, #9]
 801218c:	b2db      	uxtb	r3, r3
 801218e:	461a      	mov	r2, r3
 8012190:	4b1a      	ldr	r3, [pc, #104]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 8012192:	2100      	movs	r1, #0
 8012194:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012196:	4b19      	ldr	r3, [pc, #100]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 8012198:	7a5b      	ldrb	r3, [r3, #9]
 801219a:	b2db      	uxtb	r3, r3
 801219c:	4a17      	ldr	r2, [pc, #92]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 801219e:	009b      	lsls	r3, r3, #2
 80121a0:	4413      	add	r3, r2
 80121a2:	68fa      	ldr	r2, [r7, #12]
 80121a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80121a6:	4b15      	ldr	r3, [pc, #84]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 80121a8:	7a5b      	ldrb	r3, [r3, #9]
 80121aa:	b2db      	uxtb	r3, r3
 80121ac:	461a      	mov	r2, r3
 80121ae:	4b13      	ldr	r3, [pc, #76]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 80121b0:	4413      	add	r3, r2
 80121b2:	79fa      	ldrb	r2, [r7, #7]
 80121b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80121b6:	4b11      	ldr	r3, [pc, #68]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 80121b8:	7a5b      	ldrb	r3, [r3, #9]
 80121ba:	b2db      	uxtb	r3, r3
 80121bc:	1c5a      	adds	r2, r3, #1
 80121be:	b2d1      	uxtb	r1, r2
 80121c0:	4a0e      	ldr	r2, [pc, #56]	@ (80121fc <FATFS_LinkDriverEx+0x94>)
 80121c2:	7251      	strb	r1, [r2, #9]
 80121c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80121c6:	7dbb      	ldrb	r3, [r7, #22]
 80121c8:	3330      	adds	r3, #48	@ 0x30
 80121ca:	b2da      	uxtb	r2, r3
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80121d0:	68bb      	ldr	r3, [r7, #8]
 80121d2:	3301      	adds	r3, #1
 80121d4:	223a      	movs	r2, #58	@ 0x3a
 80121d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	3302      	adds	r3, #2
 80121dc:	222f      	movs	r2, #47	@ 0x2f
 80121de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80121e0:	68bb      	ldr	r3, [r7, #8]
 80121e2:	3303      	adds	r3, #3
 80121e4:	2200      	movs	r2, #0
 80121e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80121e8:	2300      	movs	r3, #0
 80121ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80121ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80121ee:	4618      	mov	r0, r3
 80121f0:	371c      	adds	r7, #28
 80121f2:	46bd      	mov	sp, r7
 80121f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f8:	4770      	bx	lr
 80121fa:	bf00      	nop
 80121fc:	20013054 	.word	0x20013054

08012200 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b082      	sub	sp, #8
 8012204:	af00      	add	r7, sp, #0
 8012206:	6078      	str	r0, [r7, #4]
 8012208:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801220a:	2200      	movs	r2, #0
 801220c:	6839      	ldr	r1, [r7, #0]
 801220e:	6878      	ldr	r0, [r7, #4]
 8012210:	f7ff ffaa 	bl	8012168 <FATFS_LinkDriverEx>
 8012214:	4603      	mov	r3, r0
}
 8012216:	4618      	mov	r0, r3
 8012218:	3708      	adds	r7, #8
 801221a:	46bd      	mov	sp, r7
 801221c:	bd80      	pop	{r7, pc}

0801221e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801221e:	b480      	push	{r7}
 8012220:	b085      	sub	sp, #20
 8012222:	af00      	add	r7, sp, #0
 8012224:	4603      	mov	r3, r0
 8012226:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012228:	2300      	movs	r3, #0
 801222a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801222c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012230:	2b84      	cmp	r3, #132	@ 0x84
 8012232:	d005      	beq.n	8012240 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012234:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	4413      	add	r3, r2
 801223c:	3303      	adds	r3, #3
 801223e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012240:	68fb      	ldr	r3, [r7, #12]
}
 8012242:	4618      	mov	r0, r3
 8012244:	3714      	adds	r7, #20
 8012246:	46bd      	mov	sp, r7
 8012248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801224c:	4770      	bx	lr

0801224e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 801224e:	b480      	push	{r7}
 8012250:	b083      	sub	sp, #12
 8012252:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012254:	f3ef 8305 	mrs	r3, IPSR
 8012258:	607b      	str	r3, [r7, #4]
  return(result);
 801225a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801225c:	2b00      	cmp	r3, #0
 801225e:	bf14      	ite	ne
 8012260:	2301      	movne	r3, #1
 8012262:	2300      	moveq	r3, #0
 8012264:	b2db      	uxtb	r3, r3
}
 8012266:	4618      	mov	r0, r3
 8012268:	370c      	adds	r7, #12
 801226a:	46bd      	mov	sp, r7
 801226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012270:	4770      	bx	lr

08012272 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012272:	b580      	push	{r7, lr}
 8012274:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012276:	f001 f9cd 	bl	8013614 <vTaskStartScheduler>
  
  return osOK;
 801227a:	2300      	movs	r3, #0
}
 801227c:	4618      	mov	r0, r3
 801227e:	bd80      	pop	{r7, pc}

08012280 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8012280:	b580      	push	{r7, lr}
 8012282:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8012284:	f001 fe2e 	bl	8013ee4 <xTaskGetSchedulerState>
 8012288:	4603      	mov	r3, r0
 801228a:	2b01      	cmp	r3, #1
 801228c:	d101      	bne.n	8012292 <osKernelRunning+0x12>
    return 0;
 801228e:	2300      	movs	r3, #0
 8012290:	e000      	b.n	8012294 <osKernelRunning+0x14>
  else
    return 1;
 8012292:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8012294:	4618      	mov	r0, r3
 8012296:	bd80      	pop	{r7, pc}

08012298 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 801229c:	f7ff ffd7 	bl	801224e <inHandlerMode>
 80122a0:	4603      	mov	r3, r0
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d003      	beq.n	80122ae <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80122a6:	f001 fad9 	bl	801385c <xTaskGetTickCountFromISR>
 80122aa:	4603      	mov	r3, r0
 80122ac:	e002      	b.n	80122b4 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80122ae:	f001 fac5 	bl	801383c <xTaskGetTickCount>
 80122b2:	4603      	mov	r3, r0
  }
}
 80122b4:	4618      	mov	r0, r3
 80122b6:	bd80      	pop	{r7, pc}

080122b8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80122b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80122ba:	b089      	sub	sp, #36	@ 0x24
 80122bc:	af04      	add	r7, sp, #16
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	695b      	ldr	r3, [r3, #20]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d020      	beq.n	801230c <osThreadCreate+0x54>
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	699b      	ldr	r3, [r3, #24]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d01c      	beq.n	801230c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	685c      	ldr	r4, [r3, #4]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	691e      	ldr	r6, [r3, #16]
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122e4:	4618      	mov	r0, r3
 80122e6:	f7ff ff9a 	bl	801221e <makeFreeRtosPriority>
 80122ea:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	695b      	ldr	r3, [r3, #20]
 80122f0:	687a      	ldr	r2, [r7, #4]
 80122f2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122f4:	9202      	str	r2, [sp, #8]
 80122f6:	9301      	str	r3, [sp, #4]
 80122f8:	9100      	str	r1, [sp, #0]
 80122fa:	683b      	ldr	r3, [r7, #0]
 80122fc:	4632      	mov	r2, r6
 80122fe:	4629      	mov	r1, r5
 8012300:	4620      	mov	r0, r4
 8012302:	f000 ffa5 	bl	8013250 <xTaskCreateStatic>
 8012306:	4603      	mov	r3, r0
 8012308:	60fb      	str	r3, [r7, #12]
 801230a:	e01c      	b.n	8012346 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	685c      	ldr	r4, [r3, #4]
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012318:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012320:	4618      	mov	r0, r3
 8012322:	f7ff ff7c 	bl	801221e <makeFreeRtosPriority>
 8012326:	4602      	mov	r2, r0
 8012328:	f107 030c 	add.w	r3, r7, #12
 801232c:	9301      	str	r3, [sp, #4]
 801232e:	9200      	str	r2, [sp, #0]
 8012330:	683b      	ldr	r3, [r7, #0]
 8012332:	4632      	mov	r2, r6
 8012334:	4629      	mov	r1, r5
 8012336:	4620      	mov	r0, r4
 8012338:	f000 fff0 	bl	801331c <xTaskCreate>
 801233c:	4603      	mov	r3, r0
 801233e:	2b01      	cmp	r3, #1
 8012340:	d001      	beq.n	8012346 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012342:	2300      	movs	r3, #0
 8012344:	e000      	b.n	8012348 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012346:	68fb      	ldr	r3, [r7, #12]
}
 8012348:	4618      	mov	r0, r3
 801234a:	3714      	adds	r7, #20
 801234c:	46bd      	mov	sp, r7
 801234e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012350 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b084      	sub	sp, #16
 8012354:	af00      	add	r7, sp, #0
 8012356:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	2b00      	cmp	r3, #0
 8012360:	d001      	beq.n	8012366 <osDelay+0x16>
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	e000      	b.n	8012368 <osDelay+0x18>
 8012366:	2301      	movs	r3, #1
 8012368:	4618      	mov	r0, r3
 801236a:	f001 f91b 	bl	80135a4 <vTaskDelay>
  
  return osOK;
 801236e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012370:	4618      	mov	r0, r3
 8012372:	3710      	adds	r7, #16
 8012374:	46bd      	mov	sp, r7
 8012376:	bd80      	pop	{r7, pc}

08012378 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8012378:	b590      	push	{r4, r7, lr}
 801237a:	b085      	sub	sp, #20
 801237c:	af02      	add	r7, sp, #8
 801237e:	6078      	str	r0, [r7, #4]
 8012380:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	689b      	ldr	r3, [r3, #8]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d011      	beq.n	80123ae <osMessageCreate+0x36>
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	68db      	ldr	r3, [r3, #12]
 801238e:	2b00      	cmp	r3, #0
 8012390:	d00d      	beq.n	80123ae <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	6818      	ldr	r0, [r3, #0]
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	6859      	ldr	r1, [r3, #4]
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	689a      	ldr	r2, [r3, #8]
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	68db      	ldr	r3, [r3, #12]
 80123a2:	2400      	movs	r4, #0
 80123a4:	9400      	str	r4, [sp, #0]
 80123a6:	f000 f9f9 	bl	801279c <xQueueGenericCreateStatic>
 80123aa:	4603      	mov	r3, r0
 80123ac:	e008      	b.n	80123c0 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	6818      	ldr	r0, [r3, #0]
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	685b      	ldr	r3, [r3, #4]
 80123b6:	2200      	movs	r2, #0
 80123b8:	4619      	mov	r1, r3
 80123ba:	f000 fa76 	bl	80128aa <xQueueGenericCreate>
 80123be:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80123c0:	4618      	mov	r0, r3
 80123c2:	370c      	adds	r7, #12
 80123c4:	46bd      	mov	sp, r7
 80123c6:	bd90      	pop	{r4, r7, pc}

080123c8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80123c8:	b580      	push	{r7, lr}
 80123ca:	b086      	sub	sp, #24
 80123cc:	af00      	add	r7, sp, #0
 80123ce:	60f8      	str	r0, [r7, #12]
 80123d0:	60b9      	str	r1, [r7, #8]
 80123d2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80123d4:	2300      	movs	r3, #0
 80123d6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80123dc:	697b      	ldr	r3, [r7, #20]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d101      	bne.n	80123e6 <osMessagePut+0x1e>
    ticks = 1;
 80123e2:	2301      	movs	r3, #1
 80123e4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80123e6:	f7ff ff32 	bl	801224e <inHandlerMode>
 80123ea:	4603      	mov	r3, r0
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d018      	beq.n	8012422 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80123f0:	f107 0210 	add.w	r2, r7, #16
 80123f4:	f107 0108 	add.w	r1, r7, #8
 80123f8:	2300      	movs	r3, #0
 80123fa:	68f8      	ldr	r0, [r7, #12]
 80123fc:	f000 fbc2 	bl	8012b84 <xQueueGenericSendFromISR>
 8012400:	4603      	mov	r3, r0
 8012402:	2b01      	cmp	r3, #1
 8012404:	d001      	beq.n	801240a <osMessagePut+0x42>
      return osErrorOS;
 8012406:	23ff      	movs	r3, #255	@ 0xff
 8012408:	e018      	b.n	801243c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801240a:	693b      	ldr	r3, [r7, #16]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d014      	beq.n	801243a <osMessagePut+0x72>
 8012410:	4b0c      	ldr	r3, [pc, #48]	@ (8012444 <osMessagePut+0x7c>)
 8012412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012416:	601a      	str	r2, [r3, #0]
 8012418:	f3bf 8f4f 	dsb	sy
 801241c:	f3bf 8f6f 	isb	sy
 8012420:	e00b      	b.n	801243a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8012422:	f107 0108 	add.w	r1, r7, #8
 8012426:	2300      	movs	r3, #0
 8012428:	697a      	ldr	r2, [r7, #20]
 801242a:	68f8      	ldr	r0, [r7, #12]
 801242c:	f000 faa0 	bl	8012970 <xQueueGenericSend>
 8012430:	4603      	mov	r3, r0
 8012432:	2b01      	cmp	r3, #1
 8012434:	d001      	beq.n	801243a <osMessagePut+0x72>
      return osErrorOS;
 8012436:	23ff      	movs	r3, #255	@ 0xff
 8012438:	e000      	b.n	801243c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 801243a:	2300      	movs	r3, #0
}
 801243c:	4618      	mov	r0, r3
 801243e:	3718      	adds	r7, #24
 8012440:	46bd      	mov	sp, r7
 8012442:	bd80      	pop	{r7, pc}
 8012444:	e000ed04 	.word	0xe000ed04

08012448 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8012448:	b590      	push	{r4, r7, lr}
 801244a:	b08b      	sub	sp, #44	@ 0x2c
 801244c:	af00      	add	r7, sp, #0
 801244e:	60f8      	str	r0, [r7, #12]
 8012450:	60b9      	str	r1, [r7, #8]
 8012452:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8012454:	68bb      	ldr	r3, [r7, #8]
 8012456:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8012458:	2300      	movs	r3, #0
 801245a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d10a      	bne.n	8012478 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8012462:	2380      	movs	r3, #128	@ 0x80
 8012464:	617b      	str	r3, [r7, #20]
    return event;
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	461c      	mov	r4, r3
 801246a:	f107 0314 	add.w	r3, r7, #20
 801246e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012472:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012476:	e054      	b.n	8012522 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8012478:	2300      	movs	r3, #0
 801247a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 801247c:	2300      	movs	r3, #0
 801247e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012486:	d103      	bne.n	8012490 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8012488:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801248c:	627b      	str	r3, [r7, #36]	@ 0x24
 801248e:	e009      	b.n	80124a4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d006      	beq.n	80124a4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801249a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801249c:	2b00      	cmp	r3, #0
 801249e:	d101      	bne.n	80124a4 <osMessageGet+0x5c>
      ticks = 1;
 80124a0:	2301      	movs	r3, #1
 80124a2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80124a4:	f7ff fed3 	bl	801224e <inHandlerMode>
 80124a8:	4603      	mov	r3, r0
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d01c      	beq.n	80124e8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80124ae:	f107 0220 	add.w	r2, r7, #32
 80124b2:	f107 0314 	add.w	r3, r7, #20
 80124b6:	3304      	adds	r3, #4
 80124b8:	4619      	mov	r1, r3
 80124ba:	68b8      	ldr	r0, [r7, #8]
 80124bc:	f000 fcee 	bl	8012e9c <xQueueReceiveFromISR>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b01      	cmp	r3, #1
 80124c4:	d102      	bne.n	80124cc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80124c6:	2310      	movs	r3, #16
 80124c8:	617b      	str	r3, [r7, #20]
 80124ca:	e001      	b.n	80124d0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80124cc:	2300      	movs	r3, #0
 80124ce:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80124d0:	6a3b      	ldr	r3, [r7, #32]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d01d      	beq.n	8012512 <osMessageGet+0xca>
 80124d6:	4b15      	ldr	r3, [pc, #84]	@ (801252c <osMessageGet+0xe4>)
 80124d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80124dc:	601a      	str	r2, [r3, #0]
 80124de:	f3bf 8f4f 	dsb	sy
 80124e2:	f3bf 8f6f 	isb	sy
 80124e6:	e014      	b.n	8012512 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80124e8:	f107 0314 	add.w	r3, r7, #20
 80124ec:	3304      	adds	r3, #4
 80124ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124f0:	4619      	mov	r1, r3
 80124f2:	68b8      	ldr	r0, [r7, #8]
 80124f4:	f000 fbea 	bl	8012ccc <xQueueReceive>
 80124f8:	4603      	mov	r3, r0
 80124fa:	2b01      	cmp	r3, #1
 80124fc:	d102      	bne.n	8012504 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80124fe:	2310      	movs	r3, #16
 8012500:	617b      	str	r3, [r7, #20]
 8012502:	e006      	b.n	8012512 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012506:	2b00      	cmp	r3, #0
 8012508:	d101      	bne.n	801250e <osMessageGet+0xc6>
 801250a:	2300      	movs	r3, #0
 801250c:	e000      	b.n	8012510 <osMessageGet+0xc8>
 801250e:	2340      	movs	r3, #64	@ 0x40
 8012510:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	461c      	mov	r4, r3
 8012516:	f107 0314 	add.w	r3, r7, #20
 801251a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801251e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012522:	68f8      	ldr	r0, [r7, #12]
 8012524:	372c      	adds	r7, #44	@ 0x2c
 8012526:	46bd      	mov	sp, r7
 8012528:	bd90      	pop	{r4, r7, pc}
 801252a:	bf00      	nop
 801252c:	e000ed04 	.word	0xe000ed04

08012530 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8012530:	b580      	push	{r7, lr}
 8012532:	b082      	sub	sp, #8
 8012534:	af00      	add	r7, sp, #0
 8012536:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8012538:	f7ff fe89 	bl	801224e <inHandlerMode>
 801253c:	4603      	mov	r3, r0
 801253e:	2b00      	cmp	r3, #0
 8012540:	d004      	beq.n	801254c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8012542:	6878      	ldr	r0, [r7, #4]
 8012544:	f000 fd53 	bl	8012fee <uxQueueMessagesWaitingFromISR>
 8012548:	4603      	mov	r3, r0
 801254a:	e003      	b.n	8012554 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f000 fd2d 	bl	8012fac <uxQueueMessagesWaiting>
 8012552:	4603      	mov	r3, r0
  }
}
 8012554:	4618      	mov	r0, r3
 8012556:	3708      	adds	r7, #8
 8012558:	46bd      	mov	sp, r7
 801255a:	bd80      	pop	{r7, pc}

0801255c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801255c:	b480      	push	{r7}
 801255e:	b083      	sub	sp, #12
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	f103 0208 	add.w	r2, r3, #8
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012574:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f103 0208 	add.w	r2, r3, #8
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	f103 0208 	add.w	r2, r3, #8
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	2200      	movs	r2, #0
 801258e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012590:	bf00      	nop
 8012592:	370c      	adds	r7, #12
 8012594:	46bd      	mov	sp, r7
 8012596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801259a:	4770      	bx	lr

0801259c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801259c:	b480      	push	{r7}
 801259e:	b083      	sub	sp, #12
 80125a0:	af00      	add	r7, sp, #0
 80125a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	2200      	movs	r2, #0
 80125a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80125aa:	bf00      	nop
 80125ac:	370c      	adds	r7, #12
 80125ae:	46bd      	mov	sp, r7
 80125b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125b4:	4770      	bx	lr

080125b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80125b6:	b480      	push	{r7}
 80125b8:	b085      	sub	sp, #20
 80125ba:	af00      	add	r7, sp, #0
 80125bc:	6078      	str	r0, [r7, #4]
 80125be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	685b      	ldr	r3, [r3, #4]
 80125c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	68fa      	ldr	r2, [r7, #12]
 80125ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	689a      	ldr	r2, [r3, #8]
 80125d0:	683b      	ldr	r3, [r7, #0]
 80125d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	689b      	ldr	r3, [r3, #8]
 80125d8:	683a      	ldr	r2, [r7, #0]
 80125da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	683a      	ldr	r2, [r7, #0]
 80125e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80125e2:	683b      	ldr	r3, [r7, #0]
 80125e4:	687a      	ldr	r2, [r7, #4]
 80125e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	1c5a      	adds	r2, r3, #1
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	601a      	str	r2, [r3, #0]
}
 80125f2:	bf00      	nop
 80125f4:	3714      	adds	r7, #20
 80125f6:	46bd      	mov	sp, r7
 80125f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125fc:	4770      	bx	lr

080125fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80125fe:	b480      	push	{r7}
 8012600:	b085      	sub	sp, #20
 8012602:	af00      	add	r7, sp, #0
 8012604:	6078      	str	r0, [r7, #4]
 8012606:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012608:	683b      	ldr	r3, [r7, #0]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801260e:	68bb      	ldr	r3, [r7, #8]
 8012610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012614:	d103      	bne.n	801261e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	691b      	ldr	r3, [r3, #16]
 801261a:	60fb      	str	r3, [r7, #12]
 801261c:	e00c      	b.n	8012638 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	3308      	adds	r3, #8
 8012622:	60fb      	str	r3, [r7, #12]
 8012624:	e002      	b.n	801262c <vListInsert+0x2e>
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	685b      	ldr	r3, [r3, #4]
 801262a:	60fb      	str	r3, [r7, #12]
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	68ba      	ldr	r2, [r7, #8]
 8012634:	429a      	cmp	r2, r3
 8012636:	d2f6      	bcs.n	8012626 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	685a      	ldr	r2, [r3, #4]
 801263c:	683b      	ldr	r3, [r7, #0]
 801263e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012640:	683b      	ldr	r3, [r7, #0]
 8012642:	685b      	ldr	r3, [r3, #4]
 8012644:	683a      	ldr	r2, [r7, #0]
 8012646:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012648:	683b      	ldr	r3, [r7, #0]
 801264a:	68fa      	ldr	r2, [r7, #12]
 801264c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	683a      	ldr	r2, [r7, #0]
 8012652:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012654:	683b      	ldr	r3, [r7, #0]
 8012656:	687a      	ldr	r2, [r7, #4]
 8012658:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	1c5a      	adds	r2, r3, #1
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	601a      	str	r2, [r3, #0]
}
 8012664:	bf00      	nop
 8012666:	3714      	adds	r7, #20
 8012668:	46bd      	mov	sp, r7
 801266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266e:	4770      	bx	lr

08012670 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012670:	b480      	push	{r7}
 8012672:	b085      	sub	sp, #20
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	691b      	ldr	r3, [r3, #16]
 801267c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	685b      	ldr	r3, [r3, #4]
 8012682:	687a      	ldr	r2, [r7, #4]
 8012684:	6892      	ldr	r2, [r2, #8]
 8012686:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	689b      	ldr	r3, [r3, #8]
 801268c:	687a      	ldr	r2, [r7, #4]
 801268e:	6852      	ldr	r2, [r2, #4]
 8012690:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	685b      	ldr	r3, [r3, #4]
 8012696:	687a      	ldr	r2, [r7, #4]
 8012698:	429a      	cmp	r2, r3
 801269a:	d103      	bne.n	80126a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	689a      	ldr	r2, [r3, #8]
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2200      	movs	r2, #0
 80126a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	1e5a      	subs	r2, r3, #1
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	681b      	ldr	r3, [r3, #0]
}
 80126b8:	4618      	mov	r0, r3
 80126ba:	3714      	adds	r7, #20
 80126bc:	46bd      	mov	sp, r7
 80126be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c2:	4770      	bx	lr

080126c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80126c4:	b580      	push	{r7, lr}
 80126c6:	b084      	sub	sp, #16
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
 80126cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d10d      	bne.n	80126f4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80126d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126dc:	b672      	cpsid	i
 80126de:	f383 8811 	msr	BASEPRI, r3
 80126e2:	f3bf 8f6f 	isb	sy
 80126e6:	f3bf 8f4f 	dsb	sy
 80126ea:	b662      	cpsie	i
 80126ec:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80126ee:	bf00      	nop
 80126f0:	bf00      	nop
 80126f2:	e7fd      	b.n	80126f0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80126f4:	f001 fe12 	bl	801431c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	681a      	ldr	r2, [r3, #0]
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012700:	68f9      	ldr	r1, [r7, #12]
 8012702:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012704:	fb01 f303 	mul.w	r3, r1, r3
 8012708:	441a      	add	r2, r3
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	2200      	movs	r2, #0
 8012712:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	681a      	ldr	r2, [r3, #0]
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	681a      	ldr	r2, [r3, #0]
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012724:	3b01      	subs	r3, #1
 8012726:	68f9      	ldr	r1, [r7, #12]
 8012728:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801272a:	fb01 f303 	mul.w	r3, r1, r3
 801272e:	441a      	add	r2, r3
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	22ff      	movs	r2, #255	@ 0xff
 8012738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	22ff      	movs	r2, #255	@ 0xff
 8012740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d114      	bne.n	8012774 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	691b      	ldr	r3, [r3, #16]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d01a      	beq.n	8012788 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	3310      	adds	r3, #16
 8012756:	4618      	mov	r0, r3
 8012758:	f001 f9fa 	bl	8013b50 <xTaskRemoveFromEventList>
 801275c:	4603      	mov	r3, r0
 801275e:	2b00      	cmp	r3, #0
 8012760:	d012      	beq.n	8012788 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012762:	4b0d      	ldr	r3, [pc, #52]	@ (8012798 <xQueueGenericReset+0xd4>)
 8012764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012768:	601a      	str	r2, [r3, #0]
 801276a:	f3bf 8f4f 	dsb	sy
 801276e:	f3bf 8f6f 	isb	sy
 8012772:	e009      	b.n	8012788 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	3310      	adds	r3, #16
 8012778:	4618      	mov	r0, r3
 801277a:	f7ff feef 	bl	801255c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	3324      	adds	r3, #36	@ 0x24
 8012782:	4618      	mov	r0, r3
 8012784:	f7ff feea 	bl	801255c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012788:	f001 fdfe 	bl	8014388 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801278c:	2301      	movs	r3, #1
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
 8012796:	bf00      	nop
 8012798:	e000ed04 	.word	0xe000ed04

0801279c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801279c:	b580      	push	{r7, lr}
 801279e:	b08e      	sub	sp, #56	@ 0x38
 80127a0:	af02      	add	r7, sp, #8
 80127a2:	60f8      	str	r0, [r7, #12]
 80127a4:	60b9      	str	r1, [r7, #8]
 80127a6:	607a      	str	r2, [r7, #4]
 80127a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d10d      	bne.n	80127cc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80127b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127b4:	b672      	cpsid	i
 80127b6:	f383 8811 	msr	BASEPRI, r3
 80127ba:	f3bf 8f6f 	isb	sy
 80127be:	f3bf 8f4f 	dsb	sy
 80127c2:	b662      	cpsie	i
 80127c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80127c6:	bf00      	nop
 80127c8:	bf00      	nop
 80127ca:	e7fd      	b.n	80127c8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80127cc:	683b      	ldr	r3, [r7, #0]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d10d      	bne.n	80127ee <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80127d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127d6:	b672      	cpsid	i
 80127d8:	f383 8811 	msr	BASEPRI, r3
 80127dc:	f3bf 8f6f 	isb	sy
 80127e0:	f3bf 8f4f 	dsb	sy
 80127e4:	b662      	cpsie	i
 80127e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80127e8:	bf00      	nop
 80127ea:	bf00      	nop
 80127ec:	e7fd      	b.n	80127ea <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d002      	beq.n	80127fa <xQueueGenericCreateStatic+0x5e>
 80127f4:	68bb      	ldr	r3, [r7, #8]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d001      	beq.n	80127fe <xQueueGenericCreateStatic+0x62>
 80127fa:	2301      	movs	r3, #1
 80127fc:	e000      	b.n	8012800 <xQueueGenericCreateStatic+0x64>
 80127fe:	2300      	movs	r3, #0
 8012800:	2b00      	cmp	r3, #0
 8012802:	d10d      	bne.n	8012820 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8012804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012808:	b672      	cpsid	i
 801280a:	f383 8811 	msr	BASEPRI, r3
 801280e:	f3bf 8f6f 	isb	sy
 8012812:	f3bf 8f4f 	dsb	sy
 8012816:	b662      	cpsie	i
 8012818:	623b      	str	r3, [r7, #32]
}
 801281a:	bf00      	nop
 801281c:	bf00      	nop
 801281e:	e7fd      	b.n	801281c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d102      	bne.n	801282c <xQueueGenericCreateStatic+0x90>
 8012826:	68bb      	ldr	r3, [r7, #8]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d101      	bne.n	8012830 <xQueueGenericCreateStatic+0x94>
 801282c:	2301      	movs	r3, #1
 801282e:	e000      	b.n	8012832 <xQueueGenericCreateStatic+0x96>
 8012830:	2300      	movs	r3, #0
 8012832:	2b00      	cmp	r3, #0
 8012834:	d10d      	bne.n	8012852 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8012836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801283a:	b672      	cpsid	i
 801283c:	f383 8811 	msr	BASEPRI, r3
 8012840:	f3bf 8f6f 	isb	sy
 8012844:	f3bf 8f4f 	dsb	sy
 8012848:	b662      	cpsie	i
 801284a:	61fb      	str	r3, [r7, #28]
}
 801284c:	bf00      	nop
 801284e:	bf00      	nop
 8012850:	e7fd      	b.n	801284e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012852:	2348      	movs	r3, #72	@ 0x48
 8012854:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012856:	697b      	ldr	r3, [r7, #20]
 8012858:	2b48      	cmp	r3, #72	@ 0x48
 801285a:	d00d      	beq.n	8012878 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 801285c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012860:	b672      	cpsid	i
 8012862:	f383 8811 	msr	BASEPRI, r3
 8012866:	f3bf 8f6f 	isb	sy
 801286a:	f3bf 8f4f 	dsb	sy
 801286e:	b662      	cpsie	i
 8012870:	61bb      	str	r3, [r7, #24]
}
 8012872:	bf00      	nop
 8012874:	bf00      	nop
 8012876:	e7fd      	b.n	8012874 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012878:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801287a:	683b      	ldr	r3, [r7, #0]
 801287c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801287e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012880:	2b00      	cmp	r3, #0
 8012882:	d00d      	beq.n	80128a0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012886:	2201      	movs	r2, #1
 8012888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801288c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012892:	9300      	str	r3, [sp, #0]
 8012894:	4613      	mov	r3, r2
 8012896:	687a      	ldr	r2, [r7, #4]
 8012898:	68b9      	ldr	r1, [r7, #8]
 801289a:	68f8      	ldr	r0, [r7, #12]
 801289c:	f000 f848 	bl	8012930 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80128a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80128a2:	4618      	mov	r0, r3
 80128a4:	3730      	adds	r7, #48	@ 0x30
 80128a6:	46bd      	mov	sp, r7
 80128a8:	bd80      	pop	{r7, pc}

080128aa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80128aa:	b580      	push	{r7, lr}
 80128ac:	b08a      	sub	sp, #40	@ 0x28
 80128ae:	af02      	add	r7, sp, #8
 80128b0:	60f8      	str	r0, [r7, #12]
 80128b2:	60b9      	str	r1, [r7, #8]
 80128b4:	4613      	mov	r3, r2
 80128b6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d10d      	bne.n	80128da <xQueueGenericCreate+0x30>
	__asm volatile
 80128be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128c2:	b672      	cpsid	i
 80128c4:	f383 8811 	msr	BASEPRI, r3
 80128c8:	f3bf 8f6f 	isb	sy
 80128cc:	f3bf 8f4f 	dsb	sy
 80128d0:	b662      	cpsie	i
 80128d2:	613b      	str	r3, [r7, #16]
}
 80128d4:	bf00      	nop
 80128d6:	bf00      	nop
 80128d8:	e7fd      	b.n	80128d6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80128da:	68bb      	ldr	r3, [r7, #8]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d102      	bne.n	80128e6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80128e0:	2300      	movs	r3, #0
 80128e2:	61fb      	str	r3, [r7, #28]
 80128e4:	e004      	b.n	80128f0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	68ba      	ldr	r2, [r7, #8]
 80128ea:	fb02 f303 	mul.w	r3, r2, r3
 80128ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80128f0:	69fb      	ldr	r3, [r7, #28]
 80128f2:	3348      	adds	r3, #72	@ 0x48
 80128f4:	4618      	mov	r0, r3
 80128f6:	f001 fe3f 	bl	8014578 <pvPortMalloc>
 80128fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80128fc:	69bb      	ldr	r3, [r7, #24]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d011      	beq.n	8012926 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012902:	69bb      	ldr	r3, [r7, #24]
 8012904:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	3348      	adds	r3, #72	@ 0x48
 801290a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801290c:	69bb      	ldr	r3, [r7, #24]
 801290e:	2200      	movs	r2, #0
 8012910:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012914:	79fa      	ldrb	r2, [r7, #7]
 8012916:	69bb      	ldr	r3, [r7, #24]
 8012918:	9300      	str	r3, [sp, #0]
 801291a:	4613      	mov	r3, r2
 801291c:	697a      	ldr	r2, [r7, #20]
 801291e:	68b9      	ldr	r1, [r7, #8]
 8012920:	68f8      	ldr	r0, [r7, #12]
 8012922:	f000 f805 	bl	8012930 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012926:	69bb      	ldr	r3, [r7, #24]
	}
 8012928:	4618      	mov	r0, r3
 801292a:	3720      	adds	r7, #32
 801292c:	46bd      	mov	sp, r7
 801292e:	bd80      	pop	{r7, pc}

08012930 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	60f8      	str	r0, [r7, #12]
 8012938:	60b9      	str	r1, [r7, #8]
 801293a:	607a      	str	r2, [r7, #4]
 801293c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801293e:	68bb      	ldr	r3, [r7, #8]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d103      	bne.n	801294c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012944:	69bb      	ldr	r3, [r7, #24]
 8012946:	69ba      	ldr	r2, [r7, #24]
 8012948:	601a      	str	r2, [r3, #0]
 801294a:	e002      	b.n	8012952 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801294c:	69bb      	ldr	r3, [r7, #24]
 801294e:	687a      	ldr	r2, [r7, #4]
 8012950:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012952:	69bb      	ldr	r3, [r7, #24]
 8012954:	68fa      	ldr	r2, [r7, #12]
 8012956:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012958:	69bb      	ldr	r3, [r7, #24]
 801295a:	68ba      	ldr	r2, [r7, #8]
 801295c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801295e:	2101      	movs	r1, #1
 8012960:	69b8      	ldr	r0, [r7, #24]
 8012962:	f7ff feaf 	bl	80126c4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012966:	bf00      	nop
 8012968:	3710      	adds	r7, #16
 801296a:	46bd      	mov	sp, r7
 801296c:	bd80      	pop	{r7, pc}
	...

08012970 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b08e      	sub	sp, #56	@ 0x38
 8012974:	af00      	add	r7, sp, #0
 8012976:	60f8      	str	r0, [r7, #12]
 8012978:	60b9      	str	r1, [r7, #8]
 801297a:	607a      	str	r2, [r7, #4]
 801297c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801297e:	2300      	movs	r3, #0
 8012980:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012988:	2b00      	cmp	r3, #0
 801298a:	d10d      	bne.n	80129a8 <xQueueGenericSend+0x38>
	__asm volatile
 801298c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012990:	b672      	cpsid	i
 8012992:	f383 8811 	msr	BASEPRI, r3
 8012996:	f3bf 8f6f 	isb	sy
 801299a:	f3bf 8f4f 	dsb	sy
 801299e:	b662      	cpsie	i
 80129a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80129a2:	bf00      	nop
 80129a4:	bf00      	nop
 80129a6:	e7fd      	b.n	80129a4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80129a8:	68bb      	ldr	r3, [r7, #8]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d103      	bne.n	80129b6 <xQueueGenericSend+0x46>
 80129ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d101      	bne.n	80129ba <xQueueGenericSend+0x4a>
 80129b6:	2301      	movs	r3, #1
 80129b8:	e000      	b.n	80129bc <xQueueGenericSend+0x4c>
 80129ba:	2300      	movs	r3, #0
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d10d      	bne.n	80129dc <xQueueGenericSend+0x6c>
	__asm volatile
 80129c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129c4:	b672      	cpsid	i
 80129c6:	f383 8811 	msr	BASEPRI, r3
 80129ca:	f3bf 8f6f 	isb	sy
 80129ce:	f3bf 8f4f 	dsb	sy
 80129d2:	b662      	cpsie	i
 80129d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80129d6:	bf00      	nop
 80129d8:	bf00      	nop
 80129da:	e7fd      	b.n	80129d8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80129dc:	683b      	ldr	r3, [r7, #0]
 80129de:	2b02      	cmp	r3, #2
 80129e0:	d103      	bne.n	80129ea <xQueueGenericSend+0x7a>
 80129e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80129e6:	2b01      	cmp	r3, #1
 80129e8:	d101      	bne.n	80129ee <xQueueGenericSend+0x7e>
 80129ea:	2301      	movs	r3, #1
 80129ec:	e000      	b.n	80129f0 <xQueueGenericSend+0x80>
 80129ee:	2300      	movs	r3, #0
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d10d      	bne.n	8012a10 <xQueueGenericSend+0xa0>
	__asm volatile
 80129f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129f8:	b672      	cpsid	i
 80129fa:	f383 8811 	msr	BASEPRI, r3
 80129fe:	f3bf 8f6f 	isb	sy
 8012a02:	f3bf 8f4f 	dsb	sy
 8012a06:	b662      	cpsie	i
 8012a08:	623b      	str	r3, [r7, #32]
}
 8012a0a:	bf00      	nop
 8012a0c:	bf00      	nop
 8012a0e:	e7fd      	b.n	8012a0c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012a10:	f001 fa68 	bl	8013ee4 <xTaskGetSchedulerState>
 8012a14:	4603      	mov	r3, r0
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d102      	bne.n	8012a20 <xQueueGenericSend+0xb0>
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d101      	bne.n	8012a24 <xQueueGenericSend+0xb4>
 8012a20:	2301      	movs	r3, #1
 8012a22:	e000      	b.n	8012a26 <xQueueGenericSend+0xb6>
 8012a24:	2300      	movs	r3, #0
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d10d      	bne.n	8012a46 <xQueueGenericSend+0xd6>
	__asm volatile
 8012a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a2e:	b672      	cpsid	i
 8012a30:	f383 8811 	msr	BASEPRI, r3
 8012a34:	f3bf 8f6f 	isb	sy
 8012a38:	f3bf 8f4f 	dsb	sy
 8012a3c:	b662      	cpsie	i
 8012a3e:	61fb      	str	r3, [r7, #28]
}
 8012a40:	bf00      	nop
 8012a42:	bf00      	nop
 8012a44:	e7fd      	b.n	8012a42 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012a46:	f001 fc69 	bl	801431c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d302      	bcc.n	8012a5c <xQueueGenericSend+0xec>
 8012a56:	683b      	ldr	r3, [r7, #0]
 8012a58:	2b02      	cmp	r3, #2
 8012a5a:	d129      	bne.n	8012ab0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012a5c:	683a      	ldr	r2, [r7, #0]
 8012a5e:	68b9      	ldr	r1, [r7, #8]
 8012a60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012a62:	f000 fae5 	bl	8013030 <prvCopyDataToQueue>
 8012a66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d010      	beq.n	8012a92 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a72:	3324      	adds	r3, #36	@ 0x24
 8012a74:	4618      	mov	r0, r3
 8012a76:	f001 f86b 	bl	8013b50 <xTaskRemoveFromEventList>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d013      	beq.n	8012aa8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012a80:	4b3f      	ldr	r3, [pc, #252]	@ (8012b80 <xQueueGenericSend+0x210>)
 8012a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a86:	601a      	str	r2, [r3, #0]
 8012a88:	f3bf 8f4f 	dsb	sy
 8012a8c:	f3bf 8f6f 	isb	sy
 8012a90:	e00a      	b.n	8012aa8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d007      	beq.n	8012aa8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012a98:	4b39      	ldr	r3, [pc, #228]	@ (8012b80 <xQueueGenericSend+0x210>)
 8012a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a9e:	601a      	str	r2, [r3, #0]
 8012aa0:	f3bf 8f4f 	dsb	sy
 8012aa4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012aa8:	f001 fc6e 	bl	8014388 <vPortExitCritical>
				return pdPASS;
 8012aac:	2301      	movs	r3, #1
 8012aae:	e063      	b.n	8012b78 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d103      	bne.n	8012abe <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012ab6:	f001 fc67 	bl	8014388 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012aba:	2300      	movs	r3, #0
 8012abc:	e05c      	b.n	8012b78 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d106      	bne.n	8012ad2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012ac4:	f107 0314 	add.w	r3, r7, #20
 8012ac8:	4618      	mov	r0, r3
 8012aca:	f001 f8a7 	bl	8013c1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012ace:	2301      	movs	r3, #1
 8012ad0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012ad2:	f001 fc59 	bl	8014388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012ad6:	f000 fe03 	bl	80136e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012ada:	f001 fc1f 	bl	801431c <vPortEnterCritical>
 8012ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ae0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012ae4:	b25b      	sxtb	r3, r3
 8012ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012aea:	d103      	bne.n	8012af4 <xQueueGenericSend+0x184>
 8012aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012aee:	2200      	movs	r2, #0
 8012af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012afa:	b25b      	sxtb	r3, r3
 8012afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012b00:	d103      	bne.n	8012b0a <xQueueGenericSend+0x19a>
 8012b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b04:	2200      	movs	r2, #0
 8012b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012b0a:	f001 fc3d 	bl	8014388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012b0e:	1d3a      	adds	r2, r7, #4
 8012b10:	f107 0314 	add.w	r3, r7, #20
 8012b14:	4611      	mov	r1, r2
 8012b16:	4618      	mov	r0, r3
 8012b18:	f001 f896 	bl	8013c48 <xTaskCheckForTimeOut>
 8012b1c:	4603      	mov	r3, r0
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d124      	bne.n	8012b6c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012b22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012b24:	f000 fb7c 	bl	8013220 <prvIsQueueFull>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d018      	beq.n	8012b60 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b30:	3310      	adds	r3, #16
 8012b32:	687a      	ldr	r2, [r7, #4]
 8012b34:	4611      	mov	r1, r2
 8012b36:	4618      	mov	r0, r3
 8012b38:	f000 ffe2 	bl	8013b00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012b3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012b3e:	f000 fb07 	bl	8013150 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012b42:	f000 fddb 	bl	80136fc <xTaskResumeAll>
 8012b46:	4603      	mov	r3, r0
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	f47f af7c 	bne.w	8012a46 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8012b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8012b80 <xQueueGenericSend+0x210>)
 8012b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012b54:	601a      	str	r2, [r3, #0]
 8012b56:	f3bf 8f4f 	dsb	sy
 8012b5a:	f3bf 8f6f 	isb	sy
 8012b5e:	e772      	b.n	8012a46 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012b60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012b62:	f000 faf5 	bl	8013150 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012b66:	f000 fdc9 	bl	80136fc <xTaskResumeAll>
 8012b6a:	e76c      	b.n	8012a46 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012b6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012b6e:	f000 faef 	bl	8013150 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012b72:	f000 fdc3 	bl	80136fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012b76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012b78:	4618      	mov	r0, r3
 8012b7a:	3738      	adds	r7, #56	@ 0x38
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	bd80      	pop	{r7, pc}
 8012b80:	e000ed04 	.word	0xe000ed04

08012b84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b08e      	sub	sp, #56	@ 0x38
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	60f8      	str	r0, [r7, #12]
 8012b8c:	60b9      	str	r1, [r7, #8]
 8012b8e:	607a      	str	r2, [r7, #4]
 8012b90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d10d      	bne.n	8012bb8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8012b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ba0:	b672      	cpsid	i
 8012ba2:	f383 8811 	msr	BASEPRI, r3
 8012ba6:	f3bf 8f6f 	isb	sy
 8012baa:	f3bf 8f4f 	dsb	sy
 8012bae:	b662      	cpsie	i
 8012bb0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012bb2:	bf00      	nop
 8012bb4:	bf00      	nop
 8012bb6:	e7fd      	b.n	8012bb4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012bb8:	68bb      	ldr	r3, [r7, #8]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d103      	bne.n	8012bc6 <xQueueGenericSendFromISR+0x42>
 8012bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d101      	bne.n	8012bca <xQueueGenericSendFromISR+0x46>
 8012bc6:	2301      	movs	r3, #1
 8012bc8:	e000      	b.n	8012bcc <xQueueGenericSendFromISR+0x48>
 8012bca:	2300      	movs	r3, #0
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d10d      	bne.n	8012bec <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8012bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bd4:	b672      	cpsid	i
 8012bd6:	f383 8811 	msr	BASEPRI, r3
 8012bda:	f3bf 8f6f 	isb	sy
 8012bde:	f3bf 8f4f 	dsb	sy
 8012be2:	b662      	cpsie	i
 8012be4:	623b      	str	r3, [r7, #32]
}
 8012be6:	bf00      	nop
 8012be8:	bf00      	nop
 8012bea:	e7fd      	b.n	8012be8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012bec:	683b      	ldr	r3, [r7, #0]
 8012bee:	2b02      	cmp	r3, #2
 8012bf0:	d103      	bne.n	8012bfa <xQueueGenericSendFromISR+0x76>
 8012bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012bf6:	2b01      	cmp	r3, #1
 8012bf8:	d101      	bne.n	8012bfe <xQueueGenericSendFromISR+0x7a>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	e000      	b.n	8012c00 <xQueueGenericSendFromISR+0x7c>
 8012bfe:	2300      	movs	r3, #0
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	d10d      	bne.n	8012c20 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8012c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c08:	b672      	cpsid	i
 8012c0a:	f383 8811 	msr	BASEPRI, r3
 8012c0e:	f3bf 8f6f 	isb	sy
 8012c12:	f3bf 8f4f 	dsb	sy
 8012c16:	b662      	cpsie	i
 8012c18:	61fb      	str	r3, [r7, #28]
}
 8012c1a:	bf00      	nop
 8012c1c:	bf00      	nop
 8012c1e:	e7fd      	b.n	8012c1c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012c20:	f001 fc64 	bl	80144ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012c24:	f3ef 8211 	mrs	r2, BASEPRI
 8012c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c2c:	b672      	cpsid	i
 8012c2e:	f383 8811 	msr	BASEPRI, r3
 8012c32:	f3bf 8f6f 	isb	sy
 8012c36:	f3bf 8f4f 	dsb	sy
 8012c3a:	b662      	cpsie	i
 8012c3c:	61ba      	str	r2, [r7, #24]
 8012c3e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012c40:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c4c:	429a      	cmp	r2, r3
 8012c4e:	d302      	bcc.n	8012c56 <xQueueGenericSendFromISR+0xd2>
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	2b02      	cmp	r3, #2
 8012c54:	d12c      	bne.n	8012cb0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012c5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012c60:	683a      	ldr	r2, [r7, #0]
 8012c62:	68b9      	ldr	r1, [r7, #8]
 8012c64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012c66:	f000 f9e3 	bl	8013030 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012c6a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8012c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012c72:	d112      	bne.n	8012c9a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d016      	beq.n	8012caa <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c7e:	3324      	adds	r3, #36	@ 0x24
 8012c80:	4618      	mov	r0, r3
 8012c82:	f000 ff65 	bl	8013b50 <xTaskRemoveFromEventList>
 8012c86:	4603      	mov	r3, r0
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d00e      	beq.n	8012caa <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d00b      	beq.n	8012caa <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2201      	movs	r2, #1
 8012c96:	601a      	str	r2, [r3, #0]
 8012c98:	e007      	b.n	8012caa <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012c9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012c9e:	3301      	adds	r3, #1
 8012ca0:	b2db      	uxtb	r3, r3
 8012ca2:	b25a      	sxtb	r2, r3
 8012ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ca6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012caa:	2301      	movs	r3, #1
 8012cac:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8012cae:	e001      	b.n	8012cb4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8012cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cb6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012cb8:	693b      	ldr	r3, [r7, #16]
 8012cba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012cbe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	3738      	adds	r7, #56	@ 0x38
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	bd80      	pop	{r7, pc}
	...

08012ccc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b08c      	sub	sp, #48	@ 0x30
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	60f8      	str	r0, [r7, #12]
 8012cd4:	60b9      	str	r1, [r7, #8]
 8012cd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012cd8:	2300      	movs	r3, #0
 8012cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d10d      	bne.n	8012d02 <xQueueReceive+0x36>
	__asm volatile
 8012ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cea:	b672      	cpsid	i
 8012cec:	f383 8811 	msr	BASEPRI, r3
 8012cf0:	f3bf 8f6f 	isb	sy
 8012cf4:	f3bf 8f4f 	dsb	sy
 8012cf8:	b662      	cpsie	i
 8012cfa:	623b      	str	r3, [r7, #32]
}
 8012cfc:	bf00      	nop
 8012cfe:	bf00      	nop
 8012d00:	e7fd      	b.n	8012cfe <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012d02:	68bb      	ldr	r3, [r7, #8]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d103      	bne.n	8012d10 <xQueueReceive+0x44>
 8012d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d101      	bne.n	8012d14 <xQueueReceive+0x48>
 8012d10:	2301      	movs	r3, #1
 8012d12:	e000      	b.n	8012d16 <xQueueReceive+0x4a>
 8012d14:	2300      	movs	r3, #0
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d10d      	bne.n	8012d36 <xQueueReceive+0x6a>
	__asm volatile
 8012d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d1e:	b672      	cpsid	i
 8012d20:	f383 8811 	msr	BASEPRI, r3
 8012d24:	f3bf 8f6f 	isb	sy
 8012d28:	f3bf 8f4f 	dsb	sy
 8012d2c:	b662      	cpsie	i
 8012d2e:	61fb      	str	r3, [r7, #28]
}
 8012d30:	bf00      	nop
 8012d32:	bf00      	nop
 8012d34:	e7fd      	b.n	8012d32 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012d36:	f001 f8d5 	bl	8013ee4 <xTaskGetSchedulerState>
 8012d3a:	4603      	mov	r3, r0
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d102      	bne.n	8012d46 <xQueueReceive+0x7a>
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d101      	bne.n	8012d4a <xQueueReceive+0x7e>
 8012d46:	2301      	movs	r3, #1
 8012d48:	e000      	b.n	8012d4c <xQueueReceive+0x80>
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d10d      	bne.n	8012d6c <xQueueReceive+0xa0>
	__asm volatile
 8012d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d54:	b672      	cpsid	i
 8012d56:	f383 8811 	msr	BASEPRI, r3
 8012d5a:	f3bf 8f6f 	isb	sy
 8012d5e:	f3bf 8f4f 	dsb	sy
 8012d62:	b662      	cpsie	i
 8012d64:	61bb      	str	r3, [r7, #24]
}
 8012d66:	bf00      	nop
 8012d68:	bf00      	nop
 8012d6a:	e7fd      	b.n	8012d68 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012d6c:	f001 fad6 	bl	801431c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d01f      	beq.n	8012dbc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012d7c:	68b9      	ldr	r1, [r7, #8]
 8012d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d80:	f000 f9c0 	bl	8013104 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d86:	1e5a      	subs	r2, r3, #1
 8012d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d8e:	691b      	ldr	r3, [r3, #16]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d00f      	beq.n	8012db4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d96:	3310      	adds	r3, #16
 8012d98:	4618      	mov	r0, r3
 8012d9a:	f000 fed9 	bl	8013b50 <xTaskRemoveFromEventList>
 8012d9e:	4603      	mov	r3, r0
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d007      	beq.n	8012db4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012da4:	4b3c      	ldr	r3, [pc, #240]	@ (8012e98 <xQueueReceive+0x1cc>)
 8012da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012daa:	601a      	str	r2, [r3, #0]
 8012dac:	f3bf 8f4f 	dsb	sy
 8012db0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012db4:	f001 fae8 	bl	8014388 <vPortExitCritical>
				return pdPASS;
 8012db8:	2301      	movs	r3, #1
 8012dba:	e069      	b.n	8012e90 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d103      	bne.n	8012dca <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012dc2:	f001 fae1 	bl	8014388 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	e062      	b.n	8012e90 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d106      	bne.n	8012dde <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012dd0:	f107 0310 	add.w	r3, r7, #16
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	f000 ff21 	bl	8013c1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012dda:	2301      	movs	r3, #1
 8012ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012dde:	f001 fad3 	bl	8014388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012de2:	f000 fc7d 	bl	80136e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012de6:	f001 fa99 	bl	801431c <vPortEnterCritical>
 8012dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012df0:	b25b      	sxtb	r3, r3
 8012df2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012df6:	d103      	bne.n	8012e00 <xQueueReceive+0x134>
 8012df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012e06:	b25b      	sxtb	r3, r3
 8012e08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012e0c:	d103      	bne.n	8012e16 <xQueueReceive+0x14a>
 8012e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e10:	2200      	movs	r2, #0
 8012e12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012e16:	f001 fab7 	bl	8014388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012e1a:	1d3a      	adds	r2, r7, #4
 8012e1c:	f107 0310 	add.w	r3, r7, #16
 8012e20:	4611      	mov	r1, r2
 8012e22:	4618      	mov	r0, r3
 8012e24:	f000 ff10 	bl	8013c48 <xTaskCheckForTimeOut>
 8012e28:	4603      	mov	r3, r0
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d123      	bne.n	8012e76 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e30:	f000 f9e0 	bl	80131f4 <prvIsQueueEmpty>
 8012e34:	4603      	mov	r3, r0
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d017      	beq.n	8012e6a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e3c:	3324      	adds	r3, #36	@ 0x24
 8012e3e:	687a      	ldr	r2, [r7, #4]
 8012e40:	4611      	mov	r1, r2
 8012e42:	4618      	mov	r0, r3
 8012e44:	f000 fe5c 	bl	8013b00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012e48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e4a:	f000 f981 	bl	8013150 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012e4e:	f000 fc55 	bl	80136fc <xTaskResumeAll>
 8012e52:	4603      	mov	r3, r0
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d189      	bne.n	8012d6c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8012e58:	4b0f      	ldr	r3, [pc, #60]	@ (8012e98 <xQueueReceive+0x1cc>)
 8012e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e5e:	601a      	str	r2, [r3, #0]
 8012e60:	f3bf 8f4f 	dsb	sy
 8012e64:	f3bf 8f6f 	isb	sy
 8012e68:	e780      	b.n	8012d6c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e6c:	f000 f970 	bl	8013150 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012e70:	f000 fc44 	bl	80136fc <xTaskResumeAll>
 8012e74:	e77a      	b.n	8012d6c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e78:	f000 f96a 	bl	8013150 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012e7c:	f000 fc3e 	bl	80136fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012e80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e82:	f000 f9b7 	bl	80131f4 <prvIsQueueEmpty>
 8012e86:	4603      	mov	r3, r0
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	f43f af6f 	beq.w	8012d6c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012e8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012e90:	4618      	mov	r0, r3
 8012e92:	3730      	adds	r7, #48	@ 0x30
 8012e94:	46bd      	mov	sp, r7
 8012e96:	bd80      	pop	{r7, pc}
 8012e98:	e000ed04 	.word	0xe000ed04

08012e9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b08e      	sub	sp, #56	@ 0x38
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	60f8      	str	r0, [r7, #12]
 8012ea4:	60b9      	str	r1, [r7, #8]
 8012ea6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d10d      	bne.n	8012ece <xQueueReceiveFromISR+0x32>
	__asm volatile
 8012eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eb6:	b672      	cpsid	i
 8012eb8:	f383 8811 	msr	BASEPRI, r3
 8012ebc:	f3bf 8f6f 	isb	sy
 8012ec0:	f3bf 8f4f 	dsb	sy
 8012ec4:	b662      	cpsie	i
 8012ec6:	623b      	str	r3, [r7, #32]
}
 8012ec8:	bf00      	nop
 8012eca:	bf00      	nop
 8012ecc:	e7fd      	b.n	8012eca <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012ece:	68bb      	ldr	r3, [r7, #8]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d103      	bne.n	8012edc <xQueueReceiveFromISR+0x40>
 8012ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d101      	bne.n	8012ee0 <xQueueReceiveFromISR+0x44>
 8012edc:	2301      	movs	r3, #1
 8012ede:	e000      	b.n	8012ee2 <xQueueReceiveFromISR+0x46>
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d10d      	bne.n	8012f02 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8012ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eea:	b672      	cpsid	i
 8012eec:	f383 8811 	msr	BASEPRI, r3
 8012ef0:	f3bf 8f6f 	isb	sy
 8012ef4:	f3bf 8f4f 	dsb	sy
 8012ef8:	b662      	cpsie	i
 8012efa:	61fb      	str	r3, [r7, #28]
}
 8012efc:	bf00      	nop
 8012efe:	bf00      	nop
 8012f00:	e7fd      	b.n	8012efe <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012f02:	f001 faf3 	bl	80144ec <vPortValidateInterruptPriority>
	__asm volatile
 8012f06:	f3ef 8211 	mrs	r2, BASEPRI
 8012f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f0e:	b672      	cpsid	i
 8012f10:	f383 8811 	msr	BASEPRI, r3
 8012f14:	f3bf 8f6f 	isb	sy
 8012f18:	f3bf 8f4f 	dsb	sy
 8012f1c:	b662      	cpsie	i
 8012f1e:	61ba      	str	r2, [r7, #24]
 8012f20:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012f22:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d02f      	beq.n	8012f92 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012f38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012f3c:	68b9      	ldr	r1, [r7, #8]
 8012f3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f40:	f000 f8e0 	bl	8013104 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f46:	1e5a      	subs	r2, r3, #1
 8012f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f4a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012f4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012f50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012f54:	d112      	bne.n	8012f7c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f58:	691b      	ldr	r3, [r3, #16]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d016      	beq.n	8012f8c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f60:	3310      	adds	r3, #16
 8012f62:	4618      	mov	r0, r3
 8012f64:	f000 fdf4 	bl	8013b50 <xTaskRemoveFromEventList>
 8012f68:	4603      	mov	r3, r0
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d00e      	beq.n	8012f8c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d00b      	beq.n	8012f8c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	2201      	movs	r2, #1
 8012f78:	601a      	str	r2, [r3, #0]
 8012f7a:	e007      	b.n	8012f8c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f80:	3301      	adds	r3, #1
 8012f82:	b2db      	uxtb	r3, r3
 8012f84:	b25a      	sxtb	r2, r3
 8012f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012f8c:	2301      	movs	r3, #1
 8012f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f90:	e001      	b.n	8012f96 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8012f92:	2300      	movs	r3, #0
 8012f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f98:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	f383 8811 	msr	BASEPRI, r3
}
 8012fa0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	3738      	adds	r7, #56	@ 0x38
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	bd80      	pop	{r7, pc}

08012fac <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b084      	sub	sp, #16
 8012fb0:	af00      	add	r7, sp, #0
 8012fb2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d10d      	bne.n	8012fd6 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8012fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fbe:	b672      	cpsid	i
 8012fc0:	f383 8811 	msr	BASEPRI, r3
 8012fc4:	f3bf 8f6f 	isb	sy
 8012fc8:	f3bf 8f4f 	dsb	sy
 8012fcc:	b662      	cpsie	i
 8012fce:	60bb      	str	r3, [r7, #8]
}
 8012fd0:	bf00      	nop
 8012fd2:	bf00      	nop
 8012fd4:	e7fd      	b.n	8012fd2 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8012fd6:	f001 f9a1 	bl	801431c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012fde:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8012fe0:	f001 f9d2 	bl	8014388 <vPortExitCritical>

	return uxReturn;
 8012fe4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	3710      	adds	r7, #16
 8012fea:	46bd      	mov	sp, r7
 8012fec:	bd80      	pop	{r7, pc}

08012fee <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8012fee:	b480      	push	{r7}
 8012ff0:	b087      	sub	sp, #28
 8012ff2:	af00      	add	r7, sp, #0
 8012ff4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8012ffa:	697b      	ldr	r3, [r7, #20]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d10d      	bne.n	801301c <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8013000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013004:	b672      	cpsid	i
 8013006:	f383 8811 	msr	BASEPRI, r3
 801300a:	f3bf 8f6f 	isb	sy
 801300e:	f3bf 8f4f 	dsb	sy
 8013012:	b662      	cpsie	i
 8013014:	60fb      	str	r3, [r7, #12]
}
 8013016:	bf00      	nop
 8013018:	bf00      	nop
 801301a:	e7fd      	b.n	8013018 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 801301c:	697b      	ldr	r3, [r7, #20]
 801301e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013020:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8013022:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8013024:	4618      	mov	r0, r3
 8013026:	371c      	adds	r7, #28
 8013028:	46bd      	mov	sp, r7
 801302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801302e:	4770      	bx	lr

08013030 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b086      	sub	sp, #24
 8013034:	af00      	add	r7, sp, #0
 8013036:	60f8      	str	r0, [r7, #12]
 8013038:	60b9      	str	r1, [r7, #8]
 801303a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801303c:	2300      	movs	r3, #0
 801303e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013044:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801304a:	2b00      	cmp	r3, #0
 801304c:	d10d      	bne.n	801306a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d14d      	bne.n	80130f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	689b      	ldr	r3, [r3, #8]
 801305a:	4618      	mov	r0, r3
 801305c:	f000 ff60 	bl	8013f20 <xTaskPriorityDisinherit>
 8013060:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	2200      	movs	r2, #0
 8013066:	609a      	str	r2, [r3, #8]
 8013068:	e043      	b.n	80130f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d119      	bne.n	80130a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	6858      	ldr	r0, [r3, #4]
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013078:	461a      	mov	r2, r3
 801307a:	68b9      	ldr	r1, [r7, #8]
 801307c:	f002 f852 	bl	8015124 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	685a      	ldr	r2, [r3, #4]
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013088:	441a      	add	r2, r3
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	685a      	ldr	r2, [r3, #4]
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	689b      	ldr	r3, [r3, #8]
 8013096:	429a      	cmp	r2, r3
 8013098:	d32b      	bcc.n	80130f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	681a      	ldr	r2, [r3, #0]
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	605a      	str	r2, [r3, #4]
 80130a2:	e026      	b.n	80130f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	68d8      	ldr	r0, [r3, #12]
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130ac:	461a      	mov	r2, r3
 80130ae:	68b9      	ldr	r1, [r7, #8]
 80130b0:	f002 f838 	bl	8015124 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	68da      	ldr	r2, [r3, #12]
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130bc:	425b      	negs	r3, r3
 80130be:	441a      	add	r2, r3
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	68da      	ldr	r2, [r3, #12]
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	429a      	cmp	r2, r3
 80130ce:	d207      	bcs.n	80130e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	689a      	ldr	r2, [r3, #8]
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130d8:	425b      	negs	r3, r3
 80130da:	441a      	add	r2, r3
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	2b02      	cmp	r3, #2
 80130e4:	d105      	bne.n	80130f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80130e6:	693b      	ldr	r3, [r7, #16]
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d002      	beq.n	80130f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	3b01      	subs	r3, #1
 80130f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80130f2:	693b      	ldr	r3, [r7, #16]
 80130f4:	1c5a      	adds	r2, r3, #1
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80130fa:	697b      	ldr	r3, [r7, #20]
}
 80130fc:	4618      	mov	r0, r3
 80130fe:	3718      	adds	r7, #24
 8013100:	46bd      	mov	sp, r7
 8013102:	bd80      	pop	{r7, pc}

08013104 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013104:	b580      	push	{r7, lr}
 8013106:	b082      	sub	sp, #8
 8013108:	af00      	add	r7, sp, #0
 801310a:	6078      	str	r0, [r7, #4]
 801310c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013112:	2b00      	cmp	r3, #0
 8013114:	d018      	beq.n	8013148 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	68da      	ldr	r2, [r3, #12]
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801311e:	441a      	add	r2, r3
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	68da      	ldr	r2, [r3, #12]
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	689b      	ldr	r3, [r3, #8]
 801312c:	429a      	cmp	r2, r3
 801312e:	d303      	bcc.n	8013138 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681a      	ldr	r2, [r3, #0]
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	68d9      	ldr	r1, [r3, #12]
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013140:	461a      	mov	r2, r3
 8013142:	6838      	ldr	r0, [r7, #0]
 8013144:	f001 ffee 	bl	8015124 <memcpy>
	}
}
 8013148:	bf00      	nop
 801314a:	3708      	adds	r7, #8
 801314c:	46bd      	mov	sp, r7
 801314e:	bd80      	pop	{r7, pc}

08013150 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013150:	b580      	push	{r7, lr}
 8013152:	b084      	sub	sp, #16
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013158:	f001 f8e0 	bl	801431c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013162:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013164:	e011      	b.n	801318a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801316a:	2b00      	cmp	r3, #0
 801316c:	d012      	beq.n	8013194 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	3324      	adds	r3, #36	@ 0x24
 8013172:	4618      	mov	r0, r3
 8013174:	f000 fcec 	bl	8013b50 <xTaskRemoveFromEventList>
 8013178:	4603      	mov	r3, r0
 801317a:	2b00      	cmp	r3, #0
 801317c:	d001      	beq.n	8013182 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801317e:	f000 fdcb 	bl	8013d18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013182:	7bfb      	ldrb	r3, [r7, #15]
 8013184:	3b01      	subs	r3, #1
 8013186:	b2db      	uxtb	r3, r3
 8013188:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801318a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801318e:	2b00      	cmp	r3, #0
 8013190:	dce9      	bgt.n	8013166 <prvUnlockQueue+0x16>
 8013192:	e000      	b.n	8013196 <prvUnlockQueue+0x46>
					break;
 8013194:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	22ff      	movs	r2, #255	@ 0xff
 801319a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801319e:	f001 f8f3 	bl	8014388 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80131a2:	f001 f8bb 	bl	801431c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80131ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80131ae:	e011      	b.n	80131d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	691b      	ldr	r3, [r3, #16]
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d012      	beq.n	80131de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	3310      	adds	r3, #16
 80131bc:	4618      	mov	r0, r3
 80131be:	f000 fcc7 	bl	8013b50 <xTaskRemoveFromEventList>
 80131c2:	4603      	mov	r3, r0
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d001      	beq.n	80131cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80131c8:	f000 fda6 	bl	8013d18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80131cc:	7bbb      	ldrb	r3, [r7, #14]
 80131ce:	3b01      	subs	r3, #1
 80131d0:	b2db      	uxtb	r3, r3
 80131d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80131d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	dce9      	bgt.n	80131b0 <prvUnlockQueue+0x60>
 80131dc:	e000      	b.n	80131e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80131de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	22ff      	movs	r2, #255	@ 0xff
 80131e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80131e8:	f001 f8ce 	bl	8014388 <vPortExitCritical>
}
 80131ec:	bf00      	nop
 80131ee:	3710      	adds	r7, #16
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80131fc:	f001 f88e 	bl	801431c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013204:	2b00      	cmp	r3, #0
 8013206:	d102      	bne.n	801320e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013208:	2301      	movs	r3, #1
 801320a:	60fb      	str	r3, [r7, #12]
 801320c:	e001      	b.n	8013212 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801320e:	2300      	movs	r3, #0
 8013210:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013212:	f001 f8b9 	bl	8014388 <vPortExitCritical>

	return xReturn;
 8013216:	68fb      	ldr	r3, [r7, #12]
}
 8013218:	4618      	mov	r0, r3
 801321a:	3710      	adds	r7, #16
 801321c:	46bd      	mov	sp, r7
 801321e:	bd80      	pop	{r7, pc}

08013220 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b084      	sub	sp, #16
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013228:	f001 f878 	bl	801431c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013234:	429a      	cmp	r2, r3
 8013236:	d102      	bne.n	801323e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013238:	2301      	movs	r3, #1
 801323a:	60fb      	str	r3, [r7, #12]
 801323c:	e001      	b.n	8013242 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801323e:	2300      	movs	r3, #0
 8013240:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013242:	f001 f8a1 	bl	8014388 <vPortExitCritical>

	return xReturn;
 8013246:	68fb      	ldr	r3, [r7, #12]
}
 8013248:	4618      	mov	r0, r3
 801324a:	3710      	adds	r7, #16
 801324c:	46bd      	mov	sp, r7
 801324e:	bd80      	pop	{r7, pc}

08013250 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013250:	b580      	push	{r7, lr}
 8013252:	b08e      	sub	sp, #56	@ 0x38
 8013254:	af04      	add	r7, sp, #16
 8013256:	60f8      	str	r0, [r7, #12]
 8013258:	60b9      	str	r1, [r7, #8]
 801325a:	607a      	str	r2, [r7, #4]
 801325c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801325e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013260:	2b00      	cmp	r3, #0
 8013262:	d10d      	bne.n	8013280 <xTaskCreateStatic+0x30>
	__asm volatile
 8013264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013268:	b672      	cpsid	i
 801326a:	f383 8811 	msr	BASEPRI, r3
 801326e:	f3bf 8f6f 	isb	sy
 8013272:	f3bf 8f4f 	dsb	sy
 8013276:	b662      	cpsie	i
 8013278:	623b      	str	r3, [r7, #32]
}
 801327a:	bf00      	nop
 801327c:	bf00      	nop
 801327e:	e7fd      	b.n	801327c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8013280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013282:	2b00      	cmp	r3, #0
 8013284:	d10d      	bne.n	80132a2 <xTaskCreateStatic+0x52>
	__asm volatile
 8013286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801328a:	b672      	cpsid	i
 801328c:	f383 8811 	msr	BASEPRI, r3
 8013290:	f3bf 8f6f 	isb	sy
 8013294:	f3bf 8f4f 	dsb	sy
 8013298:	b662      	cpsie	i
 801329a:	61fb      	str	r3, [r7, #28]
}
 801329c:	bf00      	nop
 801329e:	bf00      	nop
 80132a0:	e7fd      	b.n	801329e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80132a2:	2358      	movs	r3, #88	@ 0x58
 80132a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80132a6:	693b      	ldr	r3, [r7, #16]
 80132a8:	2b58      	cmp	r3, #88	@ 0x58
 80132aa:	d00d      	beq.n	80132c8 <xTaskCreateStatic+0x78>
	__asm volatile
 80132ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132b0:	b672      	cpsid	i
 80132b2:	f383 8811 	msr	BASEPRI, r3
 80132b6:	f3bf 8f6f 	isb	sy
 80132ba:	f3bf 8f4f 	dsb	sy
 80132be:	b662      	cpsie	i
 80132c0:	61bb      	str	r3, [r7, #24]
}
 80132c2:	bf00      	nop
 80132c4:	bf00      	nop
 80132c6:	e7fd      	b.n	80132c4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80132c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80132ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d01e      	beq.n	801330e <xTaskCreateStatic+0xbe>
 80132d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d01b      	beq.n	801330e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80132d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80132da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80132de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80132e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132e2:	2202      	movs	r2, #2
 80132e4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80132e8:	2300      	movs	r3, #0
 80132ea:	9303      	str	r3, [sp, #12]
 80132ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132ee:	9302      	str	r3, [sp, #8]
 80132f0:	f107 0314 	add.w	r3, r7, #20
 80132f4:	9301      	str	r3, [sp, #4]
 80132f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132f8:	9300      	str	r3, [sp, #0]
 80132fa:	683b      	ldr	r3, [r7, #0]
 80132fc:	687a      	ldr	r2, [r7, #4]
 80132fe:	68b9      	ldr	r1, [r7, #8]
 8013300:	68f8      	ldr	r0, [r7, #12]
 8013302:	f000 f850 	bl	80133a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013306:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013308:	f000 f8e2 	bl	80134d0 <prvAddNewTaskToReadyList>
 801330c:	e001      	b.n	8013312 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801330e:	2300      	movs	r3, #0
 8013310:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013312:	697b      	ldr	r3, [r7, #20]
	}
 8013314:	4618      	mov	r0, r3
 8013316:	3728      	adds	r7, #40	@ 0x28
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}

0801331c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801331c:	b580      	push	{r7, lr}
 801331e:	b08c      	sub	sp, #48	@ 0x30
 8013320:	af04      	add	r7, sp, #16
 8013322:	60f8      	str	r0, [r7, #12]
 8013324:	60b9      	str	r1, [r7, #8]
 8013326:	603b      	str	r3, [r7, #0]
 8013328:	4613      	mov	r3, r2
 801332a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801332c:	88fb      	ldrh	r3, [r7, #6]
 801332e:	009b      	lsls	r3, r3, #2
 8013330:	4618      	mov	r0, r3
 8013332:	f001 f921 	bl	8014578 <pvPortMalloc>
 8013336:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013338:	697b      	ldr	r3, [r7, #20]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d00e      	beq.n	801335c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801333e:	2058      	movs	r0, #88	@ 0x58
 8013340:	f001 f91a 	bl	8014578 <pvPortMalloc>
 8013344:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013346:	69fb      	ldr	r3, [r7, #28]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d003      	beq.n	8013354 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801334c:	69fb      	ldr	r3, [r7, #28]
 801334e:	697a      	ldr	r2, [r7, #20]
 8013350:	631a      	str	r2, [r3, #48]	@ 0x30
 8013352:	e005      	b.n	8013360 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013354:	6978      	ldr	r0, [r7, #20]
 8013356:	f001 f9e1 	bl	801471c <vPortFree>
 801335a:	e001      	b.n	8013360 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801335c:	2300      	movs	r3, #0
 801335e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013360:	69fb      	ldr	r3, [r7, #28]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d017      	beq.n	8013396 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013366:	69fb      	ldr	r3, [r7, #28]
 8013368:	2200      	movs	r2, #0
 801336a:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801336e:	88fa      	ldrh	r2, [r7, #6]
 8013370:	2300      	movs	r3, #0
 8013372:	9303      	str	r3, [sp, #12]
 8013374:	69fb      	ldr	r3, [r7, #28]
 8013376:	9302      	str	r3, [sp, #8]
 8013378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801337a:	9301      	str	r3, [sp, #4]
 801337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801337e:	9300      	str	r3, [sp, #0]
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	68b9      	ldr	r1, [r7, #8]
 8013384:	68f8      	ldr	r0, [r7, #12]
 8013386:	f000 f80e 	bl	80133a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801338a:	69f8      	ldr	r0, [r7, #28]
 801338c:	f000 f8a0 	bl	80134d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013390:	2301      	movs	r3, #1
 8013392:	61bb      	str	r3, [r7, #24]
 8013394:	e002      	b.n	801339c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013396:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801339a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801339c:	69bb      	ldr	r3, [r7, #24]
	}
 801339e:	4618      	mov	r0, r3
 80133a0:	3720      	adds	r7, #32
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}

080133a6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80133a6:	b580      	push	{r7, lr}
 80133a8:	b088      	sub	sp, #32
 80133aa:	af00      	add	r7, sp, #0
 80133ac:	60f8      	str	r0, [r7, #12]
 80133ae:	60b9      	str	r1, [r7, #8]
 80133b0:	607a      	str	r2, [r7, #4]
 80133b2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80133b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133b6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	009b      	lsls	r3, r3, #2
 80133bc:	461a      	mov	r2, r3
 80133be:	21a5      	movs	r1, #165	@ 0xa5
 80133c0:	f001 fe6c 	bl	801509c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80133c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80133c8:	6879      	ldr	r1, [r7, #4]
 80133ca:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80133ce:	440b      	add	r3, r1
 80133d0:	009b      	lsls	r3, r3, #2
 80133d2:	4413      	add	r3, r2
 80133d4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80133d6:	69bb      	ldr	r3, [r7, #24]
 80133d8:	f023 0307 	bic.w	r3, r3, #7
 80133dc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80133de:	69bb      	ldr	r3, [r7, #24]
 80133e0:	f003 0307 	and.w	r3, r3, #7
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d00d      	beq.n	8013404 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80133e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133ec:	b672      	cpsid	i
 80133ee:	f383 8811 	msr	BASEPRI, r3
 80133f2:	f3bf 8f6f 	isb	sy
 80133f6:	f3bf 8f4f 	dsb	sy
 80133fa:	b662      	cpsie	i
 80133fc:	617b      	str	r3, [r7, #20]
}
 80133fe:	bf00      	nop
 8013400:	bf00      	nop
 8013402:	e7fd      	b.n	8013400 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013404:	68bb      	ldr	r3, [r7, #8]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d01f      	beq.n	801344a <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801340a:	2300      	movs	r3, #0
 801340c:	61fb      	str	r3, [r7, #28]
 801340e:	e012      	b.n	8013436 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013410:	68ba      	ldr	r2, [r7, #8]
 8013412:	69fb      	ldr	r3, [r7, #28]
 8013414:	4413      	add	r3, r2
 8013416:	7819      	ldrb	r1, [r3, #0]
 8013418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801341a:	69fb      	ldr	r3, [r7, #28]
 801341c:	4413      	add	r3, r2
 801341e:	3334      	adds	r3, #52	@ 0x34
 8013420:	460a      	mov	r2, r1
 8013422:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013424:	68ba      	ldr	r2, [r7, #8]
 8013426:	69fb      	ldr	r3, [r7, #28]
 8013428:	4413      	add	r3, r2
 801342a:	781b      	ldrb	r3, [r3, #0]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d006      	beq.n	801343e <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013430:	69fb      	ldr	r3, [r7, #28]
 8013432:	3301      	adds	r3, #1
 8013434:	61fb      	str	r3, [r7, #28]
 8013436:	69fb      	ldr	r3, [r7, #28]
 8013438:	2b0f      	cmp	r3, #15
 801343a:	d9e9      	bls.n	8013410 <prvInitialiseNewTask+0x6a>
 801343c:	e000      	b.n	8013440 <prvInitialiseNewTask+0x9a>
			{
				break;
 801343e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013442:	2200      	movs	r2, #0
 8013444:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013448:	e003      	b.n	8013452 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801344a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801344c:	2200      	movs	r2, #0
 801344e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013454:	2b06      	cmp	r3, #6
 8013456:	d901      	bls.n	801345c <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013458:	2306      	movs	r3, #6
 801345a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801345c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801345e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013460:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013466:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8013468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801346a:	2200      	movs	r2, #0
 801346c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801346e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013470:	3304      	adds	r3, #4
 8013472:	4618      	mov	r0, r3
 8013474:	f7ff f892 	bl	801259c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801347a:	3318      	adds	r3, #24
 801347c:	4618      	mov	r0, r3
 801347e:	f7ff f88d 	bl	801259c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013486:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801348a:	f1c3 0207 	rsb	r2, r3, #7
 801348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013490:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013496:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8013498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801349a:	2200      	movs	r2, #0
 801349c:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134a0:	2200      	movs	r2, #0
 80134a2:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80134a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134a6:	2200      	movs	r2, #0
 80134a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80134ac:	683a      	ldr	r2, [r7, #0]
 80134ae:	68f9      	ldr	r1, [r7, #12]
 80134b0:	69b8      	ldr	r0, [r7, #24]
 80134b2:	f000 fe27 	bl	8014104 <pxPortInitialiseStack>
 80134b6:	4602      	mov	r2, r0
 80134b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80134bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d002      	beq.n	80134c8 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80134c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80134c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80134c8:	bf00      	nop
 80134ca:	3720      	adds	r7, #32
 80134cc:	46bd      	mov	sp, r7
 80134ce:	bd80      	pop	{r7, pc}

080134d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b082      	sub	sp, #8
 80134d4:	af00      	add	r7, sp, #0
 80134d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80134d8:	f000 ff20 	bl	801431c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80134dc:	4b2a      	ldr	r3, [pc, #168]	@ (8013588 <prvAddNewTaskToReadyList+0xb8>)
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	3301      	adds	r3, #1
 80134e2:	4a29      	ldr	r2, [pc, #164]	@ (8013588 <prvAddNewTaskToReadyList+0xb8>)
 80134e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80134e6:	4b29      	ldr	r3, [pc, #164]	@ (801358c <prvAddNewTaskToReadyList+0xbc>)
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d109      	bne.n	8013502 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80134ee:	4a27      	ldr	r2, [pc, #156]	@ (801358c <prvAddNewTaskToReadyList+0xbc>)
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80134f4:	4b24      	ldr	r3, [pc, #144]	@ (8013588 <prvAddNewTaskToReadyList+0xb8>)
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	2b01      	cmp	r3, #1
 80134fa:	d110      	bne.n	801351e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80134fc:	f000 fc32 	bl	8013d64 <prvInitialiseTaskLists>
 8013500:	e00d      	b.n	801351e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013502:	4b23      	ldr	r3, [pc, #140]	@ (8013590 <prvAddNewTaskToReadyList+0xc0>)
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d109      	bne.n	801351e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801350a:	4b20      	ldr	r3, [pc, #128]	@ (801358c <prvAddNewTaskToReadyList+0xbc>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013514:	429a      	cmp	r2, r3
 8013516:	d802      	bhi.n	801351e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013518:	4a1c      	ldr	r2, [pc, #112]	@ (801358c <prvAddNewTaskToReadyList+0xbc>)
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801351e:	4b1d      	ldr	r3, [pc, #116]	@ (8013594 <prvAddNewTaskToReadyList+0xc4>)
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	3301      	adds	r3, #1
 8013524:	4a1b      	ldr	r2, [pc, #108]	@ (8013594 <prvAddNewTaskToReadyList+0xc4>)
 8013526:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801352c:	2201      	movs	r2, #1
 801352e:	409a      	lsls	r2, r3
 8013530:	4b19      	ldr	r3, [pc, #100]	@ (8013598 <prvAddNewTaskToReadyList+0xc8>)
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	4313      	orrs	r3, r2
 8013536:	4a18      	ldr	r2, [pc, #96]	@ (8013598 <prvAddNewTaskToReadyList+0xc8>)
 8013538:	6013      	str	r3, [r2, #0]
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801353e:	4613      	mov	r3, r2
 8013540:	009b      	lsls	r3, r3, #2
 8013542:	4413      	add	r3, r2
 8013544:	009b      	lsls	r3, r3, #2
 8013546:	4a15      	ldr	r2, [pc, #84]	@ (801359c <prvAddNewTaskToReadyList+0xcc>)
 8013548:	441a      	add	r2, r3
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	3304      	adds	r3, #4
 801354e:	4619      	mov	r1, r3
 8013550:	4610      	mov	r0, r2
 8013552:	f7ff f830 	bl	80125b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013556:	f000 ff17 	bl	8014388 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801355a:	4b0d      	ldr	r3, [pc, #52]	@ (8013590 <prvAddNewTaskToReadyList+0xc0>)
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d00e      	beq.n	8013580 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013562:	4b0a      	ldr	r3, [pc, #40]	@ (801358c <prvAddNewTaskToReadyList+0xbc>)
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801356c:	429a      	cmp	r2, r3
 801356e:	d207      	bcs.n	8013580 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013570:	4b0b      	ldr	r3, [pc, #44]	@ (80135a0 <prvAddNewTaskToReadyList+0xd0>)
 8013572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013576:	601a      	str	r2, [r3, #0]
 8013578:	f3bf 8f4f 	dsb	sy
 801357c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013580:	bf00      	nop
 8013582:	3708      	adds	r7, #8
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}
 8013588:	20013160 	.word	0x20013160
 801358c:	20013060 	.word	0x20013060
 8013590:	2001316c 	.word	0x2001316c
 8013594:	2001317c 	.word	0x2001317c
 8013598:	20013168 	.word	0x20013168
 801359c:	20013064 	.word	0x20013064
 80135a0:	e000ed04 	.word	0xe000ed04

080135a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b084      	sub	sp, #16
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80135ac:	2300      	movs	r3, #0
 80135ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d01a      	beq.n	80135ec <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80135b6:	4b15      	ldr	r3, [pc, #84]	@ (801360c <vTaskDelay+0x68>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d00d      	beq.n	80135da <vTaskDelay+0x36>
	__asm volatile
 80135be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135c2:	b672      	cpsid	i
 80135c4:	f383 8811 	msr	BASEPRI, r3
 80135c8:	f3bf 8f6f 	isb	sy
 80135cc:	f3bf 8f4f 	dsb	sy
 80135d0:	b662      	cpsie	i
 80135d2:	60bb      	str	r3, [r7, #8]
}
 80135d4:	bf00      	nop
 80135d6:	bf00      	nop
 80135d8:	e7fd      	b.n	80135d6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80135da:	f000 f881 	bl	80136e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80135de:	2100      	movs	r1, #0
 80135e0:	6878      	ldr	r0, [r7, #4]
 80135e2:	f000 fd29 	bl	8014038 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80135e6:	f000 f889 	bl	80136fc <xTaskResumeAll>
 80135ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d107      	bne.n	8013602 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80135f2:	4b07      	ldr	r3, [pc, #28]	@ (8013610 <vTaskDelay+0x6c>)
 80135f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80135f8:	601a      	str	r2, [r3, #0]
 80135fa:	f3bf 8f4f 	dsb	sy
 80135fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013602:	bf00      	nop
 8013604:	3710      	adds	r7, #16
 8013606:	46bd      	mov	sp, r7
 8013608:	bd80      	pop	{r7, pc}
 801360a:	bf00      	nop
 801360c:	20013188 	.word	0x20013188
 8013610:	e000ed04 	.word	0xe000ed04

08013614 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013614:	b580      	push	{r7, lr}
 8013616:	b08a      	sub	sp, #40	@ 0x28
 8013618:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801361a:	2300      	movs	r3, #0
 801361c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801361e:	2300      	movs	r3, #0
 8013620:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013622:	463a      	mov	r2, r7
 8013624:	1d39      	adds	r1, r7, #4
 8013626:	f107 0308 	add.w	r3, r7, #8
 801362a:	4618      	mov	r0, r3
 801362c:	f7ec ffa0 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013630:	6839      	ldr	r1, [r7, #0]
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	68ba      	ldr	r2, [r7, #8]
 8013636:	9202      	str	r2, [sp, #8]
 8013638:	9301      	str	r3, [sp, #4]
 801363a:	2300      	movs	r3, #0
 801363c:	9300      	str	r3, [sp, #0]
 801363e:	2300      	movs	r3, #0
 8013640:	460a      	mov	r2, r1
 8013642:	4921      	ldr	r1, [pc, #132]	@ (80136c8 <vTaskStartScheduler+0xb4>)
 8013644:	4821      	ldr	r0, [pc, #132]	@ (80136cc <vTaskStartScheduler+0xb8>)
 8013646:	f7ff fe03 	bl	8013250 <xTaskCreateStatic>
 801364a:	4603      	mov	r3, r0
 801364c:	4a20      	ldr	r2, [pc, #128]	@ (80136d0 <vTaskStartScheduler+0xbc>)
 801364e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013650:	4b1f      	ldr	r3, [pc, #124]	@ (80136d0 <vTaskStartScheduler+0xbc>)
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d002      	beq.n	801365e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013658:	2301      	movs	r3, #1
 801365a:	617b      	str	r3, [r7, #20]
 801365c:	e001      	b.n	8013662 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801365e:	2300      	movs	r3, #0
 8013660:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013662:	697b      	ldr	r3, [r7, #20]
 8013664:	2b01      	cmp	r3, #1
 8013666:	d118      	bne.n	801369a <vTaskStartScheduler+0x86>
	__asm volatile
 8013668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801366c:	b672      	cpsid	i
 801366e:	f383 8811 	msr	BASEPRI, r3
 8013672:	f3bf 8f6f 	isb	sy
 8013676:	f3bf 8f4f 	dsb	sy
 801367a:	b662      	cpsie	i
 801367c:	613b      	str	r3, [r7, #16]
}
 801367e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013680:	4b14      	ldr	r3, [pc, #80]	@ (80136d4 <vTaskStartScheduler+0xc0>)
 8013682:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013686:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013688:	4b13      	ldr	r3, [pc, #76]	@ (80136d8 <vTaskStartScheduler+0xc4>)
 801368a:	2201      	movs	r2, #1
 801368c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801368e:	4b13      	ldr	r3, [pc, #76]	@ (80136dc <vTaskStartScheduler+0xc8>)
 8013690:	2200      	movs	r2, #0
 8013692:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013694:	f000 fdc4 	bl	8014220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013698:	e011      	b.n	80136be <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801369a:	697b      	ldr	r3, [r7, #20]
 801369c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80136a0:	d10d      	bne.n	80136be <vTaskStartScheduler+0xaa>
	__asm volatile
 80136a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136a6:	b672      	cpsid	i
 80136a8:	f383 8811 	msr	BASEPRI, r3
 80136ac:	f3bf 8f6f 	isb	sy
 80136b0:	f3bf 8f4f 	dsb	sy
 80136b4:	b662      	cpsie	i
 80136b6:	60fb      	str	r3, [r7, #12]
}
 80136b8:	bf00      	nop
 80136ba:	bf00      	nop
 80136bc:	e7fd      	b.n	80136ba <vTaskStartScheduler+0xa6>
}
 80136be:	bf00      	nop
 80136c0:	3718      	adds	r7, #24
 80136c2:	46bd      	mov	sp, r7
 80136c4:	bd80      	pop	{r7, pc}
 80136c6:	bf00      	nop
 80136c8:	08015260 	.word	0x08015260
 80136cc:	08013d31 	.word	0x08013d31
 80136d0:	20013184 	.word	0x20013184
 80136d4:	20013180 	.word	0x20013180
 80136d8:	2001316c 	.word	0x2001316c
 80136dc:	20013164 	.word	0x20013164

080136e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80136e0:	b480      	push	{r7}
 80136e2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80136e4:	4b04      	ldr	r3, [pc, #16]	@ (80136f8 <vTaskSuspendAll+0x18>)
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	3301      	adds	r3, #1
 80136ea:	4a03      	ldr	r2, [pc, #12]	@ (80136f8 <vTaskSuspendAll+0x18>)
 80136ec:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80136ee:	bf00      	nop
 80136f0:	46bd      	mov	sp, r7
 80136f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f6:	4770      	bx	lr
 80136f8:	20013188 	.word	0x20013188

080136fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80136fc:	b580      	push	{r7, lr}
 80136fe:	b084      	sub	sp, #16
 8013700:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013702:	2300      	movs	r3, #0
 8013704:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013706:	2300      	movs	r3, #0
 8013708:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801370a:	4b43      	ldr	r3, [pc, #268]	@ (8013818 <xTaskResumeAll+0x11c>)
 801370c:	681b      	ldr	r3, [r3, #0]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d10d      	bne.n	801372e <xTaskResumeAll+0x32>
	__asm volatile
 8013712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013716:	b672      	cpsid	i
 8013718:	f383 8811 	msr	BASEPRI, r3
 801371c:	f3bf 8f6f 	isb	sy
 8013720:	f3bf 8f4f 	dsb	sy
 8013724:	b662      	cpsie	i
 8013726:	603b      	str	r3, [r7, #0]
}
 8013728:	bf00      	nop
 801372a:	bf00      	nop
 801372c:	e7fd      	b.n	801372a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801372e:	f000 fdf5 	bl	801431c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013732:	4b39      	ldr	r3, [pc, #228]	@ (8013818 <xTaskResumeAll+0x11c>)
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	3b01      	subs	r3, #1
 8013738:	4a37      	ldr	r2, [pc, #220]	@ (8013818 <xTaskResumeAll+0x11c>)
 801373a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801373c:	4b36      	ldr	r3, [pc, #216]	@ (8013818 <xTaskResumeAll+0x11c>)
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d161      	bne.n	8013808 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013744:	4b35      	ldr	r3, [pc, #212]	@ (801381c <xTaskResumeAll+0x120>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d05d      	beq.n	8013808 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801374c:	e02e      	b.n	80137ac <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801374e:	4b34      	ldr	r3, [pc, #208]	@ (8013820 <xTaskResumeAll+0x124>)
 8013750:	68db      	ldr	r3, [r3, #12]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	3318      	adds	r3, #24
 801375a:	4618      	mov	r0, r3
 801375c:	f7fe ff88 	bl	8012670 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	3304      	adds	r3, #4
 8013764:	4618      	mov	r0, r3
 8013766:	f7fe ff83 	bl	8012670 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801376e:	2201      	movs	r2, #1
 8013770:	409a      	lsls	r2, r3
 8013772:	4b2c      	ldr	r3, [pc, #176]	@ (8013824 <xTaskResumeAll+0x128>)
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	4313      	orrs	r3, r2
 8013778:	4a2a      	ldr	r2, [pc, #168]	@ (8013824 <xTaskResumeAll+0x128>)
 801377a:	6013      	str	r3, [r2, #0]
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013780:	4613      	mov	r3, r2
 8013782:	009b      	lsls	r3, r3, #2
 8013784:	4413      	add	r3, r2
 8013786:	009b      	lsls	r3, r3, #2
 8013788:	4a27      	ldr	r2, [pc, #156]	@ (8013828 <xTaskResumeAll+0x12c>)
 801378a:	441a      	add	r2, r3
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	3304      	adds	r3, #4
 8013790:	4619      	mov	r1, r3
 8013792:	4610      	mov	r0, r2
 8013794:	f7fe ff0f 	bl	80125b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801379c:	4b23      	ldr	r3, [pc, #140]	@ (801382c <xTaskResumeAll+0x130>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137a2:	429a      	cmp	r2, r3
 80137a4:	d302      	bcc.n	80137ac <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80137a6:	4b22      	ldr	r3, [pc, #136]	@ (8013830 <xTaskResumeAll+0x134>)
 80137a8:	2201      	movs	r2, #1
 80137aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80137ac:	4b1c      	ldr	r3, [pc, #112]	@ (8013820 <xTaskResumeAll+0x124>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d1cc      	bne.n	801374e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d001      	beq.n	80137be <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80137ba:	f000 fb73 	bl	8013ea4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80137be:	4b1d      	ldr	r3, [pc, #116]	@ (8013834 <xTaskResumeAll+0x138>)
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d010      	beq.n	80137ec <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80137ca:	f000 f859 	bl	8013880 <xTaskIncrementTick>
 80137ce:	4603      	mov	r3, r0
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d002      	beq.n	80137da <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80137d4:	4b16      	ldr	r3, [pc, #88]	@ (8013830 <xTaskResumeAll+0x134>)
 80137d6:	2201      	movs	r2, #1
 80137d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	3b01      	subs	r3, #1
 80137de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d1f1      	bne.n	80137ca <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80137e6:	4b13      	ldr	r3, [pc, #76]	@ (8013834 <xTaskResumeAll+0x138>)
 80137e8:	2200      	movs	r2, #0
 80137ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80137ec:	4b10      	ldr	r3, [pc, #64]	@ (8013830 <xTaskResumeAll+0x134>)
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d009      	beq.n	8013808 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80137f4:	2301      	movs	r3, #1
 80137f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80137f8:	4b0f      	ldr	r3, [pc, #60]	@ (8013838 <xTaskResumeAll+0x13c>)
 80137fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80137fe:	601a      	str	r2, [r3, #0]
 8013800:	f3bf 8f4f 	dsb	sy
 8013804:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013808:	f000 fdbe 	bl	8014388 <vPortExitCritical>

	return xAlreadyYielded;
 801380c:	68bb      	ldr	r3, [r7, #8]
}
 801380e:	4618      	mov	r0, r3
 8013810:	3710      	adds	r7, #16
 8013812:	46bd      	mov	sp, r7
 8013814:	bd80      	pop	{r7, pc}
 8013816:	bf00      	nop
 8013818:	20013188 	.word	0x20013188
 801381c:	20013160 	.word	0x20013160
 8013820:	20013120 	.word	0x20013120
 8013824:	20013168 	.word	0x20013168
 8013828:	20013064 	.word	0x20013064
 801382c:	20013060 	.word	0x20013060
 8013830:	20013174 	.word	0x20013174
 8013834:	20013170 	.word	0x20013170
 8013838:	e000ed04 	.word	0xe000ed04

0801383c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801383c:	b480      	push	{r7}
 801383e:	b083      	sub	sp, #12
 8013840:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013842:	4b05      	ldr	r3, [pc, #20]	@ (8013858 <xTaskGetTickCount+0x1c>)
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013848:	687b      	ldr	r3, [r7, #4]
}
 801384a:	4618      	mov	r0, r3
 801384c:	370c      	adds	r7, #12
 801384e:	46bd      	mov	sp, r7
 8013850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013854:	4770      	bx	lr
 8013856:	bf00      	nop
 8013858:	20013164 	.word	0x20013164

0801385c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801385c:	b580      	push	{r7, lr}
 801385e:	b082      	sub	sp, #8
 8013860:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013862:	f000 fe43 	bl	80144ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8013866:	2300      	movs	r3, #0
 8013868:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801386a:	4b04      	ldr	r3, [pc, #16]	@ (801387c <xTaskGetTickCountFromISR+0x20>)
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013870:	683b      	ldr	r3, [r7, #0]
}
 8013872:	4618      	mov	r0, r3
 8013874:	3708      	adds	r7, #8
 8013876:	46bd      	mov	sp, r7
 8013878:	bd80      	pop	{r7, pc}
 801387a:	bf00      	nop
 801387c:	20013164 	.word	0x20013164

08013880 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b086      	sub	sp, #24
 8013884:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013886:	2300      	movs	r3, #0
 8013888:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801388a:	4b50      	ldr	r3, [pc, #320]	@ (80139cc <xTaskIncrementTick+0x14c>)
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	2b00      	cmp	r3, #0
 8013890:	f040 808b 	bne.w	80139aa <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013894:	4b4e      	ldr	r3, [pc, #312]	@ (80139d0 <xTaskIncrementTick+0x150>)
 8013896:	681b      	ldr	r3, [r3, #0]
 8013898:	3301      	adds	r3, #1
 801389a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801389c:	4a4c      	ldr	r2, [pc, #304]	@ (80139d0 <xTaskIncrementTick+0x150>)
 801389e:	693b      	ldr	r3, [r7, #16]
 80138a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80138a2:	693b      	ldr	r3, [r7, #16]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d123      	bne.n	80138f0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80138a8:	4b4a      	ldr	r3, [pc, #296]	@ (80139d4 <xTaskIncrementTick+0x154>)
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d00d      	beq.n	80138ce <xTaskIncrementTick+0x4e>
	__asm volatile
 80138b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138b6:	b672      	cpsid	i
 80138b8:	f383 8811 	msr	BASEPRI, r3
 80138bc:	f3bf 8f6f 	isb	sy
 80138c0:	f3bf 8f4f 	dsb	sy
 80138c4:	b662      	cpsie	i
 80138c6:	603b      	str	r3, [r7, #0]
}
 80138c8:	bf00      	nop
 80138ca:	bf00      	nop
 80138cc:	e7fd      	b.n	80138ca <xTaskIncrementTick+0x4a>
 80138ce:	4b41      	ldr	r3, [pc, #260]	@ (80139d4 <xTaskIncrementTick+0x154>)
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	60fb      	str	r3, [r7, #12]
 80138d4:	4b40      	ldr	r3, [pc, #256]	@ (80139d8 <xTaskIncrementTick+0x158>)
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	4a3e      	ldr	r2, [pc, #248]	@ (80139d4 <xTaskIncrementTick+0x154>)
 80138da:	6013      	str	r3, [r2, #0]
 80138dc:	4a3e      	ldr	r2, [pc, #248]	@ (80139d8 <xTaskIncrementTick+0x158>)
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	6013      	str	r3, [r2, #0]
 80138e2:	4b3e      	ldr	r3, [pc, #248]	@ (80139dc <xTaskIncrementTick+0x15c>)
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	3301      	adds	r3, #1
 80138e8:	4a3c      	ldr	r2, [pc, #240]	@ (80139dc <xTaskIncrementTick+0x15c>)
 80138ea:	6013      	str	r3, [r2, #0]
 80138ec:	f000 fada 	bl	8013ea4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80138f0:	4b3b      	ldr	r3, [pc, #236]	@ (80139e0 <xTaskIncrementTick+0x160>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	693a      	ldr	r2, [r7, #16]
 80138f6:	429a      	cmp	r2, r3
 80138f8:	d348      	bcc.n	801398c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80138fa:	4b36      	ldr	r3, [pc, #216]	@ (80139d4 <xTaskIncrementTick+0x154>)
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d104      	bne.n	801390e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013904:	4b36      	ldr	r3, [pc, #216]	@ (80139e0 <xTaskIncrementTick+0x160>)
 8013906:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801390a:	601a      	str	r2, [r3, #0]
					break;
 801390c:	e03e      	b.n	801398c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801390e:	4b31      	ldr	r3, [pc, #196]	@ (80139d4 <xTaskIncrementTick+0x154>)
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	68db      	ldr	r3, [r3, #12]
 8013914:	68db      	ldr	r3, [r3, #12]
 8013916:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013918:	68bb      	ldr	r3, [r7, #8]
 801391a:	685b      	ldr	r3, [r3, #4]
 801391c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801391e:	693a      	ldr	r2, [r7, #16]
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	429a      	cmp	r2, r3
 8013924:	d203      	bcs.n	801392e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013926:	4a2e      	ldr	r2, [pc, #184]	@ (80139e0 <xTaskIncrementTick+0x160>)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801392c:	e02e      	b.n	801398c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801392e:	68bb      	ldr	r3, [r7, #8]
 8013930:	3304      	adds	r3, #4
 8013932:	4618      	mov	r0, r3
 8013934:	f7fe fe9c 	bl	8012670 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013938:	68bb      	ldr	r3, [r7, #8]
 801393a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801393c:	2b00      	cmp	r3, #0
 801393e:	d004      	beq.n	801394a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013940:	68bb      	ldr	r3, [r7, #8]
 8013942:	3318      	adds	r3, #24
 8013944:	4618      	mov	r0, r3
 8013946:	f7fe fe93 	bl	8012670 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801394a:	68bb      	ldr	r3, [r7, #8]
 801394c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801394e:	2201      	movs	r2, #1
 8013950:	409a      	lsls	r2, r3
 8013952:	4b24      	ldr	r3, [pc, #144]	@ (80139e4 <xTaskIncrementTick+0x164>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	4313      	orrs	r3, r2
 8013958:	4a22      	ldr	r2, [pc, #136]	@ (80139e4 <xTaskIncrementTick+0x164>)
 801395a:	6013      	str	r3, [r2, #0]
 801395c:	68bb      	ldr	r3, [r7, #8]
 801395e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013960:	4613      	mov	r3, r2
 8013962:	009b      	lsls	r3, r3, #2
 8013964:	4413      	add	r3, r2
 8013966:	009b      	lsls	r3, r3, #2
 8013968:	4a1f      	ldr	r2, [pc, #124]	@ (80139e8 <xTaskIncrementTick+0x168>)
 801396a:	441a      	add	r2, r3
 801396c:	68bb      	ldr	r3, [r7, #8]
 801396e:	3304      	adds	r3, #4
 8013970:	4619      	mov	r1, r3
 8013972:	4610      	mov	r0, r2
 8013974:	f7fe fe1f 	bl	80125b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013978:	68bb      	ldr	r3, [r7, #8]
 801397a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801397c:	4b1b      	ldr	r3, [pc, #108]	@ (80139ec <xTaskIncrementTick+0x16c>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013982:	429a      	cmp	r2, r3
 8013984:	d3b9      	bcc.n	80138fa <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8013986:	2301      	movs	r3, #1
 8013988:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801398a:	e7b6      	b.n	80138fa <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801398c:	4b17      	ldr	r3, [pc, #92]	@ (80139ec <xTaskIncrementTick+0x16c>)
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013992:	4915      	ldr	r1, [pc, #84]	@ (80139e8 <xTaskIncrementTick+0x168>)
 8013994:	4613      	mov	r3, r2
 8013996:	009b      	lsls	r3, r3, #2
 8013998:	4413      	add	r3, r2
 801399a:	009b      	lsls	r3, r3, #2
 801399c:	440b      	add	r3, r1
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	2b01      	cmp	r3, #1
 80139a2:	d907      	bls.n	80139b4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80139a4:	2301      	movs	r3, #1
 80139a6:	617b      	str	r3, [r7, #20]
 80139a8:	e004      	b.n	80139b4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80139aa:	4b11      	ldr	r3, [pc, #68]	@ (80139f0 <xTaskIncrementTick+0x170>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	3301      	adds	r3, #1
 80139b0:	4a0f      	ldr	r2, [pc, #60]	@ (80139f0 <xTaskIncrementTick+0x170>)
 80139b2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80139b4:	4b0f      	ldr	r3, [pc, #60]	@ (80139f4 <xTaskIncrementTick+0x174>)
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d001      	beq.n	80139c0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80139bc:	2301      	movs	r3, #1
 80139be:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80139c0:	697b      	ldr	r3, [r7, #20]
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3718      	adds	r7, #24
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}
 80139ca:	bf00      	nop
 80139cc:	20013188 	.word	0x20013188
 80139d0:	20013164 	.word	0x20013164
 80139d4:	20013118 	.word	0x20013118
 80139d8:	2001311c 	.word	0x2001311c
 80139dc:	20013178 	.word	0x20013178
 80139e0:	20013180 	.word	0x20013180
 80139e4:	20013168 	.word	0x20013168
 80139e8:	20013064 	.word	0x20013064
 80139ec:	20013060 	.word	0x20013060
 80139f0:	20013170 	.word	0x20013170
 80139f4:	20013174 	.word	0x20013174

080139f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80139f8:	b580      	push	{r7, lr}
 80139fa:	b088      	sub	sp, #32
 80139fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80139fe:	4b3b      	ldr	r3, [pc, #236]	@ (8013aec <vTaskSwitchContext+0xf4>)
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d003      	beq.n	8013a0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013a06:	4b3a      	ldr	r3, [pc, #232]	@ (8013af0 <vTaskSwitchContext+0xf8>)
 8013a08:	2201      	movs	r2, #1
 8013a0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013a0c:	e069      	b.n	8013ae2 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8013a0e:	4b38      	ldr	r3, [pc, #224]	@ (8013af0 <vTaskSwitchContext+0xf8>)
 8013a10:	2200      	movs	r2, #0
 8013a12:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8013a14:	4b37      	ldr	r3, [pc, #220]	@ (8013af4 <vTaskSwitchContext+0xfc>)
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013a1a:	61fb      	str	r3, [r7, #28]
 8013a1c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8013a20:	61bb      	str	r3, [r7, #24]
 8013a22:	69fb      	ldr	r3, [r7, #28]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	69ba      	ldr	r2, [r7, #24]
 8013a28:	429a      	cmp	r2, r3
 8013a2a:	d111      	bne.n	8013a50 <vTaskSwitchContext+0x58>
 8013a2c:	69fb      	ldr	r3, [r7, #28]
 8013a2e:	3304      	adds	r3, #4
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	69ba      	ldr	r2, [r7, #24]
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d10b      	bne.n	8013a50 <vTaskSwitchContext+0x58>
 8013a38:	69fb      	ldr	r3, [r7, #28]
 8013a3a:	3308      	adds	r3, #8
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	69ba      	ldr	r2, [r7, #24]
 8013a40:	429a      	cmp	r2, r3
 8013a42:	d105      	bne.n	8013a50 <vTaskSwitchContext+0x58>
 8013a44:	69fb      	ldr	r3, [r7, #28]
 8013a46:	330c      	adds	r3, #12
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	69ba      	ldr	r2, [r7, #24]
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d008      	beq.n	8013a62 <vTaskSwitchContext+0x6a>
 8013a50:	4b28      	ldr	r3, [pc, #160]	@ (8013af4 <vTaskSwitchContext+0xfc>)
 8013a52:	681a      	ldr	r2, [r3, #0]
 8013a54:	4b27      	ldr	r3, [pc, #156]	@ (8013af4 <vTaskSwitchContext+0xfc>)
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	3334      	adds	r3, #52	@ 0x34
 8013a5a:	4619      	mov	r1, r3
 8013a5c:	4610      	mov	r0, r2
 8013a5e:	f7ec fd74 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a62:	4b25      	ldr	r3, [pc, #148]	@ (8013af8 <vTaskSwitchContext+0x100>)
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	fab3 f383 	clz	r3, r3
 8013a6e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013a70:	7afb      	ldrb	r3, [r7, #11]
 8013a72:	f1c3 031f 	rsb	r3, r3, #31
 8013a76:	617b      	str	r3, [r7, #20]
 8013a78:	4920      	ldr	r1, [pc, #128]	@ (8013afc <vTaskSwitchContext+0x104>)
 8013a7a:	697a      	ldr	r2, [r7, #20]
 8013a7c:	4613      	mov	r3, r2
 8013a7e:	009b      	lsls	r3, r3, #2
 8013a80:	4413      	add	r3, r2
 8013a82:	009b      	lsls	r3, r3, #2
 8013a84:	440b      	add	r3, r1
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d10d      	bne.n	8013aa8 <vTaskSwitchContext+0xb0>
	__asm volatile
 8013a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a90:	b672      	cpsid	i
 8013a92:	f383 8811 	msr	BASEPRI, r3
 8013a96:	f3bf 8f6f 	isb	sy
 8013a9a:	f3bf 8f4f 	dsb	sy
 8013a9e:	b662      	cpsie	i
 8013aa0:	607b      	str	r3, [r7, #4]
}
 8013aa2:	bf00      	nop
 8013aa4:	bf00      	nop
 8013aa6:	e7fd      	b.n	8013aa4 <vTaskSwitchContext+0xac>
 8013aa8:	697a      	ldr	r2, [r7, #20]
 8013aaa:	4613      	mov	r3, r2
 8013aac:	009b      	lsls	r3, r3, #2
 8013aae:	4413      	add	r3, r2
 8013ab0:	009b      	lsls	r3, r3, #2
 8013ab2:	4a12      	ldr	r2, [pc, #72]	@ (8013afc <vTaskSwitchContext+0x104>)
 8013ab4:	4413      	add	r3, r2
 8013ab6:	613b      	str	r3, [r7, #16]
 8013ab8:	693b      	ldr	r3, [r7, #16]
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	685a      	ldr	r2, [r3, #4]
 8013abe:	693b      	ldr	r3, [r7, #16]
 8013ac0:	605a      	str	r2, [r3, #4]
 8013ac2:	693b      	ldr	r3, [r7, #16]
 8013ac4:	685a      	ldr	r2, [r3, #4]
 8013ac6:	693b      	ldr	r3, [r7, #16]
 8013ac8:	3308      	adds	r3, #8
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d104      	bne.n	8013ad8 <vTaskSwitchContext+0xe0>
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	685b      	ldr	r3, [r3, #4]
 8013ad2:	685a      	ldr	r2, [r3, #4]
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	605a      	str	r2, [r3, #4]
 8013ad8:	693b      	ldr	r3, [r7, #16]
 8013ada:	685b      	ldr	r3, [r3, #4]
 8013adc:	68db      	ldr	r3, [r3, #12]
 8013ade:	4a05      	ldr	r2, [pc, #20]	@ (8013af4 <vTaskSwitchContext+0xfc>)
 8013ae0:	6013      	str	r3, [r2, #0]
}
 8013ae2:	bf00      	nop
 8013ae4:	3720      	adds	r7, #32
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	bd80      	pop	{r7, pc}
 8013aea:	bf00      	nop
 8013aec:	20013188 	.word	0x20013188
 8013af0:	20013174 	.word	0x20013174
 8013af4:	20013060 	.word	0x20013060
 8013af8:	20013168 	.word	0x20013168
 8013afc:	20013064 	.word	0x20013064

08013b00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b084      	sub	sp, #16
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
 8013b08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d10d      	bne.n	8013b2c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8013b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b14:	b672      	cpsid	i
 8013b16:	f383 8811 	msr	BASEPRI, r3
 8013b1a:	f3bf 8f6f 	isb	sy
 8013b1e:	f3bf 8f4f 	dsb	sy
 8013b22:	b662      	cpsie	i
 8013b24:	60fb      	str	r3, [r7, #12]
}
 8013b26:	bf00      	nop
 8013b28:	bf00      	nop
 8013b2a:	e7fd      	b.n	8013b28 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013b2c:	4b07      	ldr	r3, [pc, #28]	@ (8013b4c <vTaskPlaceOnEventList+0x4c>)
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	3318      	adds	r3, #24
 8013b32:	4619      	mov	r1, r3
 8013b34:	6878      	ldr	r0, [r7, #4]
 8013b36:	f7fe fd62 	bl	80125fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013b3a:	2101      	movs	r1, #1
 8013b3c:	6838      	ldr	r0, [r7, #0]
 8013b3e:	f000 fa7b 	bl	8014038 <prvAddCurrentTaskToDelayedList>
}
 8013b42:	bf00      	nop
 8013b44:	3710      	adds	r7, #16
 8013b46:	46bd      	mov	sp, r7
 8013b48:	bd80      	pop	{r7, pc}
 8013b4a:	bf00      	nop
 8013b4c:	20013060 	.word	0x20013060

08013b50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013b50:	b580      	push	{r7, lr}
 8013b52:	b086      	sub	sp, #24
 8013b54:	af00      	add	r7, sp, #0
 8013b56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	68db      	ldr	r3, [r3, #12]
 8013b5c:	68db      	ldr	r3, [r3, #12]
 8013b5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013b60:	693b      	ldr	r3, [r7, #16]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d10d      	bne.n	8013b82 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8013b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b6a:	b672      	cpsid	i
 8013b6c:	f383 8811 	msr	BASEPRI, r3
 8013b70:	f3bf 8f6f 	isb	sy
 8013b74:	f3bf 8f4f 	dsb	sy
 8013b78:	b662      	cpsie	i
 8013b7a:	60fb      	str	r3, [r7, #12]
}
 8013b7c:	bf00      	nop
 8013b7e:	bf00      	nop
 8013b80:	e7fd      	b.n	8013b7e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013b82:	693b      	ldr	r3, [r7, #16]
 8013b84:	3318      	adds	r3, #24
 8013b86:	4618      	mov	r0, r3
 8013b88:	f7fe fd72 	bl	8012670 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8013c04 <xTaskRemoveFromEventList+0xb4>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d11c      	bne.n	8013bce <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	3304      	adds	r3, #4
 8013b98:	4618      	mov	r0, r3
 8013b9a:	f7fe fd69 	bl	8012670 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013b9e:	693b      	ldr	r3, [r7, #16]
 8013ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ba2:	2201      	movs	r2, #1
 8013ba4:	409a      	lsls	r2, r3
 8013ba6:	4b18      	ldr	r3, [pc, #96]	@ (8013c08 <xTaskRemoveFromEventList+0xb8>)
 8013ba8:	681b      	ldr	r3, [r3, #0]
 8013baa:	4313      	orrs	r3, r2
 8013bac:	4a16      	ldr	r2, [pc, #88]	@ (8013c08 <xTaskRemoveFromEventList+0xb8>)
 8013bae:	6013      	str	r3, [r2, #0]
 8013bb0:	693b      	ldr	r3, [r7, #16]
 8013bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bb4:	4613      	mov	r3, r2
 8013bb6:	009b      	lsls	r3, r3, #2
 8013bb8:	4413      	add	r3, r2
 8013bba:	009b      	lsls	r3, r3, #2
 8013bbc:	4a13      	ldr	r2, [pc, #76]	@ (8013c0c <xTaskRemoveFromEventList+0xbc>)
 8013bbe:	441a      	add	r2, r3
 8013bc0:	693b      	ldr	r3, [r7, #16]
 8013bc2:	3304      	adds	r3, #4
 8013bc4:	4619      	mov	r1, r3
 8013bc6:	4610      	mov	r0, r2
 8013bc8:	f7fe fcf5 	bl	80125b6 <vListInsertEnd>
 8013bcc:	e005      	b.n	8013bda <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013bce:	693b      	ldr	r3, [r7, #16]
 8013bd0:	3318      	adds	r3, #24
 8013bd2:	4619      	mov	r1, r3
 8013bd4:	480e      	ldr	r0, [pc, #56]	@ (8013c10 <xTaskRemoveFromEventList+0xc0>)
 8013bd6:	f7fe fcee 	bl	80125b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013bda:	693b      	ldr	r3, [r7, #16]
 8013bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bde:	4b0d      	ldr	r3, [pc, #52]	@ (8013c14 <xTaskRemoveFromEventList+0xc4>)
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013be4:	429a      	cmp	r2, r3
 8013be6:	d905      	bls.n	8013bf4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013be8:	2301      	movs	r3, #1
 8013bea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013bec:	4b0a      	ldr	r3, [pc, #40]	@ (8013c18 <xTaskRemoveFromEventList+0xc8>)
 8013bee:	2201      	movs	r2, #1
 8013bf0:	601a      	str	r2, [r3, #0]
 8013bf2:	e001      	b.n	8013bf8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013bf8:	697b      	ldr	r3, [r7, #20]
}
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	3718      	adds	r7, #24
 8013bfe:	46bd      	mov	sp, r7
 8013c00:	bd80      	pop	{r7, pc}
 8013c02:	bf00      	nop
 8013c04:	20013188 	.word	0x20013188
 8013c08:	20013168 	.word	0x20013168
 8013c0c:	20013064 	.word	0x20013064
 8013c10:	20013120 	.word	0x20013120
 8013c14:	20013060 	.word	0x20013060
 8013c18:	20013174 	.word	0x20013174

08013c1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013c1c:	b480      	push	{r7}
 8013c1e:	b083      	sub	sp, #12
 8013c20:	af00      	add	r7, sp, #0
 8013c22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013c24:	4b06      	ldr	r3, [pc, #24]	@ (8013c40 <vTaskInternalSetTimeOutState+0x24>)
 8013c26:	681a      	ldr	r2, [r3, #0]
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013c2c:	4b05      	ldr	r3, [pc, #20]	@ (8013c44 <vTaskInternalSetTimeOutState+0x28>)
 8013c2e:	681a      	ldr	r2, [r3, #0]
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	605a      	str	r2, [r3, #4]
}
 8013c34:	bf00      	nop
 8013c36:	370c      	adds	r7, #12
 8013c38:	46bd      	mov	sp, r7
 8013c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c3e:	4770      	bx	lr
 8013c40:	20013178 	.word	0x20013178
 8013c44:	20013164 	.word	0x20013164

08013c48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b088      	sub	sp, #32
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
 8013c50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d10d      	bne.n	8013c74 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8013c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c5c:	b672      	cpsid	i
 8013c5e:	f383 8811 	msr	BASEPRI, r3
 8013c62:	f3bf 8f6f 	isb	sy
 8013c66:	f3bf 8f4f 	dsb	sy
 8013c6a:	b662      	cpsie	i
 8013c6c:	613b      	str	r3, [r7, #16]
}
 8013c6e:	bf00      	nop
 8013c70:	bf00      	nop
 8013c72:	e7fd      	b.n	8013c70 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d10d      	bne.n	8013c96 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8013c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c7e:	b672      	cpsid	i
 8013c80:	f383 8811 	msr	BASEPRI, r3
 8013c84:	f3bf 8f6f 	isb	sy
 8013c88:	f3bf 8f4f 	dsb	sy
 8013c8c:	b662      	cpsie	i
 8013c8e:	60fb      	str	r3, [r7, #12]
}
 8013c90:	bf00      	nop
 8013c92:	bf00      	nop
 8013c94:	e7fd      	b.n	8013c92 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8013c96:	f000 fb41 	bl	801431c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8013d10 <xTaskCheckForTimeOut+0xc8>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	685b      	ldr	r3, [r3, #4]
 8013ca4:	69ba      	ldr	r2, [r7, #24]
 8013ca6:	1ad3      	subs	r3, r2, r3
 8013ca8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013caa:	683b      	ldr	r3, [r7, #0]
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013cb2:	d102      	bne.n	8013cba <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013cb4:	2300      	movs	r3, #0
 8013cb6:	61fb      	str	r3, [r7, #28]
 8013cb8:	e023      	b.n	8013d02 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	681a      	ldr	r2, [r3, #0]
 8013cbe:	4b15      	ldr	r3, [pc, #84]	@ (8013d14 <xTaskCheckForTimeOut+0xcc>)
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	429a      	cmp	r2, r3
 8013cc4:	d007      	beq.n	8013cd6 <xTaskCheckForTimeOut+0x8e>
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	685b      	ldr	r3, [r3, #4]
 8013cca:	69ba      	ldr	r2, [r7, #24]
 8013ccc:	429a      	cmp	r2, r3
 8013cce:	d302      	bcc.n	8013cd6 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013cd0:	2301      	movs	r3, #1
 8013cd2:	61fb      	str	r3, [r7, #28]
 8013cd4:	e015      	b.n	8013d02 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013cd6:	683b      	ldr	r3, [r7, #0]
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	697a      	ldr	r2, [r7, #20]
 8013cdc:	429a      	cmp	r2, r3
 8013cde:	d20b      	bcs.n	8013cf8 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	681a      	ldr	r2, [r3, #0]
 8013ce4:	697b      	ldr	r3, [r7, #20]
 8013ce6:	1ad2      	subs	r2, r2, r3
 8013ce8:	683b      	ldr	r3, [r7, #0]
 8013cea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f7ff ff95 	bl	8013c1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	61fb      	str	r3, [r7, #28]
 8013cf6:	e004      	b.n	8013d02 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8013cf8:	683b      	ldr	r3, [r7, #0]
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013cfe:	2301      	movs	r3, #1
 8013d00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013d02:	f000 fb41 	bl	8014388 <vPortExitCritical>

	return xReturn;
 8013d06:	69fb      	ldr	r3, [r7, #28]
}
 8013d08:	4618      	mov	r0, r3
 8013d0a:	3720      	adds	r7, #32
 8013d0c:	46bd      	mov	sp, r7
 8013d0e:	bd80      	pop	{r7, pc}
 8013d10:	20013164 	.word	0x20013164
 8013d14:	20013178 	.word	0x20013178

08013d18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013d18:	b480      	push	{r7}
 8013d1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013d1c:	4b03      	ldr	r3, [pc, #12]	@ (8013d2c <vTaskMissedYield+0x14>)
 8013d1e:	2201      	movs	r2, #1
 8013d20:	601a      	str	r2, [r3, #0]
}
 8013d22:	bf00      	nop
 8013d24:	46bd      	mov	sp, r7
 8013d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2a:	4770      	bx	lr
 8013d2c:	20013174 	.word	0x20013174

08013d30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013d30:	b580      	push	{r7, lr}
 8013d32:	b082      	sub	sp, #8
 8013d34:	af00      	add	r7, sp, #0
 8013d36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013d38:	f000 f854 	bl	8013de4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013d3c:	4b07      	ldr	r3, [pc, #28]	@ (8013d5c <prvIdleTask+0x2c>)
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	2b01      	cmp	r3, #1
 8013d42:	d907      	bls.n	8013d54 <prvIdleTask+0x24>
			{
				taskYIELD();
 8013d44:	4b06      	ldr	r3, [pc, #24]	@ (8013d60 <prvIdleTask+0x30>)
 8013d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013d4a:	601a      	str	r2, [r3, #0]
 8013d4c:	f3bf 8f4f 	dsb	sy
 8013d50:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8013d54:	f7ec fbf2 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8013d58:	e7ee      	b.n	8013d38 <prvIdleTask+0x8>
 8013d5a:	bf00      	nop
 8013d5c:	20013064 	.word	0x20013064
 8013d60:	e000ed04 	.word	0xe000ed04

08013d64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b082      	sub	sp, #8
 8013d68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	607b      	str	r3, [r7, #4]
 8013d6e:	e00c      	b.n	8013d8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013d70:	687a      	ldr	r2, [r7, #4]
 8013d72:	4613      	mov	r3, r2
 8013d74:	009b      	lsls	r3, r3, #2
 8013d76:	4413      	add	r3, r2
 8013d78:	009b      	lsls	r3, r3, #2
 8013d7a:	4a12      	ldr	r2, [pc, #72]	@ (8013dc4 <prvInitialiseTaskLists+0x60>)
 8013d7c:	4413      	add	r3, r2
 8013d7e:	4618      	mov	r0, r3
 8013d80:	f7fe fbec 	bl	801255c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	3301      	adds	r3, #1
 8013d88:	607b      	str	r3, [r7, #4]
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	2b06      	cmp	r3, #6
 8013d8e:	d9ef      	bls.n	8013d70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013d90:	480d      	ldr	r0, [pc, #52]	@ (8013dc8 <prvInitialiseTaskLists+0x64>)
 8013d92:	f7fe fbe3 	bl	801255c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013d96:	480d      	ldr	r0, [pc, #52]	@ (8013dcc <prvInitialiseTaskLists+0x68>)
 8013d98:	f7fe fbe0 	bl	801255c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013d9c:	480c      	ldr	r0, [pc, #48]	@ (8013dd0 <prvInitialiseTaskLists+0x6c>)
 8013d9e:	f7fe fbdd 	bl	801255c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013da2:	480c      	ldr	r0, [pc, #48]	@ (8013dd4 <prvInitialiseTaskLists+0x70>)
 8013da4:	f7fe fbda 	bl	801255c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013da8:	480b      	ldr	r0, [pc, #44]	@ (8013dd8 <prvInitialiseTaskLists+0x74>)
 8013daa:	f7fe fbd7 	bl	801255c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013dae:	4b0b      	ldr	r3, [pc, #44]	@ (8013ddc <prvInitialiseTaskLists+0x78>)
 8013db0:	4a05      	ldr	r2, [pc, #20]	@ (8013dc8 <prvInitialiseTaskLists+0x64>)
 8013db2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013db4:	4b0a      	ldr	r3, [pc, #40]	@ (8013de0 <prvInitialiseTaskLists+0x7c>)
 8013db6:	4a05      	ldr	r2, [pc, #20]	@ (8013dcc <prvInitialiseTaskLists+0x68>)
 8013db8:	601a      	str	r2, [r3, #0]
}
 8013dba:	bf00      	nop
 8013dbc:	3708      	adds	r7, #8
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	bd80      	pop	{r7, pc}
 8013dc2:	bf00      	nop
 8013dc4:	20013064 	.word	0x20013064
 8013dc8:	200130f0 	.word	0x200130f0
 8013dcc:	20013104 	.word	0x20013104
 8013dd0:	20013120 	.word	0x20013120
 8013dd4:	20013134 	.word	0x20013134
 8013dd8:	2001314c 	.word	0x2001314c
 8013ddc:	20013118 	.word	0x20013118
 8013de0:	2001311c 	.word	0x2001311c

08013de4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b082      	sub	sp, #8
 8013de8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013dea:	e019      	b.n	8013e20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013dec:	f000 fa96 	bl	801431c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013df0:	4b10      	ldr	r3, [pc, #64]	@ (8013e34 <prvCheckTasksWaitingTermination+0x50>)
 8013df2:	68db      	ldr	r3, [r3, #12]
 8013df4:	68db      	ldr	r3, [r3, #12]
 8013df6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	3304      	adds	r3, #4
 8013dfc:	4618      	mov	r0, r3
 8013dfe:	f7fe fc37 	bl	8012670 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013e02:	4b0d      	ldr	r3, [pc, #52]	@ (8013e38 <prvCheckTasksWaitingTermination+0x54>)
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	3b01      	subs	r3, #1
 8013e08:	4a0b      	ldr	r2, [pc, #44]	@ (8013e38 <prvCheckTasksWaitingTermination+0x54>)
 8013e0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8013e3c <prvCheckTasksWaitingTermination+0x58>)
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	3b01      	subs	r3, #1
 8013e12:	4a0a      	ldr	r2, [pc, #40]	@ (8013e3c <prvCheckTasksWaitingTermination+0x58>)
 8013e14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013e16:	f000 fab7 	bl	8014388 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	f000 f810 	bl	8013e40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013e20:	4b06      	ldr	r3, [pc, #24]	@ (8013e3c <prvCheckTasksWaitingTermination+0x58>)
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	d1e1      	bne.n	8013dec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013e28:	bf00      	nop
 8013e2a:	bf00      	nop
 8013e2c:	3708      	adds	r7, #8
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	20013134 	.word	0x20013134
 8013e38:	20013160 	.word	0x20013160
 8013e3c:	20013148 	.word	0x20013148

08013e40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b084      	sub	sp, #16
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d108      	bne.n	8013e64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013e56:	4618      	mov	r0, r3
 8013e58:	f000 fc60 	bl	801471c <vPortFree>
				vPortFree( pxTCB );
 8013e5c:	6878      	ldr	r0, [r7, #4]
 8013e5e:	f000 fc5d 	bl	801471c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013e62:	e01b      	b.n	8013e9c <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013e6a:	2b01      	cmp	r3, #1
 8013e6c:	d103      	bne.n	8013e76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013e6e:	6878      	ldr	r0, [r7, #4]
 8013e70:	f000 fc54 	bl	801471c <vPortFree>
	}
 8013e74:	e012      	b.n	8013e9c <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013e7c:	2b02      	cmp	r3, #2
 8013e7e:	d00d      	beq.n	8013e9c <prvDeleteTCB+0x5c>
	__asm volatile
 8013e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e84:	b672      	cpsid	i
 8013e86:	f383 8811 	msr	BASEPRI, r3
 8013e8a:	f3bf 8f6f 	isb	sy
 8013e8e:	f3bf 8f4f 	dsb	sy
 8013e92:	b662      	cpsie	i
 8013e94:	60fb      	str	r3, [r7, #12]
}
 8013e96:	bf00      	nop
 8013e98:	bf00      	nop
 8013e9a:	e7fd      	b.n	8013e98 <prvDeleteTCB+0x58>
	}
 8013e9c:	bf00      	nop
 8013e9e:	3710      	adds	r7, #16
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	bd80      	pop	{r7, pc}

08013ea4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013ea4:	b480      	push	{r7}
 8013ea6:	b083      	sub	sp, #12
 8013ea8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8013edc <prvResetNextTaskUnblockTime+0x38>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d104      	bne.n	8013ebe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8013ee0 <prvResetNextTaskUnblockTime+0x3c>)
 8013eb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013eba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013ebc:	e008      	b.n	8013ed0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ebe:	4b07      	ldr	r3, [pc, #28]	@ (8013edc <prvResetNextTaskUnblockTime+0x38>)
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	68db      	ldr	r3, [r3, #12]
 8013ec4:	68db      	ldr	r3, [r3, #12]
 8013ec6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	685b      	ldr	r3, [r3, #4]
 8013ecc:	4a04      	ldr	r2, [pc, #16]	@ (8013ee0 <prvResetNextTaskUnblockTime+0x3c>)
 8013ece:	6013      	str	r3, [r2, #0]
}
 8013ed0:	bf00      	nop
 8013ed2:	370c      	adds	r7, #12
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eda:	4770      	bx	lr
 8013edc:	20013118 	.word	0x20013118
 8013ee0:	20013180 	.word	0x20013180

08013ee4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013ee4:	b480      	push	{r7}
 8013ee6:	b083      	sub	sp, #12
 8013ee8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013eea:	4b0b      	ldr	r3, [pc, #44]	@ (8013f18 <xTaskGetSchedulerState+0x34>)
 8013eec:	681b      	ldr	r3, [r3, #0]
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d102      	bne.n	8013ef8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013ef2:	2301      	movs	r3, #1
 8013ef4:	607b      	str	r3, [r7, #4]
 8013ef6:	e008      	b.n	8013f0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013ef8:	4b08      	ldr	r3, [pc, #32]	@ (8013f1c <xTaskGetSchedulerState+0x38>)
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d102      	bne.n	8013f06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013f00:	2302      	movs	r3, #2
 8013f02:	607b      	str	r3, [r7, #4]
 8013f04:	e001      	b.n	8013f0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013f06:	2300      	movs	r3, #0
 8013f08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013f0a:	687b      	ldr	r3, [r7, #4]
	}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	370c      	adds	r7, #12
 8013f10:	46bd      	mov	sp, r7
 8013f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f16:	4770      	bx	lr
 8013f18:	2001316c 	.word	0x2001316c
 8013f1c:	20013188 	.word	0x20013188

08013f20 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013f20:	b580      	push	{r7, lr}
 8013f22:	b086      	sub	sp, #24
 8013f24:	af00      	add	r7, sp, #0
 8013f26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d074      	beq.n	8014020 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013f36:	4b3d      	ldr	r3, [pc, #244]	@ (801402c <xTaskPriorityDisinherit+0x10c>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	693a      	ldr	r2, [r7, #16]
 8013f3c:	429a      	cmp	r2, r3
 8013f3e:	d00d      	beq.n	8013f5c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8013f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f44:	b672      	cpsid	i
 8013f46:	f383 8811 	msr	BASEPRI, r3
 8013f4a:	f3bf 8f6f 	isb	sy
 8013f4e:	f3bf 8f4f 	dsb	sy
 8013f52:	b662      	cpsie	i
 8013f54:	60fb      	str	r3, [r7, #12]
}
 8013f56:	bf00      	nop
 8013f58:	bf00      	nop
 8013f5a:	e7fd      	b.n	8013f58 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8013f5c:	693b      	ldr	r3, [r7, #16]
 8013f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d10d      	bne.n	8013f80 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8013f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f68:	b672      	cpsid	i
 8013f6a:	f383 8811 	msr	BASEPRI, r3
 8013f6e:	f3bf 8f6f 	isb	sy
 8013f72:	f3bf 8f4f 	dsb	sy
 8013f76:	b662      	cpsie	i
 8013f78:	60bb      	str	r3, [r7, #8]
}
 8013f7a:	bf00      	nop
 8013f7c:	bf00      	nop
 8013f7e:	e7fd      	b.n	8013f7c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013f80:	693b      	ldr	r3, [r7, #16]
 8013f82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013f84:	1e5a      	subs	r2, r3, #1
 8013f86:	693b      	ldr	r3, [r7, #16]
 8013f88:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013f8a:	693b      	ldr	r3, [r7, #16]
 8013f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f8e:	693b      	ldr	r3, [r7, #16]
 8013f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d044      	beq.n	8014020 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013f96:	693b      	ldr	r3, [r7, #16]
 8013f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d140      	bne.n	8014020 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013f9e:	693b      	ldr	r3, [r7, #16]
 8013fa0:	3304      	adds	r3, #4
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	f7fe fb64 	bl	8012670 <uxListRemove>
 8013fa8:	4603      	mov	r3, r0
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d115      	bne.n	8013fda <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8013fae:	693b      	ldr	r3, [r7, #16]
 8013fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013fb2:	491f      	ldr	r1, [pc, #124]	@ (8014030 <xTaskPriorityDisinherit+0x110>)
 8013fb4:	4613      	mov	r3, r2
 8013fb6:	009b      	lsls	r3, r3, #2
 8013fb8:	4413      	add	r3, r2
 8013fba:	009b      	lsls	r3, r3, #2
 8013fbc:	440b      	add	r3, r1
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d10a      	bne.n	8013fda <xTaskPriorityDisinherit+0xba>
 8013fc4:	693b      	ldr	r3, [r7, #16]
 8013fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013fc8:	2201      	movs	r2, #1
 8013fca:	fa02 f303 	lsl.w	r3, r2, r3
 8013fce:	43da      	mvns	r2, r3
 8013fd0:	4b18      	ldr	r3, [pc, #96]	@ (8014034 <xTaskPriorityDisinherit+0x114>)
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	4013      	ands	r3, r2
 8013fd6:	4a17      	ldr	r2, [pc, #92]	@ (8014034 <xTaskPriorityDisinherit+0x114>)
 8013fd8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013fda:	693b      	ldr	r3, [r7, #16]
 8013fdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013fde:	693b      	ldr	r3, [r7, #16]
 8013fe0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013fe2:	693b      	ldr	r3, [r7, #16]
 8013fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013fe6:	f1c3 0207 	rsb	r2, r3, #7
 8013fea:	693b      	ldr	r3, [r7, #16]
 8013fec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013fee:	693b      	ldr	r3, [r7, #16]
 8013ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ff2:	2201      	movs	r2, #1
 8013ff4:	409a      	lsls	r2, r3
 8013ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8014034 <xTaskPriorityDisinherit+0x114>)
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	4313      	orrs	r3, r2
 8013ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8014034 <xTaskPriorityDisinherit+0x114>)
 8013ffe:	6013      	str	r3, [r2, #0]
 8014000:	693b      	ldr	r3, [r7, #16]
 8014002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014004:	4613      	mov	r3, r2
 8014006:	009b      	lsls	r3, r3, #2
 8014008:	4413      	add	r3, r2
 801400a:	009b      	lsls	r3, r3, #2
 801400c:	4a08      	ldr	r2, [pc, #32]	@ (8014030 <xTaskPriorityDisinherit+0x110>)
 801400e:	441a      	add	r2, r3
 8014010:	693b      	ldr	r3, [r7, #16]
 8014012:	3304      	adds	r3, #4
 8014014:	4619      	mov	r1, r3
 8014016:	4610      	mov	r0, r2
 8014018:	f7fe facd 	bl	80125b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801401c:	2301      	movs	r3, #1
 801401e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014020:	697b      	ldr	r3, [r7, #20]
	}
 8014022:	4618      	mov	r0, r3
 8014024:	3718      	adds	r7, #24
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}
 801402a:	bf00      	nop
 801402c:	20013060 	.word	0x20013060
 8014030:	20013064 	.word	0x20013064
 8014034:	20013168 	.word	0x20013168

08014038 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014038:	b580      	push	{r7, lr}
 801403a:	b084      	sub	sp, #16
 801403c:	af00      	add	r7, sp, #0
 801403e:	6078      	str	r0, [r7, #4]
 8014040:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014042:	4b29      	ldr	r3, [pc, #164]	@ (80140e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014048:	4b28      	ldr	r3, [pc, #160]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801404a:	681b      	ldr	r3, [r3, #0]
 801404c:	3304      	adds	r3, #4
 801404e:	4618      	mov	r0, r3
 8014050:	f7fe fb0e 	bl	8012670 <uxListRemove>
 8014054:	4603      	mov	r3, r0
 8014056:	2b00      	cmp	r3, #0
 8014058:	d10b      	bne.n	8014072 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801405a:	4b24      	ldr	r3, [pc, #144]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801405c:	681b      	ldr	r3, [r3, #0]
 801405e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014060:	2201      	movs	r2, #1
 8014062:	fa02 f303 	lsl.w	r3, r2, r3
 8014066:	43da      	mvns	r2, r3
 8014068:	4b21      	ldr	r3, [pc, #132]	@ (80140f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	4013      	ands	r3, r2
 801406e:	4a20      	ldr	r2, [pc, #128]	@ (80140f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014070:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014078:	d10a      	bne.n	8014090 <prvAddCurrentTaskToDelayedList+0x58>
 801407a:	683b      	ldr	r3, [r7, #0]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d007      	beq.n	8014090 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014080:	4b1a      	ldr	r3, [pc, #104]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	3304      	adds	r3, #4
 8014086:	4619      	mov	r1, r3
 8014088:	481a      	ldr	r0, [pc, #104]	@ (80140f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801408a:	f7fe fa94 	bl	80125b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801408e:	e026      	b.n	80140de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014090:	68fa      	ldr	r2, [r7, #12]
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	4413      	add	r3, r2
 8014096:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014098:	4b14      	ldr	r3, [pc, #80]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801409a:	681b      	ldr	r3, [r3, #0]
 801409c:	68ba      	ldr	r2, [r7, #8]
 801409e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80140a0:	68ba      	ldr	r2, [r7, #8]
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	429a      	cmp	r2, r3
 80140a6:	d209      	bcs.n	80140bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80140a8:	4b13      	ldr	r3, [pc, #76]	@ (80140f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 80140aa:	681a      	ldr	r2, [r3, #0]
 80140ac:	4b0f      	ldr	r3, [pc, #60]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	3304      	adds	r3, #4
 80140b2:	4619      	mov	r1, r3
 80140b4:	4610      	mov	r0, r2
 80140b6:	f7fe faa2 	bl	80125fe <vListInsert>
}
 80140ba:	e010      	b.n	80140de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80140bc:	4b0f      	ldr	r3, [pc, #60]	@ (80140fc <prvAddCurrentTaskToDelayedList+0xc4>)
 80140be:	681a      	ldr	r2, [r3, #0]
 80140c0:	4b0a      	ldr	r3, [pc, #40]	@ (80140ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	3304      	adds	r3, #4
 80140c6:	4619      	mov	r1, r3
 80140c8:	4610      	mov	r0, r2
 80140ca:	f7fe fa98 	bl	80125fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80140ce:	4b0c      	ldr	r3, [pc, #48]	@ (8014100 <prvAddCurrentTaskToDelayedList+0xc8>)
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	68ba      	ldr	r2, [r7, #8]
 80140d4:	429a      	cmp	r2, r3
 80140d6:	d202      	bcs.n	80140de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80140d8:	4a09      	ldr	r2, [pc, #36]	@ (8014100 <prvAddCurrentTaskToDelayedList+0xc8>)
 80140da:	68bb      	ldr	r3, [r7, #8]
 80140dc:	6013      	str	r3, [r2, #0]
}
 80140de:	bf00      	nop
 80140e0:	3710      	adds	r7, #16
 80140e2:	46bd      	mov	sp, r7
 80140e4:	bd80      	pop	{r7, pc}
 80140e6:	bf00      	nop
 80140e8:	20013164 	.word	0x20013164
 80140ec:	20013060 	.word	0x20013060
 80140f0:	20013168 	.word	0x20013168
 80140f4:	2001314c 	.word	0x2001314c
 80140f8:	2001311c 	.word	0x2001311c
 80140fc:	20013118 	.word	0x20013118
 8014100:	20013180 	.word	0x20013180

08014104 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014104:	b480      	push	{r7}
 8014106:	b085      	sub	sp, #20
 8014108:	af00      	add	r7, sp, #0
 801410a:	60f8      	str	r0, [r7, #12]
 801410c:	60b9      	str	r1, [r7, #8]
 801410e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014110:	68fb      	ldr	r3, [r7, #12]
 8014112:	3b04      	subs	r3, #4
 8014114:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801411c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	3b04      	subs	r3, #4
 8014122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	f023 0201 	bic.w	r2, r3, #1
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	3b04      	subs	r3, #4
 8014132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014134:	4a0c      	ldr	r2, [pc, #48]	@ (8014168 <pxPortInitialiseStack+0x64>)
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	3b14      	subs	r3, #20
 801413e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014140:	687a      	ldr	r2, [r7, #4]
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	3b04      	subs	r3, #4
 801414a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	f06f 0202 	mvn.w	r2, #2
 8014152:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	3b20      	subs	r3, #32
 8014158:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801415a:	68fb      	ldr	r3, [r7, #12]
}
 801415c:	4618      	mov	r0, r3
 801415e:	3714      	adds	r7, #20
 8014160:	46bd      	mov	sp, r7
 8014162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014166:	4770      	bx	lr
 8014168:	0801416d 	.word	0x0801416d

0801416c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801416c:	b480      	push	{r7}
 801416e:	b085      	sub	sp, #20
 8014170:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014172:	2300      	movs	r3, #0
 8014174:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014176:	4b15      	ldr	r3, [pc, #84]	@ (80141cc <prvTaskExitError+0x60>)
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801417e:	d00d      	beq.n	801419c <prvTaskExitError+0x30>
	__asm volatile
 8014180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014184:	b672      	cpsid	i
 8014186:	f383 8811 	msr	BASEPRI, r3
 801418a:	f3bf 8f6f 	isb	sy
 801418e:	f3bf 8f4f 	dsb	sy
 8014192:	b662      	cpsie	i
 8014194:	60fb      	str	r3, [r7, #12]
}
 8014196:	bf00      	nop
 8014198:	bf00      	nop
 801419a:	e7fd      	b.n	8014198 <prvTaskExitError+0x2c>
	__asm volatile
 801419c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141a0:	b672      	cpsid	i
 80141a2:	f383 8811 	msr	BASEPRI, r3
 80141a6:	f3bf 8f6f 	isb	sy
 80141aa:	f3bf 8f4f 	dsb	sy
 80141ae:	b662      	cpsie	i
 80141b0:	60bb      	str	r3, [r7, #8]
}
 80141b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80141b4:	bf00      	nop
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d0fc      	beq.n	80141b6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80141bc:	bf00      	nop
 80141be:	bf00      	nop
 80141c0:	3714      	adds	r7, #20
 80141c2:	46bd      	mov	sp, r7
 80141c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141c8:	4770      	bx	lr
 80141ca:	bf00      	nop
 80141cc:	2001202c 	.word	0x2001202c

080141d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80141d0:	4b07      	ldr	r3, [pc, #28]	@ (80141f0 <pxCurrentTCBConst2>)
 80141d2:	6819      	ldr	r1, [r3, #0]
 80141d4:	6808      	ldr	r0, [r1, #0]
 80141d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141da:	f380 8809 	msr	PSP, r0
 80141de:	f3bf 8f6f 	isb	sy
 80141e2:	f04f 0000 	mov.w	r0, #0
 80141e6:	f380 8811 	msr	BASEPRI, r0
 80141ea:	4770      	bx	lr
 80141ec:	f3af 8000 	nop.w

080141f0 <pxCurrentTCBConst2>:
 80141f0:	20013060 	.word	0x20013060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80141f4:	bf00      	nop
 80141f6:	bf00      	nop

080141f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80141f8:	4808      	ldr	r0, [pc, #32]	@ (801421c <prvPortStartFirstTask+0x24>)
 80141fa:	6800      	ldr	r0, [r0, #0]
 80141fc:	6800      	ldr	r0, [r0, #0]
 80141fe:	f380 8808 	msr	MSP, r0
 8014202:	f04f 0000 	mov.w	r0, #0
 8014206:	f380 8814 	msr	CONTROL, r0
 801420a:	b662      	cpsie	i
 801420c:	b661      	cpsie	f
 801420e:	f3bf 8f4f 	dsb	sy
 8014212:	f3bf 8f6f 	isb	sy
 8014216:	df00      	svc	0
 8014218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801421a:	bf00      	nop
 801421c:	e000ed08 	.word	0xe000ed08

08014220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b084      	sub	sp, #16
 8014224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014226:	4b37      	ldr	r3, [pc, #220]	@ (8014304 <xPortStartScheduler+0xe4>)
 8014228:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	781b      	ldrb	r3, [r3, #0]
 801422e:	b2db      	uxtb	r3, r3
 8014230:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014232:	68fb      	ldr	r3, [r7, #12]
 8014234:	22ff      	movs	r2, #255	@ 0xff
 8014236:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	781b      	ldrb	r3, [r3, #0]
 801423c:	b2db      	uxtb	r3, r3
 801423e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014240:	78fb      	ldrb	r3, [r7, #3]
 8014242:	b2db      	uxtb	r3, r3
 8014244:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014248:	b2da      	uxtb	r2, r3
 801424a:	4b2f      	ldr	r3, [pc, #188]	@ (8014308 <xPortStartScheduler+0xe8>)
 801424c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801424e:	4b2f      	ldr	r3, [pc, #188]	@ (801430c <xPortStartScheduler+0xec>)
 8014250:	2207      	movs	r2, #7
 8014252:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014254:	e009      	b.n	801426a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8014256:	4b2d      	ldr	r3, [pc, #180]	@ (801430c <xPortStartScheduler+0xec>)
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	3b01      	subs	r3, #1
 801425c:	4a2b      	ldr	r2, [pc, #172]	@ (801430c <xPortStartScheduler+0xec>)
 801425e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014260:	78fb      	ldrb	r3, [r7, #3]
 8014262:	b2db      	uxtb	r3, r3
 8014264:	005b      	lsls	r3, r3, #1
 8014266:	b2db      	uxtb	r3, r3
 8014268:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801426a:	78fb      	ldrb	r3, [r7, #3]
 801426c:	b2db      	uxtb	r3, r3
 801426e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014272:	2b80      	cmp	r3, #128	@ 0x80
 8014274:	d0ef      	beq.n	8014256 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014276:	4b25      	ldr	r3, [pc, #148]	@ (801430c <xPortStartScheduler+0xec>)
 8014278:	681b      	ldr	r3, [r3, #0]
 801427a:	f1c3 0307 	rsb	r3, r3, #7
 801427e:	2b04      	cmp	r3, #4
 8014280:	d00d      	beq.n	801429e <xPortStartScheduler+0x7e>
	__asm volatile
 8014282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014286:	b672      	cpsid	i
 8014288:	f383 8811 	msr	BASEPRI, r3
 801428c:	f3bf 8f6f 	isb	sy
 8014290:	f3bf 8f4f 	dsb	sy
 8014294:	b662      	cpsie	i
 8014296:	60bb      	str	r3, [r7, #8]
}
 8014298:	bf00      	nop
 801429a:	bf00      	nop
 801429c:	e7fd      	b.n	801429a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801429e:	4b1b      	ldr	r3, [pc, #108]	@ (801430c <xPortStartScheduler+0xec>)
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	021b      	lsls	r3, r3, #8
 80142a4:	4a19      	ldr	r2, [pc, #100]	@ (801430c <xPortStartScheduler+0xec>)
 80142a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80142a8:	4b18      	ldr	r3, [pc, #96]	@ (801430c <xPortStartScheduler+0xec>)
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80142b0:	4a16      	ldr	r2, [pc, #88]	@ (801430c <xPortStartScheduler+0xec>)
 80142b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	b2da      	uxtb	r2, r3
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80142bc:	4b14      	ldr	r3, [pc, #80]	@ (8014310 <xPortStartScheduler+0xf0>)
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	4a13      	ldr	r2, [pc, #76]	@ (8014310 <xPortStartScheduler+0xf0>)
 80142c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80142c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80142c8:	4b11      	ldr	r3, [pc, #68]	@ (8014310 <xPortStartScheduler+0xf0>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	4a10      	ldr	r2, [pc, #64]	@ (8014310 <xPortStartScheduler+0xf0>)
 80142ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80142d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80142d4:	f000 f8dc 	bl	8014490 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80142d8:	4b0e      	ldr	r3, [pc, #56]	@ (8014314 <xPortStartScheduler+0xf4>)
 80142da:	2200      	movs	r2, #0
 80142dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80142de:	f000 f8fb 	bl	80144d8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80142e2:	4b0d      	ldr	r3, [pc, #52]	@ (8014318 <xPortStartScheduler+0xf8>)
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	4a0c      	ldr	r2, [pc, #48]	@ (8014318 <xPortStartScheduler+0xf8>)
 80142e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80142ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80142ee:	f7ff ff83 	bl	80141f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80142f2:	f7ff fb81 	bl	80139f8 <vTaskSwitchContext>
	prvTaskExitError();
 80142f6:	f7ff ff39 	bl	801416c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80142fa:	2300      	movs	r3, #0
}
 80142fc:	4618      	mov	r0, r3
 80142fe:	3710      	adds	r7, #16
 8014300:	46bd      	mov	sp, r7
 8014302:	bd80      	pop	{r7, pc}
 8014304:	e000e400 	.word	0xe000e400
 8014308:	2001318c 	.word	0x2001318c
 801430c:	20013190 	.word	0x20013190
 8014310:	e000ed20 	.word	0xe000ed20
 8014314:	2001202c 	.word	0x2001202c
 8014318:	e000ef34 	.word	0xe000ef34

0801431c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801431c:	b480      	push	{r7}
 801431e:	b083      	sub	sp, #12
 8014320:	af00      	add	r7, sp, #0
	__asm volatile
 8014322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014326:	b672      	cpsid	i
 8014328:	f383 8811 	msr	BASEPRI, r3
 801432c:	f3bf 8f6f 	isb	sy
 8014330:	f3bf 8f4f 	dsb	sy
 8014334:	b662      	cpsie	i
 8014336:	607b      	str	r3, [r7, #4]
}
 8014338:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801433a:	4b11      	ldr	r3, [pc, #68]	@ (8014380 <vPortEnterCritical+0x64>)
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	3301      	adds	r3, #1
 8014340:	4a0f      	ldr	r2, [pc, #60]	@ (8014380 <vPortEnterCritical+0x64>)
 8014342:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014344:	4b0e      	ldr	r3, [pc, #56]	@ (8014380 <vPortEnterCritical+0x64>)
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	2b01      	cmp	r3, #1
 801434a:	d112      	bne.n	8014372 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801434c:	4b0d      	ldr	r3, [pc, #52]	@ (8014384 <vPortEnterCritical+0x68>)
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	b2db      	uxtb	r3, r3
 8014352:	2b00      	cmp	r3, #0
 8014354:	d00d      	beq.n	8014372 <vPortEnterCritical+0x56>
	__asm volatile
 8014356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801435a:	b672      	cpsid	i
 801435c:	f383 8811 	msr	BASEPRI, r3
 8014360:	f3bf 8f6f 	isb	sy
 8014364:	f3bf 8f4f 	dsb	sy
 8014368:	b662      	cpsie	i
 801436a:	603b      	str	r3, [r7, #0]
}
 801436c:	bf00      	nop
 801436e:	bf00      	nop
 8014370:	e7fd      	b.n	801436e <vPortEnterCritical+0x52>
	}
}
 8014372:	bf00      	nop
 8014374:	370c      	adds	r7, #12
 8014376:	46bd      	mov	sp, r7
 8014378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801437c:	4770      	bx	lr
 801437e:	bf00      	nop
 8014380:	2001202c 	.word	0x2001202c
 8014384:	e000ed04 	.word	0xe000ed04

08014388 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014388:	b480      	push	{r7}
 801438a:	b083      	sub	sp, #12
 801438c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801438e:	4b13      	ldr	r3, [pc, #76]	@ (80143dc <vPortExitCritical+0x54>)
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	2b00      	cmp	r3, #0
 8014394:	d10d      	bne.n	80143b2 <vPortExitCritical+0x2a>
	__asm volatile
 8014396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801439a:	b672      	cpsid	i
 801439c:	f383 8811 	msr	BASEPRI, r3
 80143a0:	f3bf 8f6f 	isb	sy
 80143a4:	f3bf 8f4f 	dsb	sy
 80143a8:	b662      	cpsie	i
 80143aa:	607b      	str	r3, [r7, #4]
}
 80143ac:	bf00      	nop
 80143ae:	bf00      	nop
 80143b0:	e7fd      	b.n	80143ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80143b2:	4b0a      	ldr	r3, [pc, #40]	@ (80143dc <vPortExitCritical+0x54>)
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	3b01      	subs	r3, #1
 80143b8:	4a08      	ldr	r2, [pc, #32]	@ (80143dc <vPortExitCritical+0x54>)
 80143ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80143bc:	4b07      	ldr	r3, [pc, #28]	@ (80143dc <vPortExitCritical+0x54>)
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d105      	bne.n	80143d0 <vPortExitCritical+0x48>
 80143c4:	2300      	movs	r3, #0
 80143c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	f383 8811 	msr	BASEPRI, r3
}
 80143ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80143d0:	bf00      	nop
 80143d2:	370c      	adds	r7, #12
 80143d4:	46bd      	mov	sp, r7
 80143d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143da:	4770      	bx	lr
 80143dc:	2001202c 	.word	0x2001202c

080143e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80143e0:	f3ef 8009 	mrs	r0, PSP
 80143e4:	f3bf 8f6f 	isb	sy
 80143e8:	4b15      	ldr	r3, [pc, #84]	@ (8014440 <pxCurrentTCBConst>)
 80143ea:	681a      	ldr	r2, [r3, #0]
 80143ec:	f01e 0f10 	tst.w	lr, #16
 80143f0:	bf08      	it	eq
 80143f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80143f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143fa:	6010      	str	r0, [r2, #0]
 80143fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014400:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014404:	b672      	cpsid	i
 8014406:	f380 8811 	msr	BASEPRI, r0
 801440a:	f3bf 8f4f 	dsb	sy
 801440e:	f3bf 8f6f 	isb	sy
 8014412:	b662      	cpsie	i
 8014414:	f7ff faf0 	bl	80139f8 <vTaskSwitchContext>
 8014418:	f04f 0000 	mov.w	r0, #0
 801441c:	f380 8811 	msr	BASEPRI, r0
 8014420:	bc09      	pop	{r0, r3}
 8014422:	6819      	ldr	r1, [r3, #0]
 8014424:	6808      	ldr	r0, [r1, #0]
 8014426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801442a:	f01e 0f10 	tst.w	lr, #16
 801442e:	bf08      	it	eq
 8014430:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014434:	f380 8809 	msr	PSP, r0
 8014438:	f3bf 8f6f 	isb	sy
 801443c:	4770      	bx	lr
 801443e:	bf00      	nop

08014440 <pxCurrentTCBConst>:
 8014440:	20013060 	.word	0x20013060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014444:	bf00      	nop
 8014446:	bf00      	nop

08014448 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b082      	sub	sp, #8
 801444c:	af00      	add	r7, sp, #0
	__asm volatile
 801444e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014452:	b672      	cpsid	i
 8014454:	f383 8811 	msr	BASEPRI, r3
 8014458:	f3bf 8f6f 	isb	sy
 801445c:	f3bf 8f4f 	dsb	sy
 8014460:	b662      	cpsie	i
 8014462:	607b      	str	r3, [r7, #4]
}
 8014464:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014466:	f7ff fa0b 	bl	8013880 <xTaskIncrementTick>
 801446a:	4603      	mov	r3, r0
 801446c:	2b00      	cmp	r3, #0
 801446e:	d003      	beq.n	8014478 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014470:	4b06      	ldr	r3, [pc, #24]	@ (801448c <SysTick_Handler+0x44>)
 8014472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014476:	601a      	str	r2, [r3, #0]
 8014478:	2300      	movs	r3, #0
 801447a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801447c:	683b      	ldr	r3, [r7, #0]
 801447e:	f383 8811 	msr	BASEPRI, r3
}
 8014482:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014484:	bf00      	nop
 8014486:	3708      	adds	r7, #8
 8014488:	46bd      	mov	sp, r7
 801448a:	bd80      	pop	{r7, pc}
 801448c:	e000ed04 	.word	0xe000ed04

08014490 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014490:	b480      	push	{r7}
 8014492:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014494:	4b0b      	ldr	r3, [pc, #44]	@ (80144c4 <vPortSetupTimerInterrupt+0x34>)
 8014496:	2200      	movs	r2, #0
 8014498:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801449a:	4b0b      	ldr	r3, [pc, #44]	@ (80144c8 <vPortSetupTimerInterrupt+0x38>)
 801449c:	2200      	movs	r2, #0
 801449e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80144a0:	4b0a      	ldr	r3, [pc, #40]	@ (80144cc <vPortSetupTimerInterrupt+0x3c>)
 80144a2:	681b      	ldr	r3, [r3, #0]
 80144a4:	4a0a      	ldr	r2, [pc, #40]	@ (80144d0 <vPortSetupTimerInterrupt+0x40>)
 80144a6:	fba2 2303 	umull	r2, r3, r2, r3
 80144aa:	099b      	lsrs	r3, r3, #6
 80144ac:	4a09      	ldr	r2, [pc, #36]	@ (80144d4 <vPortSetupTimerInterrupt+0x44>)
 80144ae:	3b01      	subs	r3, #1
 80144b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80144b2:	4b04      	ldr	r3, [pc, #16]	@ (80144c4 <vPortSetupTimerInterrupt+0x34>)
 80144b4:	2207      	movs	r2, #7
 80144b6:	601a      	str	r2, [r3, #0]
}
 80144b8:	bf00      	nop
 80144ba:	46bd      	mov	sp, r7
 80144bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144c0:	4770      	bx	lr
 80144c2:	bf00      	nop
 80144c4:	e000e010 	.word	0xe000e010
 80144c8:	e000e018 	.word	0xe000e018
 80144cc:	20012000 	.word	0x20012000
 80144d0:	10624dd3 	.word	0x10624dd3
 80144d4:	e000e014 	.word	0xe000e014

080144d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80144d8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80144e8 <vPortEnableVFP+0x10>
 80144dc:	6801      	ldr	r1, [r0, #0]
 80144de:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80144e2:	6001      	str	r1, [r0, #0]
 80144e4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80144e6:	bf00      	nop
 80144e8:	e000ed88 	.word	0xe000ed88

080144ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80144ec:	b480      	push	{r7}
 80144ee:	b085      	sub	sp, #20
 80144f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80144f2:	f3ef 8305 	mrs	r3, IPSR
 80144f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2b0f      	cmp	r3, #15
 80144fc:	d917      	bls.n	801452e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80144fe:	4a1a      	ldr	r2, [pc, #104]	@ (8014568 <vPortValidateInterruptPriority+0x7c>)
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	4413      	add	r3, r2
 8014504:	781b      	ldrb	r3, [r3, #0]
 8014506:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014508:	4b18      	ldr	r3, [pc, #96]	@ (801456c <vPortValidateInterruptPriority+0x80>)
 801450a:	781b      	ldrb	r3, [r3, #0]
 801450c:	7afa      	ldrb	r2, [r7, #11]
 801450e:	429a      	cmp	r2, r3
 8014510:	d20d      	bcs.n	801452e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8014512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014516:	b672      	cpsid	i
 8014518:	f383 8811 	msr	BASEPRI, r3
 801451c:	f3bf 8f6f 	isb	sy
 8014520:	f3bf 8f4f 	dsb	sy
 8014524:	b662      	cpsie	i
 8014526:	607b      	str	r3, [r7, #4]
}
 8014528:	bf00      	nop
 801452a:	bf00      	nop
 801452c:	e7fd      	b.n	801452a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801452e:	4b10      	ldr	r3, [pc, #64]	@ (8014570 <vPortValidateInterruptPriority+0x84>)
 8014530:	681b      	ldr	r3, [r3, #0]
 8014532:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014536:	4b0f      	ldr	r3, [pc, #60]	@ (8014574 <vPortValidateInterruptPriority+0x88>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	429a      	cmp	r2, r3
 801453c:	d90d      	bls.n	801455a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801453e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014542:	b672      	cpsid	i
 8014544:	f383 8811 	msr	BASEPRI, r3
 8014548:	f3bf 8f6f 	isb	sy
 801454c:	f3bf 8f4f 	dsb	sy
 8014550:	b662      	cpsie	i
 8014552:	603b      	str	r3, [r7, #0]
}
 8014554:	bf00      	nop
 8014556:	bf00      	nop
 8014558:	e7fd      	b.n	8014556 <vPortValidateInterruptPriority+0x6a>
	}
 801455a:	bf00      	nop
 801455c:	3714      	adds	r7, #20
 801455e:	46bd      	mov	sp, r7
 8014560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014564:	4770      	bx	lr
 8014566:	bf00      	nop
 8014568:	e000e3f0 	.word	0xe000e3f0
 801456c:	2001318c 	.word	0x2001318c
 8014570:	e000ed0c 	.word	0xe000ed0c
 8014574:	20013190 	.word	0x20013190

08014578 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b08a      	sub	sp, #40	@ 0x28
 801457c:	af00      	add	r7, sp, #0
 801457e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014580:	2300      	movs	r3, #0
 8014582:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014584:	f7ff f8ac 	bl	80136e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014588:	4b5f      	ldr	r3, [pc, #380]	@ (8014708 <pvPortMalloc+0x190>)
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	2b00      	cmp	r3, #0
 801458e:	d101      	bne.n	8014594 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014590:	f000 f924 	bl	80147dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014594:	4b5d      	ldr	r3, [pc, #372]	@ (801470c <pvPortMalloc+0x194>)
 8014596:	681a      	ldr	r2, [r3, #0]
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	4013      	ands	r3, r2
 801459c:	2b00      	cmp	r3, #0
 801459e:	f040 8094 	bne.w	80146ca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d020      	beq.n	80145ea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80145a8:	2208      	movs	r2, #8
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	4413      	add	r3, r2
 80145ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	f003 0307 	and.w	r3, r3, #7
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d017      	beq.n	80145ea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	f023 0307 	bic.w	r3, r3, #7
 80145c0:	3308      	adds	r3, #8
 80145c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	f003 0307 	and.w	r3, r3, #7
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d00d      	beq.n	80145ea <pvPortMalloc+0x72>
	__asm volatile
 80145ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145d2:	b672      	cpsid	i
 80145d4:	f383 8811 	msr	BASEPRI, r3
 80145d8:	f3bf 8f6f 	isb	sy
 80145dc:	f3bf 8f4f 	dsb	sy
 80145e0:	b662      	cpsie	i
 80145e2:	617b      	str	r3, [r7, #20]
}
 80145e4:	bf00      	nop
 80145e6:	bf00      	nop
 80145e8:	e7fd      	b.n	80145e6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d06c      	beq.n	80146ca <pvPortMalloc+0x152>
 80145f0:	4b47      	ldr	r3, [pc, #284]	@ (8014710 <pvPortMalloc+0x198>)
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	687a      	ldr	r2, [r7, #4]
 80145f6:	429a      	cmp	r2, r3
 80145f8:	d867      	bhi.n	80146ca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80145fa:	4b46      	ldr	r3, [pc, #280]	@ (8014714 <pvPortMalloc+0x19c>)
 80145fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80145fe:	4b45      	ldr	r3, [pc, #276]	@ (8014714 <pvPortMalloc+0x19c>)
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014604:	e004      	b.n	8014610 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8014606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014612:	685b      	ldr	r3, [r3, #4]
 8014614:	687a      	ldr	r2, [r7, #4]
 8014616:	429a      	cmp	r2, r3
 8014618:	d903      	bls.n	8014622 <pvPortMalloc+0xaa>
 801461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d1f1      	bne.n	8014606 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014622:	4b39      	ldr	r3, [pc, #228]	@ (8014708 <pvPortMalloc+0x190>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014628:	429a      	cmp	r2, r3
 801462a:	d04e      	beq.n	80146ca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801462c:	6a3b      	ldr	r3, [r7, #32]
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	2208      	movs	r2, #8
 8014632:	4413      	add	r3, r2
 8014634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014638:	681a      	ldr	r2, [r3, #0]
 801463a:	6a3b      	ldr	r3, [r7, #32]
 801463c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014640:	685a      	ldr	r2, [r3, #4]
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	1ad2      	subs	r2, r2, r3
 8014646:	2308      	movs	r3, #8
 8014648:	005b      	lsls	r3, r3, #1
 801464a:	429a      	cmp	r2, r3
 801464c:	d922      	bls.n	8014694 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	4413      	add	r3, r2
 8014654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014656:	69bb      	ldr	r3, [r7, #24]
 8014658:	f003 0307 	and.w	r3, r3, #7
 801465c:	2b00      	cmp	r3, #0
 801465e:	d00d      	beq.n	801467c <pvPortMalloc+0x104>
	__asm volatile
 8014660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014664:	b672      	cpsid	i
 8014666:	f383 8811 	msr	BASEPRI, r3
 801466a:	f3bf 8f6f 	isb	sy
 801466e:	f3bf 8f4f 	dsb	sy
 8014672:	b662      	cpsie	i
 8014674:	613b      	str	r3, [r7, #16]
}
 8014676:	bf00      	nop
 8014678:	bf00      	nop
 801467a:	e7fd      	b.n	8014678 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801467e:	685a      	ldr	r2, [r3, #4]
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	1ad2      	subs	r2, r2, r3
 8014684:	69bb      	ldr	r3, [r7, #24]
 8014686:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801468a:	687a      	ldr	r2, [r7, #4]
 801468c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801468e:	69b8      	ldr	r0, [r7, #24]
 8014690:	f000 f906 	bl	80148a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014694:	4b1e      	ldr	r3, [pc, #120]	@ (8014710 <pvPortMalloc+0x198>)
 8014696:	681a      	ldr	r2, [r3, #0]
 8014698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801469a:	685b      	ldr	r3, [r3, #4]
 801469c:	1ad3      	subs	r3, r2, r3
 801469e:	4a1c      	ldr	r2, [pc, #112]	@ (8014710 <pvPortMalloc+0x198>)
 80146a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80146a2:	4b1b      	ldr	r3, [pc, #108]	@ (8014710 <pvPortMalloc+0x198>)
 80146a4:	681a      	ldr	r2, [r3, #0]
 80146a6:	4b1c      	ldr	r3, [pc, #112]	@ (8014718 <pvPortMalloc+0x1a0>)
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	429a      	cmp	r2, r3
 80146ac:	d203      	bcs.n	80146b6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80146ae:	4b18      	ldr	r3, [pc, #96]	@ (8014710 <pvPortMalloc+0x198>)
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	4a19      	ldr	r2, [pc, #100]	@ (8014718 <pvPortMalloc+0x1a0>)
 80146b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80146b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146b8:	685a      	ldr	r2, [r3, #4]
 80146ba:	4b14      	ldr	r3, [pc, #80]	@ (801470c <pvPortMalloc+0x194>)
 80146bc:	681b      	ldr	r3, [r3, #0]
 80146be:	431a      	orrs	r2, r3
 80146c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80146c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146c6:	2200      	movs	r2, #0
 80146c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80146ca:	f7ff f817 	bl	80136fc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80146ce:	69fb      	ldr	r3, [r7, #28]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d101      	bne.n	80146d8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80146d4:	f7eb ff44 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80146d8:	69fb      	ldr	r3, [r7, #28]
 80146da:	f003 0307 	and.w	r3, r3, #7
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d00d      	beq.n	80146fe <pvPortMalloc+0x186>
	__asm volatile
 80146e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146e6:	b672      	cpsid	i
 80146e8:	f383 8811 	msr	BASEPRI, r3
 80146ec:	f3bf 8f6f 	isb	sy
 80146f0:	f3bf 8f4f 	dsb	sy
 80146f4:	b662      	cpsie	i
 80146f6:	60fb      	str	r3, [r7, #12]
}
 80146f8:	bf00      	nop
 80146fa:	bf00      	nop
 80146fc:	e7fd      	b.n	80146fa <pvPortMalloc+0x182>
	return pvReturn;
 80146fe:	69fb      	ldr	r3, [r7, #28]
}
 8014700:	4618      	mov	r0, r3
 8014702:	3728      	adds	r7, #40	@ 0x28
 8014704:	46bd      	mov	sp, r7
 8014706:	bd80      	pop	{r7, pc}
 8014708:	2001b19c 	.word	0x2001b19c
 801470c:	2001b1a8 	.word	0x2001b1a8
 8014710:	2001b1a0 	.word	0x2001b1a0
 8014714:	2001b194 	.word	0x2001b194
 8014718:	2001b1a4 	.word	0x2001b1a4

0801471c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b086      	sub	sp, #24
 8014720:	af00      	add	r7, sp, #0
 8014722:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d04e      	beq.n	80147cc <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801472e:	2308      	movs	r3, #8
 8014730:	425b      	negs	r3, r3
 8014732:	697a      	ldr	r2, [r7, #20]
 8014734:	4413      	add	r3, r2
 8014736:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014738:	697b      	ldr	r3, [r7, #20]
 801473a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801473c:	693b      	ldr	r3, [r7, #16]
 801473e:	685a      	ldr	r2, [r3, #4]
 8014740:	4b24      	ldr	r3, [pc, #144]	@ (80147d4 <vPortFree+0xb8>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	4013      	ands	r3, r2
 8014746:	2b00      	cmp	r3, #0
 8014748:	d10d      	bne.n	8014766 <vPortFree+0x4a>
	__asm volatile
 801474a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801474e:	b672      	cpsid	i
 8014750:	f383 8811 	msr	BASEPRI, r3
 8014754:	f3bf 8f6f 	isb	sy
 8014758:	f3bf 8f4f 	dsb	sy
 801475c:	b662      	cpsie	i
 801475e:	60fb      	str	r3, [r7, #12]
}
 8014760:	bf00      	nop
 8014762:	bf00      	nop
 8014764:	e7fd      	b.n	8014762 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014766:	693b      	ldr	r3, [r7, #16]
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d00d      	beq.n	801478a <vPortFree+0x6e>
	__asm volatile
 801476e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014772:	b672      	cpsid	i
 8014774:	f383 8811 	msr	BASEPRI, r3
 8014778:	f3bf 8f6f 	isb	sy
 801477c:	f3bf 8f4f 	dsb	sy
 8014780:	b662      	cpsie	i
 8014782:	60bb      	str	r3, [r7, #8]
}
 8014784:	bf00      	nop
 8014786:	bf00      	nop
 8014788:	e7fd      	b.n	8014786 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801478a:	693b      	ldr	r3, [r7, #16]
 801478c:	685a      	ldr	r2, [r3, #4]
 801478e:	4b11      	ldr	r3, [pc, #68]	@ (80147d4 <vPortFree+0xb8>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	4013      	ands	r3, r2
 8014794:	2b00      	cmp	r3, #0
 8014796:	d019      	beq.n	80147cc <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014798:	693b      	ldr	r3, [r7, #16]
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	2b00      	cmp	r3, #0
 801479e:	d115      	bne.n	80147cc <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80147a0:	693b      	ldr	r3, [r7, #16]
 80147a2:	685a      	ldr	r2, [r3, #4]
 80147a4:	4b0b      	ldr	r3, [pc, #44]	@ (80147d4 <vPortFree+0xb8>)
 80147a6:	681b      	ldr	r3, [r3, #0]
 80147a8:	43db      	mvns	r3, r3
 80147aa:	401a      	ands	r2, r3
 80147ac:	693b      	ldr	r3, [r7, #16]
 80147ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80147b0:	f7fe ff96 	bl	80136e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80147b4:	693b      	ldr	r3, [r7, #16]
 80147b6:	685a      	ldr	r2, [r3, #4]
 80147b8:	4b07      	ldr	r3, [pc, #28]	@ (80147d8 <vPortFree+0xbc>)
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	4413      	add	r3, r2
 80147be:	4a06      	ldr	r2, [pc, #24]	@ (80147d8 <vPortFree+0xbc>)
 80147c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80147c2:	6938      	ldr	r0, [r7, #16]
 80147c4:	f000 f86c 	bl	80148a0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80147c8:	f7fe ff98 	bl	80136fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80147cc:	bf00      	nop
 80147ce:	3718      	adds	r7, #24
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	2001b1a8 	.word	0x2001b1a8
 80147d8:	2001b1a0 	.word	0x2001b1a0

080147dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80147dc:	b480      	push	{r7}
 80147de:	b085      	sub	sp, #20
 80147e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80147e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80147e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80147e8:	4b27      	ldr	r3, [pc, #156]	@ (8014888 <prvHeapInit+0xac>)
 80147ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	f003 0307 	and.w	r3, r3, #7
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d00c      	beq.n	8014810 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	3307      	adds	r3, #7
 80147fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	f023 0307 	bic.w	r3, r3, #7
 8014802:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014804:	68ba      	ldr	r2, [r7, #8]
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	1ad3      	subs	r3, r2, r3
 801480a:	4a1f      	ldr	r2, [pc, #124]	@ (8014888 <prvHeapInit+0xac>)
 801480c:	4413      	add	r3, r2
 801480e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014810:	68fb      	ldr	r3, [r7, #12]
 8014812:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014814:	4a1d      	ldr	r2, [pc, #116]	@ (801488c <prvHeapInit+0xb0>)
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801481a:	4b1c      	ldr	r3, [pc, #112]	@ (801488c <prvHeapInit+0xb0>)
 801481c:	2200      	movs	r2, #0
 801481e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	68ba      	ldr	r2, [r7, #8]
 8014824:	4413      	add	r3, r2
 8014826:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014828:	2208      	movs	r2, #8
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	1a9b      	subs	r3, r3, r2
 801482e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	f023 0307 	bic.w	r3, r3, #7
 8014836:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	4a15      	ldr	r2, [pc, #84]	@ (8014890 <prvHeapInit+0xb4>)
 801483c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801483e:	4b14      	ldr	r3, [pc, #80]	@ (8014890 <prvHeapInit+0xb4>)
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	2200      	movs	r2, #0
 8014844:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014846:	4b12      	ldr	r3, [pc, #72]	@ (8014890 <prvHeapInit+0xb4>)
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	2200      	movs	r2, #0
 801484c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014852:	683b      	ldr	r3, [r7, #0]
 8014854:	68fa      	ldr	r2, [r7, #12]
 8014856:	1ad2      	subs	r2, r2, r3
 8014858:	683b      	ldr	r3, [r7, #0]
 801485a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801485c:	4b0c      	ldr	r3, [pc, #48]	@ (8014890 <prvHeapInit+0xb4>)
 801485e:	681a      	ldr	r2, [r3, #0]
 8014860:	683b      	ldr	r3, [r7, #0]
 8014862:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014864:	683b      	ldr	r3, [r7, #0]
 8014866:	685b      	ldr	r3, [r3, #4]
 8014868:	4a0a      	ldr	r2, [pc, #40]	@ (8014894 <prvHeapInit+0xb8>)
 801486a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	685b      	ldr	r3, [r3, #4]
 8014870:	4a09      	ldr	r2, [pc, #36]	@ (8014898 <prvHeapInit+0xbc>)
 8014872:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014874:	4b09      	ldr	r3, [pc, #36]	@ (801489c <prvHeapInit+0xc0>)
 8014876:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801487a:	601a      	str	r2, [r3, #0]
}
 801487c:	bf00      	nop
 801487e:	3714      	adds	r7, #20
 8014880:	46bd      	mov	sp, r7
 8014882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014886:	4770      	bx	lr
 8014888:	20013194 	.word	0x20013194
 801488c:	2001b194 	.word	0x2001b194
 8014890:	2001b19c 	.word	0x2001b19c
 8014894:	2001b1a4 	.word	0x2001b1a4
 8014898:	2001b1a0 	.word	0x2001b1a0
 801489c:	2001b1a8 	.word	0x2001b1a8

080148a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80148a0:	b480      	push	{r7}
 80148a2:	b085      	sub	sp, #20
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80148a8:	4b28      	ldr	r3, [pc, #160]	@ (801494c <prvInsertBlockIntoFreeList+0xac>)
 80148aa:	60fb      	str	r3, [r7, #12]
 80148ac:	e002      	b.n	80148b4 <prvInsertBlockIntoFreeList+0x14>
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	60fb      	str	r3, [r7, #12]
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	687a      	ldr	r2, [r7, #4]
 80148ba:	429a      	cmp	r2, r3
 80148bc:	d8f7      	bhi.n	80148ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	685b      	ldr	r3, [r3, #4]
 80148c6:	68ba      	ldr	r2, [r7, #8]
 80148c8:	4413      	add	r3, r2
 80148ca:	687a      	ldr	r2, [r7, #4]
 80148cc:	429a      	cmp	r2, r3
 80148ce:	d108      	bne.n	80148e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	685a      	ldr	r2, [r3, #4]
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	685b      	ldr	r3, [r3, #4]
 80148d8:	441a      	add	r2, r3
 80148da:	68fb      	ldr	r3, [r7, #12]
 80148dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	685b      	ldr	r3, [r3, #4]
 80148ea:	68ba      	ldr	r2, [r7, #8]
 80148ec:	441a      	add	r2, r3
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	429a      	cmp	r2, r3
 80148f4:	d118      	bne.n	8014928 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	681a      	ldr	r2, [r3, #0]
 80148fa:	4b15      	ldr	r3, [pc, #84]	@ (8014950 <prvInsertBlockIntoFreeList+0xb0>)
 80148fc:	681b      	ldr	r3, [r3, #0]
 80148fe:	429a      	cmp	r2, r3
 8014900:	d00d      	beq.n	801491e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	685a      	ldr	r2, [r3, #4]
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	685b      	ldr	r3, [r3, #4]
 801490c:	441a      	add	r2, r3
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014912:	68fb      	ldr	r3, [r7, #12]
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	681a      	ldr	r2, [r3, #0]
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	601a      	str	r2, [r3, #0]
 801491c:	e008      	b.n	8014930 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801491e:	4b0c      	ldr	r3, [pc, #48]	@ (8014950 <prvInsertBlockIntoFreeList+0xb0>)
 8014920:	681a      	ldr	r2, [r3, #0]
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	601a      	str	r2, [r3, #0]
 8014926:	e003      	b.n	8014930 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	681a      	ldr	r2, [r3, #0]
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014930:	68fa      	ldr	r2, [r7, #12]
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	429a      	cmp	r2, r3
 8014936:	d002      	beq.n	801493e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	687a      	ldr	r2, [r7, #4]
 801493c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801493e:	bf00      	nop
 8014940:	3714      	adds	r7, #20
 8014942:	46bd      	mov	sp, r7
 8014944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014948:	4770      	bx	lr
 801494a:	bf00      	nop
 801494c:	2001b194 	.word	0x2001b194
 8014950:	2001b19c 	.word	0x2001b19c

08014954 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8014954:	b580      	push	{r7, lr}
 8014956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8014958:	2201      	movs	r2, #1
 801495a:	490e      	ldr	r1, [pc, #56]	@ (8014994 <MX_USB_HOST_Init+0x40>)
 801495c:	480e      	ldr	r0, [pc, #56]	@ (8014998 <MX_USB_HOST_Init+0x44>)
 801495e:	f7fb fde3 	bl	8010528 <USBH_Init>
 8014962:	4603      	mov	r3, r0
 8014964:	2b00      	cmp	r3, #0
 8014966:	d001      	beq.n	801496c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8014968:	f7ed f948 	bl	8001bfc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801496c:	490b      	ldr	r1, [pc, #44]	@ (801499c <MX_USB_HOST_Init+0x48>)
 801496e:	480a      	ldr	r0, [pc, #40]	@ (8014998 <MX_USB_HOST_Init+0x44>)
 8014970:	f7fb fead 	bl	80106ce <USBH_RegisterClass>
 8014974:	4603      	mov	r3, r0
 8014976:	2b00      	cmp	r3, #0
 8014978:	d001      	beq.n	801497e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801497a:	f7ed f93f 	bl	8001bfc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801497e:	4806      	ldr	r0, [pc, #24]	@ (8014998 <MX_USB_HOST_Init+0x44>)
 8014980:	f7fb ff31 	bl	80107e6 <USBH_Start>
 8014984:	4603      	mov	r3, r0
 8014986:	2b00      	cmp	r3, #0
 8014988:	d001      	beq.n	801498e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801498a:	f7ed f937 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801498e:	bf00      	nop
 8014990:	bd80      	pop	{r7, pc}
 8014992:	bf00      	nop
 8014994:	080149a1 	.word	0x080149a1
 8014998:	2001b1ac 	.word	0x2001b1ac
 801499c:	2001200c 	.word	0x2001200c

080149a0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80149a0:	b480      	push	{r7}
 80149a2:	b083      	sub	sp, #12
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]
 80149a8:	460b      	mov	r3, r1
 80149aa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80149ac:	78fb      	ldrb	r3, [r7, #3]
 80149ae:	3b01      	subs	r3, #1
 80149b0:	2b04      	cmp	r3, #4
 80149b2:	d819      	bhi.n	80149e8 <USBH_UserProcess+0x48>
 80149b4:	a201      	add	r2, pc, #4	@ (adr r2, 80149bc <USBH_UserProcess+0x1c>)
 80149b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149ba:	bf00      	nop
 80149bc:	080149e9 	.word	0x080149e9
 80149c0:	080149d9 	.word	0x080149d9
 80149c4:	080149e9 	.word	0x080149e9
 80149c8:	080149e1 	.word	0x080149e1
 80149cc:	080149d1 	.word	0x080149d1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80149d0:	4b09      	ldr	r3, [pc, #36]	@ (80149f8 <USBH_UserProcess+0x58>)
 80149d2:	2203      	movs	r2, #3
 80149d4:	701a      	strb	r2, [r3, #0]
  break;
 80149d6:	e008      	b.n	80149ea <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80149d8:	4b07      	ldr	r3, [pc, #28]	@ (80149f8 <USBH_UserProcess+0x58>)
 80149da:	2202      	movs	r2, #2
 80149dc:	701a      	strb	r2, [r3, #0]
  break;
 80149de:	e004      	b.n	80149ea <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80149e0:	4b05      	ldr	r3, [pc, #20]	@ (80149f8 <USBH_UserProcess+0x58>)
 80149e2:	2201      	movs	r2, #1
 80149e4:	701a      	strb	r2, [r3, #0]
  break;
 80149e6:	e000      	b.n	80149ea <USBH_UserProcess+0x4a>

  default:
  break;
 80149e8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80149ea:	bf00      	nop
 80149ec:	370c      	adds	r7, #12
 80149ee:	46bd      	mov	sp, r7
 80149f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149f4:	4770      	bx	lr
 80149f6:	bf00      	nop
 80149f8:	2001b590 	.word	0x2001b590

080149fc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80149fc:	b580      	push	{r7, lr}
 80149fe:	b08a      	sub	sp, #40	@ 0x28
 8014a00:	af00      	add	r7, sp, #0
 8014a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014a04:	f107 0314 	add.w	r3, r7, #20
 8014a08:	2200      	movs	r2, #0
 8014a0a:	601a      	str	r2, [r3, #0]
 8014a0c:	605a      	str	r2, [r3, #4]
 8014a0e:	609a      	str	r2, [r3, #8]
 8014a10:	60da      	str	r2, [r3, #12]
 8014a12:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8014a1c:	d13c      	bne.n	8014a98 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014a1e:	4b20      	ldr	r3, [pc, #128]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014a22:	4a1f      	ldr	r2, [pc, #124]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a24:	f043 0301 	orr.w	r3, r3, #1
 8014a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8014a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014a2e:	f003 0301 	and.w	r3, r3, #1
 8014a32:	613b      	str	r3, [r7, #16]
 8014a34:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8014a36:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8014a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014a3c:	2302      	movs	r3, #2
 8014a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014a40:	2300      	movs	r3, #0
 8014a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014a44:	2303      	movs	r3, #3
 8014a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014a48:	230a      	movs	r3, #10
 8014a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014a4c:	f107 0314 	add.w	r3, r7, #20
 8014a50:	4619      	mov	r1, r3
 8014a52:	4814      	ldr	r0, [pc, #80]	@ (8014aa4 <HAL_HCD_MspInit+0xa8>)
 8014a54:	f7f0 f99a 	bl	8004d8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014a58:	4b11      	ldr	r3, [pc, #68]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014a5c:	4a10      	ldr	r2, [pc, #64]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a62:	6353      	str	r3, [r2, #52]	@ 0x34
 8014a64:	4b0e      	ldr	r3, [pc, #56]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014a6c:	60fb      	str	r3, [r7, #12]
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	4b0b      	ldr	r3, [pc, #44]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a74:	4a0a      	ldr	r2, [pc, #40]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8014a7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8014a7c:	4b08      	ldr	r3, [pc, #32]	@ (8014aa0 <HAL_HCD_MspInit+0xa4>)
 8014a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014a84:	60bb      	str	r3, [r7, #8]
 8014a86:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014a88:	2200      	movs	r2, #0
 8014a8a:	2105      	movs	r1, #5
 8014a8c:	2043      	movs	r0, #67	@ 0x43
 8014a8e:	f7ee feb1 	bl	80037f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014a92:	2043      	movs	r0, #67	@ 0x43
 8014a94:	f7ee feca 	bl	800382c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014a98:	bf00      	nop
 8014a9a:	3728      	adds	r7, #40	@ 0x28
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd80      	pop	{r7, pc}
 8014aa0:	40023800 	.word	0x40023800
 8014aa4:	40020000 	.word	0x40020000

08014aa8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b082      	sub	sp, #8
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	f7fc facd 	bl	8011056 <USBH_LL_IncTimer>
}
 8014abc:	bf00      	nop
 8014abe:	3708      	adds	r7, #8
 8014ac0:	46bd      	mov	sp, r7
 8014ac2:	bd80      	pop	{r7, pc}

08014ac4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014ac4:	b580      	push	{r7, lr}
 8014ac6:	b082      	sub	sp, #8
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014ad2:	4618      	mov	r0, r3
 8014ad4:	f7fc fb0d 	bl	80110f2 <USBH_LL_Connect>
}
 8014ad8:	bf00      	nop
 8014ada:	3708      	adds	r7, #8
 8014adc:	46bd      	mov	sp, r7
 8014ade:	bd80      	pop	{r7, pc}

08014ae0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014ae0:	b580      	push	{r7, lr}
 8014ae2:	b082      	sub	sp, #8
 8014ae4:	af00      	add	r7, sp, #0
 8014ae6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014aee:	4618      	mov	r0, r3
 8014af0:	f7fc fb1a 	bl	8011128 <USBH_LL_Disconnect>
}
 8014af4:	bf00      	nop
 8014af6:	3708      	adds	r7, #8
 8014af8:	46bd      	mov	sp, r7
 8014afa:	bd80      	pop	{r7, pc}

08014afc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b082      	sub	sp, #8
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	6078      	str	r0, [r7, #4]
 8014b04:	460b      	mov	r3, r1
 8014b06:	70fb      	strb	r3, [r7, #3]
 8014b08:	4613      	mov	r3, r2
 8014b0a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014b12:	4618      	mov	r0, r3
 8014b14:	f7fc fb6e 	bl	80111f4 <USBH_LL_NotifyURBChange>
#endif
}
 8014b18:	bf00      	nop
 8014b1a:	3708      	adds	r7, #8
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bd80      	pop	{r7, pc}

08014b20 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8014b20:	b580      	push	{r7, lr}
 8014b22:	b082      	sub	sp, #8
 8014b24:	af00      	add	r7, sp, #0
 8014b26:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f7fc fabb 	bl	80110aa <USBH_LL_PortEnabled>
}
 8014b34:	bf00      	nop
 8014b36:	3708      	adds	r7, #8
 8014b38:	46bd      	mov	sp, r7
 8014b3a:	bd80      	pop	{r7, pc}

08014b3c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b082      	sub	sp, #8
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8014b4a:	4618      	mov	r0, r3
 8014b4c:	f7fc fabf 	bl	80110ce <USBH_LL_PortDisabled>
}
 8014b50:	bf00      	nop
 8014b52:	3708      	adds	r7, #8
 8014b54:	46bd      	mov	sp, r7
 8014b56:	bd80      	pop	{r7, pc}

08014b58 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b082      	sub	sp, #8
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014b66:	2b01      	cmp	r3, #1
 8014b68:	d12a      	bne.n	8014bc0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8014b6a:	4a18      	ldr	r2, [pc, #96]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	4a15      	ldr	r2, [pc, #84]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b76:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014b7a:	4b14      	ldr	r3, [pc, #80]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b7c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8014b80:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8014b82:	4b12      	ldr	r3, [pc, #72]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b84:	2208      	movs	r2, #8
 8014b86:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8014b88:	4b10      	ldr	r3, [pc, #64]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b8a:	2201      	movs	r2, #1
 8014b8c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b90:	2200      	movs	r2, #0
 8014b92:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8014b94:	4b0d      	ldr	r3, [pc, #52]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b96:	2202      	movs	r2, #2
 8014b98:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014b9c:	2200      	movs	r2, #0
 8014b9e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8014ba0:	480a      	ldr	r0, [pc, #40]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014ba2:	f7f0 fad0 	bl	8005146 <HAL_HCD_Init>
 8014ba6:	4603      	mov	r3, r0
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d001      	beq.n	8014bb0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8014bac:	f7ed f826 	bl	8001bfc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8014bb0:	4806      	ldr	r0, [pc, #24]	@ (8014bcc <USBH_LL_Init+0x74>)
 8014bb2:	f7f0 ff0d 	bl	80059d0 <HAL_HCD_GetCurrentFrame>
 8014bb6:	4603      	mov	r3, r0
 8014bb8:	4619      	mov	r1, r3
 8014bba:	6878      	ldr	r0, [r7, #4]
 8014bbc:	f7fc fa3c 	bl	8011038 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8014bc0:	2300      	movs	r3, #0
}
 8014bc2:	4618      	mov	r0, r3
 8014bc4:	3708      	adds	r7, #8
 8014bc6:	46bd      	mov	sp, r7
 8014bc8:	bd80      	pop	{r7, pc}
 8014bca:	bf00      	nop
 8014bcc:	2001b594 	.word	0x2001b594

08014bd0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8014bd0:	b580      	push	{r7, lr}
 8014bd2:	b084      	sub	sp, #16
 8014bd4:	af00      	add	r7, sp, #0
 8014bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014bd8:	2300      	movs	r3, #0
 8014bda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014bdc:	2300      	movs	r3, #0
 8014bde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014be6:	4618      	mov	r0, r3
 8014be8:	f7f0 fe7a 	bl	80058e0 <HAL_HCD_Start>
 8014bec:	4603      	mov	r3, r0
 8014bee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014bf0:	7bfb      	ldrb	r3, [r7, #15]
 8014bf2:	4618      	mov	r0, r3
 8014bf4:	f000 f94c 	bl	8014e90 <USBH_Get_USB_Status>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014bfc:	7bbb      	ldrb	r3, [r7, #14]
}
 8014bfe:	4618      	mov	r0, r3
 8014c00:	3710      	adds	r7, #16
 8014c02:	46bd      	mov	sp, r7
 8014c04:	bd80      	pop	{r7, pc}

08014c06 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8014c06:	b580      	push	{r7, lr}
 8014c08:	b084      	sub	sp, #16
 8014c0a:	af00      	add	r7, sp, #0
 8014c0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014c0e:	2300      	movs	r3, #0
 8014c10:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014c12:	2300      	movs	r3, #0
 8014c14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	f7f0 fe82 	bl	8005926 <HAL_HCD_Stop>
 8014c22:	4603      	mov	r3, r0
 8014c24:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014c26:	7bfb      	ldrb	r3, [r7, #15]
 8014c28:	4618      	mov	r0, r3
 8014c2a:	f000 f931 	bl	8014e90 <USBH_Get_USB_Status>
 8014c2e:	4603      	mov	r3, r0
 8014c30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014c32:	7bbb      	ldrb	r3, [r7, #14]
}
 8014c34:	4618      	mov	r0, r3
 8014c36:	3710      	adds	r7, #16
 8014c38:	46bd      	mov	sp, r7
 8014c3a:	bd80      	pop	{r7, pc}

08014c3c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8014c3c:	b580      	push	{r7, lr}
 8014c3e:	b084      	sub	sp, #16
 8014c40:	af00      	add	r7, sp, #0
 8014c42:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8014c44:	2301      	movs	r3, #1
 8014c46:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014c4e:	4618      	mov	r0, r3
 8014c50:	f7f0 fecc 	bl	80059ec <HAL_HCD_GetCurrentSpeed>
 8014c54:	4603      	mov	r3, r0
 8014c56:	2b02      	cmp	r3, #2
 8014c58:	d00c      	beq.n	8014c74 <USBH_LL_GetSpeed+0x38>
 8014c5a:	2b02      	cmp	r3, #2
 8014c5c:	d80d      	bhi.n	8014c7a <USBH_LL_GetSpeed+0x3e>
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d002      	beq.n	8014c68 <USBH_LL_GetSpeed+0x2c>
 8014c62:	2b01      	cmp	r3, #1
 8014c64:	d003      	beq.n	8014c6e <USBH_LL_GetSpeed+0x32>
 8014c66:	e008      	b.n	8014c7a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8014c68:	2300      	movs	r3, #0
 8014c6a:	73fb      	strb	r3, [r7, #15]
    break;
 8014c6c:	e008      	b.n	8014c80 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8014c6e:	2301      	movs	r3, #1
 8014c70:	73fb      	strb	r3, [r7, #15]
    break;
 8014c72:	e005      	b.n	8014c80 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8014c74:	2302      	movs	r3, #2
 8014c76:	73fb      	strb	r3, [r7, #15]
    break;
 8014c78:	e002      	b.n	8014c80 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8014c7a:	2301      	movs	r3, #1
 8014c7c:	73fb      	strb	r3, [r7, #15]
    break;
 8014c7e:	bf00      	nop
  }
  return  speed;
 8014c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3710      	adds	r7, #16
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd80      	pop	{r7, pc}

08014c8a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8014c8a:	b580      	push	{r7, lr}
 8014c8c:	b084      	sub	sp, #16
 8014c8e:	af00      	add	r7, sp, #0
 8014c90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014c92:	2300      	movs	r3, #0
 8014c94:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014c96:	2300      	movs	r3, #0
 8014c98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	f7f0 fe5d 	bl	8005960 <HAL_HCD_ResetPort>
 8014ca6:	4603      	mov	r3, r0
 8014ca8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014caa:	7bfb      	ldrb	r3, [r7, #15]
 8014cac:	4618      	mov	r0, r3
 8014cae:	f000 f8ef 	bl	8014e90 <USBH_Get_USB_Status>
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014cb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8014cb8:	4618      	mov	r0, r3
 8014cba:	3710      	adds	r7, #16
 8014cbc:	46bd      	mov	sp, r7
 8014cbe:	bd80      	pop	{r7, pc}

08014cc0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014cc0:	b580      	push	{r7, lr}
 8014cc2:	b082      	sub	sp, #8
 8014cc4:	af00      	add	r7, sp, #0
 8014cc6:	6078      	str	r0, [r7, #4]
 8014cc8:	460b      	mov	r3, r1
 8014cca:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014cd2:	78fa      	ldrb	r2, [r7, #3]
 8014cd4:	4611      	mov	r1, r2
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	f7f0 fe65 	bl	80059a6 <HAL_HCD_HC_GetXferCount>
 8014cdc:	4603      	mov	r3, r0
}
 8014cde:	4618      	mov	r0, r3
 8014ce0:	3708      	adds	r7, #8
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	bd80      	pop	{r7, pc}

08014ce6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8014ce6:	b590      	push	{r4, r7, lr}
 8014ce8:	b089      	sub	sp, #36	@ 0x24
 8014cea:	af04      	add	r7, sp, #16
 8014cec:	6078      	str	r0, [r7, #4]
 8014cee:	4608      	mov	r0, r1
 8014cf0:	4611      	mov	r1, r2
 8014cf2:	461a      	mov	r2, r3
 8014cf4:	4603      	mov	r3, r0
 8014cf6:	70fb      	strb	r3, [r7, #3]
 8014cf8:	460b      	mov	r3, r1
 8014cfa:	70bb      	strb	r3, [r7, #2]
 8014cfc:	4613      	mov	r3, r2
 8014cfe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d00:	2300      	movs	r3, #0
 8014d02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014d04:	2300      	movs	r3, #0
 8014d06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014d0e:	787c      	ldrb	r4, [r7, #1]
 8014d10:	78ba      	ldrb	r2, [r7, #2]
 8014d12:	78f9      	ldrb	r1, [r7, #3]
 8014d14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014d16:	9302      	str	r3, [sp, #8]
 8014d18:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014d1c:	9301      	str	r3, [sp, #4]
 8014d1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014d22:	9300      	str	r3, [sp, #0]
 8014d24:	4623      	mov	r3, r4
 8014d26:	f7f0 fa75 	bl	8005214 <HAL_HCD_HC_Init>
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8014d2e:	7bfb      	ldrb	r3, [r7, #15]
 8014d30:	4618      	mov	r0, r3
 8014d32:	f000 f8ad 	bl	8014e90 <USBH_Get_USB_Status>
 8014d36:	4603      	mov	r3, r0
 8014d38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014d3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8014d3c:	4618      	mov	r0, r3
 8014d3e:	3714      	adds	r7, #20
 8014d40:	46bd      	mov	sp, r7
 8014d42:	bd90      	pop	{r4, r7, pc}

08014d44 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014d44:	b480      	push	{r7}
 8014d46:	b083      	sub	sp, #12
 8014d48:	af00      	add	r7, sp, #0
 8014d4a:	6078      	str	r0, [r7, #4]
 8014d4c:	460b      	mov	r3, r1
 8014d4e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8014d50:	2300      	movs	r3, #0
}
 8014d52:	4618      	mov	r0, r3
 8014d54:	370c      	adds	r7, #12
 8014d56:	46bd      	mov	sp, r7
 8014d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5c:	4770      	bx	lr

08014d5e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8014d5e:	b590      	push	{r4, r7, lr}
 8014d60:	b089      	sub	sp, #36	@ 0x24
 8014d62:	af04      	add	r7, sp, #16
 8014d64:	6078      	str	r0, [r7, #4]
 8014d66:	4608      	mov	r0, r1
 8014d68:	4611      	mov	r1, r2
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	70fb      	strb	r3, [r7, #3]
 8014d70:	460b      	mov	r3, r1
 8014d72:	70bb      	strb	r3, [r7, #2]
 8014d74:	4613      	mov	r3, r2
 8014d76:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d78:	2300      	movs	r3, #0
 8014d7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014d86:	787c      	ldrb	r4, [r7, #1]
 8014d88:	78ba      	ldrb	r2, [r7, #2]
 8014d8a:	78f9      	ldrb	r1, [r7, #3]
 8014d8c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014d90:	9303      	str	r3, [sp, #12]
 8014d92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014d94:	9302      	str	r3, [sp, #8]
 8014d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d98:	9301      	str	r3, [sp, #4]
 8014d9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014d9e:	9300      	str	r3, [sp, #0]
 8014da0:	4623      	mov	r3, r4
 8014da2:	f7f0 faef 	bl	8005384 <HAL_HCD_HC_SubmitRequest>
 8014da6:	4603      	mov	r3, r0
 8014da8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8014daa:	7bfb      	ldrb	r3, [r7, #15]
 8014dac:	4618      	mov	r0, r3
 8014dae:	f000 f86f 	bl	8014e90 <USBH_Get_USB_Status>
 8014db2:	4603      	mov	r3, r0
 8014db4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014db6:	7bbb      	ldrb	r3, [r7, #14]
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	3714      	adds	r7, #20
 8014dbc:	46bd      	mov	sp, r7
 8014dbe:	bd90      	pop	{r4, r7, pc}

08014dc0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014dc0:	b580      	push	{r7, lr}
 8014dc2:	b082      	sub	sp, #8
 8014dc4:	af00      	add	r7, sp, #0
 8014dc6:	6078      	str	r0, [r7, #4]
 8014dc8:	460b      	mov	r3, r1
 8014dca:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014dd2:	78fa      	ldrb	r2, [r7, #3]
 8014dd4:	4611      	mov	r1, r2
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7f0 fdd0 	bl	800597c <HAL_HCD_HC_GetURBState>
 8014ddc:	4603      	mov	r3, r0
}
 8014dde:	4618      	mov	r0, r3
 8014de0:	3708      	adds	r7, #8
 8014de2:	46bd      	mov	sp, r7
 8014de4:	bd80      	pop	{r7, pc}

08014de6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014de6:	b580      	push	{r7, lr}
 8014de8:	b082      	sub	sp, #8
 8014dea:	af00      	add	r7, sp, #0
 8014dec:	6078      	str	r0, [r7, #4]
 8014dee:	460b      	mov	r3, r1
 8014df0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014df8:	2b01      	cmp	r3, #1
 8014dfa:	d103      	bne.n	8014e04 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8014dfc:	78fb      	ldrb	r3, [r7, #3]
 8014dfe:	4618      	mov	r0, r3
 8014e00:	f000 f872 	bl	8014ee8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8014e04:	20c8      	movs	r0, #200	@ 0xc8
 8014e06:	f7ee f981 	bl	800310c <HAL_Delay>
  return USBH_OK;
 8014e0a:	2300      	movs	r3, #0
}
 8014e0c:	4618      	mov	r0, r3
 8014e0e:	3708      	adds	r7, #8
 8014e10:	46bd      	mov	sp, r7
 8014e12:	bd80      	pop	{r7, pc}

08014e14 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014e14:	b480      	push	{r7}
 8014e16:	b085      	sub	sp, #20
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
 8014e1c:	460b      	mov	r3, r1
 8014e1e:	70fb      	strb	r3, [r7, #3]
 8014e20:	4613      	mov	r3, r2
 8014e22:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014e2a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8014e2c:	78fa      	ldrb	r2, [r7, #3]
 8014e2e:	68f9      	ldr	r1, [r7, #12]
 8014e30:	4613      	mov	r3, r2
 8014e32:	011b      	lsls	r3, r3, #4
 8014e34:	1a9b      	subs	r3, r3, r2
 8014e36:	009b      	lsls	r3, r3, #2
 8014e38:	440b      	add	r3, r1
 8014e3a:	3317      	adds	r3, #23
 8014e3c:	781b      	ldrb	r3, [r3, #0]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d00a      	beq.n	8014e58 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8014e42:	78fa      	ldrb	r2, [r7, #3]
 8014e44:	68f9      	ldr	r1, [r7, #12]
 8014e46:	4613      	mov	r3, r2
 8014e48:	011b      	lsls	r3, r3, #4
 8014e4a:	1a9b      	subs	r3, r3, r2
 8014e4c:	009b      	lsls	r3, r3, #2
 8014e4e:	440b      	add	r3, r1
 8014e50:	333c      	adds	r3, #60	@ 0x3c
 8014e52:	78ba      	ldrb	r2, [r7, #2]
 8014e54:	701a      	strb	r2, [r3, #0]
 8014e56:	e009      	b.n	8014e6c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8014e58:	78fa      	ldrb	r2, [r7, #3]
 8014e5a:	68f9      	ldr	r1, [r7, #12]
 8014e5c:	4613      	mov	r3, r2
 8014e5e:	011b      	lsls	r3, r3, #4
 8014e60:	1a9b      	subs	r3, r3, r2
 8014e62:	009b      	lsls	r3, r3, #2
 8014e64:	440b      	add	r3, r1
 8014e66:	333d      	adds	r3, #61	@ 0x3d
 8014e68:	78ba      	ldrb	r2, [r7, #2]
 8014e6a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8014e6c:	2300      	movs	r3, #0
}
 8014e6e:	4618      	mov	r0, r3
 8014e70:	3714      	adds	r7, #20
 8014e72:	46bd      	mov	sp, r7
 8014e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e78:	4770      	bx	lr

08014e7a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8014e7a:	b580      	push	{r7, lr}
 8014e7c:	b082      	sub	sp, #8
 8014e7e:	af00      	add	r7, sp, #0
 8014e80:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014e82:	6878      	ldr	r0, [r7, #4]
 8014e84:	f7ee f942 	bl	800310c <HAL_Delay>
}
 8014e88:	bf00      	nop
 8014e8a:	3708      	adds	r7, #8
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	bd80      	pop	{r7, pc}

08014e90 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014e90:	b480      	push	{r7}
 8014e92:	b085      	sub	sp, #20
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	4603      	mov	r3, r0
 8014e98:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014e9e:	79fb      	ldrb	r3, [r7, #7]
 8014ea0:	2b03      	cmp	r3, #3
 8014ea2:	d817      	bhi.n	8014ed4 <USBH_Get_USB_Status+0x44>
 8014ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8014eac <USBH_Get_USB_Status+0x1c>)
 8014ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014eaa:	bf00      	nop
 8014eac:	08014ebd 	.word	0x08014ebd
 8014eb0:	08014ec3 	.word	0x08014ec3
 8014eb4:	08014ec9 	.word	0x08014ec9
 8014eb8:	08014ecf 	.word	0x08014ecf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8014ebc:	2300      	movs	r3, #0
 8014ebe:	73fb      	strb	r3, [r7, #15]
    break;
 8014ec0:	e00b      	b.n	8014eda <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8014ec2:	2302      	movs	r3, #2
 8014ec4:	73fb      	strb	r3, [r7, #15]
    break;
 8014ec6:	e008      	b.n	8014eda <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8014ec8:	2301      	movs	r3, #1
 8014eca:	73fb      	strb	r3, [r7, #15]
    break;
 8014ecc:	e005      	b.n	8014eda <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8014ece:	2302      	movs	r3, #2
 8014ed0:	73fb      	strb	r3, [r7, #15]
    break;
 8014ed2:	e002      	b.n	8014eda <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8014ed4:	2302      	movs	r3, #2
 8014ed6:	73fb      	strb	r3, [r7, #15]
    break;
 8014ed8:	bf00      	nop
  }
  return usb_status;
 8014eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8014edc:	4618      	mov	r0, r3
 8014ede:	3714      	adds	r7, #20
 8014ee0:	46bd      	mov	sp, r7
 8014ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee6:	4770      	bx	lr

08014ee8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	b084      	sub	sp, #16
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	4603      	mov	r3, r0
 8014ef0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8014ef2:	79fb      	ldrb	r3, [r7, #7]
 8014ef4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8014ef6:	79fb      	ldrb	r3, [r7, #7]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d102      	bne.n	8014f02 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8014efc:	2300      	movs	r3, #0
 8014efe:	73fb      	strb	r3, [r7, #15]
 8014f00:	e001      	b.n	8014f06 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8014f02:	2301      	movs	r3, #1
 8014f04:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8014f06:	7bfb      	ldrb	r3, [r7, #15]
 8014f08:	461a      	mov	r2, r3
 8014f0a:	2120      	movs	r1, #32
 8014f0c:	4803      	ldr	r0, [pc, #12]	@ (8014f1c <MX_DriverVbusFS+0x34>)
 8014f0e:	f7f0 f901 	bl	8005114 <HAL_GPIO_WritePin>
}
 8014f12:	bf00      	nop
 8014f14:	3710      	adds	r7, #16
 8014f16:	46bd      	mov	sp, r7
 8014f18:	bd80      	pop	{r7, pc}
 8014f1a:	bf00      	nop
 8014f1c:	40020c00 	.word	0x40020c00

08014f20 <malloc>:
 8014f20:	4b02      	ldr	r3, [pc, #8]	@ (8014f2c <malloc+0xc>)
 8014f22:	4601      	mov	r1, r0
 8014f24:	6818      	ldr	r0, [r3, #0]
 8014f26:	f000 b82d 	b.w	8014f84 <_malloc_r>
 8014f2a:	bf00      	nop
 8014f2c:	20012030 	.word	0x20012030

08014f30 <free>:
 8014f30:	4b02      	ldr	r3, [pc, #8]	@ (8014f3c <free+0xc>)
 8014f32:	4601      	mov	r1, r0
 8014f34:	6818      	ldr	r0, [r3, #0]
 8014f36:	f000 b903 	b.w	8015140 <_free_r>
 8014f3a:	bf00      	nop
 8014f3c:	20012030 	.word	0x20012030

08014f40 <sbrk_aligned>:
 8014f40:	b570      	push	{r4, r5, r6, lr}
 8014f42:	4e0f      	ldr	r6, [pc, #60]	@ (8014f80 <sbrk_aligned+0x40>)
 8014f44:	460c      	mov	r4, r1
 8014f46:	6831      	ldr	r1, [r6, #0]
 8014f48:	4605      	mov	r5, r0
 8014f4a:	b911      	cbnz	r1, 8014f52 <sbrk_aligned+0x12>
 8014f4c:	f000 f8ae 	bl	80150ac <_sbrk_r>
 8014f50:	6030      	str	r0, [r6, #0]
 8014f52:	4621      	mov	r1, r4
 8014f54:	4628      	mov	r0, r5
 8014f56:	f000 f8a9 	bl	80150ac <_sbrk_r>
 8014f5a:	1c43      	adds	r3, r0, #1
 8014f5c:	d103      	bne.n	8014f66 <sbrk_aligned+0x26>
 8014f5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8014f62:	4620      	mov	r0, r4
 8014f64:	bd70      	pop	{r4, r5, r6, pc}
 8014f66:	1cc4      	adds	r4, r0, #3
 8014f68:	f024 0403 	bic.w	r4, r4, #3
 8014f6c:	42a0      	cmp	r0, r4
 8014f6e:	d0f8      	beq.n	8014f62 <sbrk_aligned+0x22>
 8014f70:	1a21      	subs	r1, r4, r0
 8014f72:	4628      	mov	r0, r5
 8014f74:	f000 f89a 	bl	80150ac <_sbrk_r>
 8014f78:	3001      	adds	r0, #1
 8014f7a:	d1f2      	bne.n	8014f62 <sbrk_aligned+0x22>
 8014f7c:	e7ef      	b.n	8014f5e <sbrk_aligned+0x1e>
 8014f7e:	bf00      	nop
 8014f80:	2001b974 	.word	0x2001b974

08014f84 <_malloc_r>:
 8014f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f88:	1ccd      	adds	r5, r1, #3
 8014f8a:	f025 0503 	bic.w	r5, r5, #3
 8014f8e:	3508      	adds	r5, #8
 8014f90:	2d0c      	cmp	r5, #12
 8014f92:	bf38      	it	cc
 8014f94:	250c      	movcc	r5, #12
 8014f96:	2d00      	cmp	r5, #0
 8014f98:	4606      	mov	r6, r0
 8014f9a:	db01      	blt.n	8014fa0 <_malloc_r+0x1c>
 8014f9c:	42a9      	cmp	r1, r5
 8014f9e:	d904      	bls.n	8014faa <_malloc_r+0x26>
 8014fa0:	230c      	movs	r3, #12
 8014fa2:	6033      	str	r3, [r6, #0]
 8014fa4:	2000      	movs	r0, #0
 8014fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014faa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015080 <_malloc_r+0xfc>
 8014fae:	f000 f869 	bl	8015084 <__malloc_lock>
 8014fb2:	f8d8 3000 	ldr.w	r3, [r8]
 8014fb6:	461c      	mov	r4, r3
 8014fb8:	bb44      	cbnz	r4, 801500c <_malloc_r+0x88>
 8014fba:	4629      	mov	r1, r5
 8014fbc:	4630      	mov	r0, r6
 8014fbe:	f7ff ffbf 	bl	8014f40 <sbrk_aligned>
 8014fc2:	1c43      	adds	r3, r0, #1
 8014fc4:	4604      	mov	r4, r0
 8014fc6:	d158      	bne.n	801507a <_malloc_r+0xf6>
 8014fc8:	f8d8 4000 	ldr.w	r4, [r8]
 8014fcc:	4627      	mov	r7, r4
 8014fce:	2f00      	cmp	r7, #0
 8014fd0:	d143      	bne.n	801505a <_malloc_r+0xd6>
 8014fd2:	2c00      	cmp	r4, #0
 8014fd4:	d04b      	beq.n	801506e <_malloc_r+0xea>
 8014fd6:	6823      	ldr	r3, [r4, #0]
 8014fd8:	4639      	mov	r1, r7
 8014fda:	4630      	mov	r0, r6
 8014fdc:	eb04 0903 	add.w	r9, r4, r3
 8014fe0:	f000 f864 	bl	80150ac <_sbrk_r>
 8014fe4:	4581      	cmp	r9, r0
 8014fe6:	d142      	bne.n	801506e <_malloc_r+0xea>
 8014fe8:	6821      	ldr	r1, [r4, #0]
 8014fea:	1a6d      	subs	r5, r5, r1
 8014fec:	4629      	mov	r1, r5
 8014fee:	4630      	mov	r0, r6
 8014ff0:	f7ff ffa6 	bl	8014f40 <sbrk_aligned>
 8014ff4:	3001      	adds	r0, #1
 8014ff6:	d03a      	beq.n	801506e <_malloc_r+0xea>
 8014ff8:	6823      	ldr	r3, [r4, #0]
 8014ffa:	442b      	add	r3, r5
 8014ffc:	6023      	str	r3, [r4, #0]
 8014ffe:	f8d8 3000 	ldr.w	r3, [r8]
 8015002:	685a      	ldr	r2, [r3, #4]
 8015004:	bb62      	cbnz	r2, 8015060 <_malloc_r+0xdc>
 8015006:	f8c8 7000 	str.w	r7, [r8]
 801500a:	e00f      	b.n	801502c <_malloc_r+0xa8>
 801500c:	6822      	ldr	r2, [r4, #0]
 801500e:	1b52      	subs	r2, r2, r5
 8015010:	d420      	bmi.n	8015054 <_malloc_r+0xd0>
 8015012:	2a0b      	cmp	r2, #11
 8015014:	d917      	bls.n	8015046 <_malloc_r+0xc2>
 8015016:	1961      	adds	r1, r4, r5
 8015018:	42a3      	cmp	r3, r4
 801501a:	6025      	str	r5, [r4, #0]
 801501c:	bf18      	it	ne
 801501e:	6059      	strne	r1, [r3, #4]
 8015020:	6863      	ldr	r3, [r4, #4]
 8015022:	bf08      	it	eq
 8015024:	f8c8 1000 	streq.w	r1, [r8]
 8015028:	5162      	str	r2, [r4, r5]
 801502a:	604b      	str	r3, [r1, #4]
 801502c:	4630      	mov	r0, r6
 801502e:	f000 f82f 	bl	8015090 <__malloc_unlock>
 8015032:	f104 000b 	add.w	r0, r4, #11
 8015036:	1d23      	adds	r3, r4, #4
 8015038:	f020 0007 	bic.w	r0, r0, #7
 801503c:	1ac2      	subs	r2, r0, r3
 801503e:	bf1c      	itt	ne
 8015040:	1a1b      	subne	r3, r3, r0
 8015042:	50a3      	strne	r3, [r4, r2]
 8015044:	e7af      	b.n	8014fa6 <_malloc_r+0x22>
 8015046:	6862      	ldr	r2, [r4, #4]
 8015048:	42a3      	cmp	r3, r4
 801504a:	bf0c      	ite	eq
 801504c:	f8c8 2000 	streq.w	r2, [r8]
 8015050:	605a      	strne	r2, [r3, #4]
 8015052:	e7eb      	b.n	801502c <_malloc_r+0xa8>
 8015054:	4623      	mov	r3, r4
 8015056:	6864      	ldr	r4, [r4, #4]
 8015058:	e7ae      	b.n	8014fb8 <_malloc_r+0x34>
 801505a:	463c      	mov	r4, r7
 801505c:	687f      	ldr	r7, [r7, #4]
 801505e:	e7b6      	b.n	8014fce <_malloc_r+0x4a>
 8015060:	461a      	mov	r2, r3
 8015062:	685b      	ldr	r3, [r3, #4]
 8015064:	42a3      	cmp	r3, r4
 8015066:	d1fb      	bne.n	8015060 <_malloc_r+0xdc>
 8015068:	2300      	movs	r3, #0
 801506a:	6053      	str	r3, [r2, #4]
 801506c:	e7de      	b.n	801502c <_malloc_r+0xa8>
 801506e:	230c      	movs	r3, #12
 8015070:	6033      	str	r3, [r6, #0]
 8015072:	4630      	mov	r0, r6
 8015074:	f000 f80c 	bl	8015090 <__malloc_unlock>
 8015078:	e794      	b.n	8014fa4 <_malloc_r+0x20>
 801507a:	6005      	str	r5, [r0, #0]
 801507c:	e7d6      	b.n	801502c <_malloc_r+0xa8>
 801507e:	bf00      	nop
 8015080:	2001b978 	.word	0x2001b978

08015084 <__malloc_lock>:
 8015084:	4801      	ldr	r0, [pc, #4]	@ (801508c <__malloc_lock+0x8>)
 8015086:	f000 b84b 	b.w	8015120 <__retarget_lock_acquire_recursive>
 801508a:	bf00      	nop
 801508c:	2001bab8 	.word	0x2001bab8

08015090 <__malloc_unlock>:
 8015090:	4801      	ldr	r0, [pc, #4]	@ (8015098 <__malloc_unlock+0x8>)
 8015092:	f000 b846 	b.w	8015122 <__retarget_lock_release_recursive>
 8015096:	bf00      	nop
 8015098:	2001bab8 	.word	0x2001bab8

0801509c <memset>:
 801509c:	4402      	add	r2, r0
 801509e:	4603      	mov	r3, r0
 80150a0:	4293      	cmp	r3, r2
 80150a2:	d100      	bne.n	80150a6 <memset+0xa>
 80150a4:	4770      	bx	lr
 80150a6:	f803 1b01 	strb.w	r1, [r3], #1
 80150aa:	e7f9      	b.n	80150a0 <memset+0x4>

080150ac <_sbrk_r>:
 80150ac:	b538      	push	{r3, r4, r5, lr}
 80150ae:	4d06      	ldr	r5, [pc, #24]	@ (80150c8 <_sbrk_r+0x1c>)
 80150b0:	2300      	movs	r3, #0
 80150b2:	4604      	mov	r4, r0
 80150b4:	4608      	mov	r0, r1
 80150b6:	602b      	str	r3, [r5, #0]
 80150b8:	f7ed ff8a 	bl	8002fd0 <_sbrk>
 80150bc:	1c43      	adds	r3, r0, #1
 80150be:	d102      	bne.n	80150c6 <_sbrk_r+0x1a>
 80150c0:	682b      	ldr	r3, [r5, #0]
 80150c2:	b103      	cbz	r3, 80150c6 <_sbrk_r+0x1a>
 80150c4:	6023      	str	r3, [r4, #0]
 80150c6:	bd38      	pop	{r3, r4, r5, pc}
 80150c8:	2001bab4 	.word	0x2001bab4

080150cc <__errno>:
 80150cc:	4b01      	ldr	r3, [pc, #4]	@ (80150d4 <__errno+0x8>)
 80150ce:	6818      	ldr	r0, [r3, #0]
 80150d0:	4770      	bx	lr
 80150d2:	bf00      	nop
 80150d4:	20012030 	.word	0x20012030

080150d8 <__libc_init_array>:
 80150d8:	b570      	push	{r4, r5, r6, lr}
 80150da:	4d0d      	ldr	r5, [pc, #52]	@ (8015110 <__libc_init_array+0x38>)
 80150dc:	4c0d      	ldr	r4, [pc, #52]	@ (8015114 <__libc_init_array+0x3c>)
 80150de:	1b64      	subs	r4, r4, r5
 80150e0:	10a4      	asrs	r4, r4, #2
 80150e2:	2600      	movs	r6, #0
 80150e4:	42a6      	cmp	r6, r4
 80150e6:	d109      	bne.n	80150fc <__libc_init_array+0x24>
 80150e8:	4d0b      	ldr	r5, [pc, #44]	@ (8015118 <__libc_init_array+0x40>)
 80150ea:	4c0c      	ldr	r4, [pc, #48]	@ (801511c <__libc_init_array+0x44>)
 80150ec:	f000 f872 	bl	80151d4 <_init>
 80150f0:	1b64      	subs	r4, r4, r5
 80150f2:	10a4      	asrs	r4, r4, #2
 80150f4:	2600      	movs	r6, #0
 80150f6:	42a6      	cmp	r6, r4
 80150f8:	d105      	bne.n	8015106 <__libc_init_array+0x2e>
 80150fa:	bd70      	pop	{r4, r5, r6, pc}
 80150fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8015100:	4798      	blx	r3
 8015102:	3601      	adds	r6, #1
 8015104:	e7ee      	b.n	80150e4 <__libc_init_array+0xc>
 8015106:	f855 3b04 	ldr.w	r3, [r5], #4
 801510a:	4798      	blx	r3
 801510c:	3601      	adds	r6, #1
 801510e:	e7f2      	b.n	80150f6 <__libc_init_array+0x1e>
 8015110:	080152a4 	.word	0x080152a4
 8015114:	080152a4 	.word	0x080152a4
 8015118:	080152a4 	.word	0x080152a4
 801511c:	080152a8 	.word	0x080152a8

08015120 <__retarget_lock_acquire_recursive>:
 8015120:	4770      	bx	lr

08015122 <__retarget_lock_release_recursive>:
 8015122:	4770      	bx	lr

08015124 <memcpy>:
 8015124:	440a      	add	r2, r1
 8015126:	4291      	cmp	r1, r2
 8015128:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801512c:	d100      	bne.n	8015130 <memcpy+0xc>
 801512e:	4770      	bx	lr
 8015130:	b510      	push	{r4, lr}
 8015132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015136:	f803 4f01 	strb.w	r4, [r3, #1]!
 801513a:	4291      	cmp	r1, r2
 801513c:	d1f9      	bne.n	8015132 <memcpy+0xe>
 801513e:	bd10      	pop	{r4, pc}

08015140 <_free_r>:
 8015140:	b538      	push	{r3, r4, r5, lr}
 8015142:	4605      	mov	r5, r0
 8015144:	2900      	cmp	r1, #0
 8015146:	d041      	beq.n	80151cc <_free_r+0x8c>
 8015148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801514c:	1f0c      	subs	r4, r1, #4
 801514e:	2b00      	cmp	r3, #0
 8015150:	bfb8      	it	lt
 8015152:	18e4      	addlt	r4, r4, r3
 8015154:	f7ff ff96 	bl	8015084 <__malloc_lock>
 8015158:	4a1d      	ldr	r2, [pc, #116]	@ (80151d0 <_free_r+0x90>)
 801515a:	6813      	ldr	r3, [r2, #0]
 801515c:	b933      	cbnz	r3, 801516c <_free_r+0x2c>
 801515e:	6063      	str	r3, [r4, #4]
 8015160:	6014      	str	r4, [r2, #0]
 8015162:	4628      	mov	r0, r5
 8015164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015168:	f7ff bf92 	b.w	8015090 <__malloc_unlock>
 801516c:	42a3      	cmp	r3, r4
 801516e:	d908      	bls.n	8015182 <_free_r+0x42>
 8015170:	6820      	ldr	r0, [r4, #0]
 8015172:	1821      	adds	r1, r4, r0
 8015174:	428b      	cmp	r3, r1
 8015176:	bf01      	itttt	eq
 8015178:	6819      	ldreq	r1, [r3, #0]
 801517a:	685b      	ldreq	r3, [r3, #4]
 801517c:	1809      	addeq	r1, r1, r0
 801517e:	6021      	streq	r1, [r4, #0]
 8015180:	e7ed      	b.n	801515e <_free_r+0x1e>
 8015182:	461a      	mov	r2, r3
 8015184:	685b      	ldr	r3, [r3, #4]
 8015186:	b10b      	cbz	r3, 801518c <_free_r+0x4c>
 8015188:	42a3      	cmp	r3, r4
 801518a:	d9fa      	bls.n	8015182 <_free_r+0x42>
 801518c:	6811      	ldr	r1, [r2, #0]
 801518e:	1850      	adds	r0, r2, r1
 8015190:	42a0      	cmp	r0, r4
 8015192:	d10b      	bne.n	80151ac <_free_r+0x6c>
 8015194:	6820      	ldr	r0, [r4, #0]
 8015196:	4401      	add	r1, r0
 8015198:	1850      	adds	r0, r2, r1
 801519a:	4283      	cmp	r3, r0
 801519c:	6011      	str	r1, [r2, #0]
 801519e:	d1e0      	bne.n	8015162 <_free_r+0x22>
 80151a0:	6818      	ldr	r0, [r3, #0]
 80151a2:	685b      	ldr	r3, [r3, #4]
 80151a4:	6053      	str	r3, [r2, #4]
 80151a6:	4408      	add	r0, r1
 80151a8:	6010      	str	r0, [r2, #0]
 80151aa:	e7da      	b.n	8015162 <_free_r+0x22>
 80151ac:	d902      	bls.n	80151b4 <_free_r+0x74>
 80151ae:	230c      	movs	r3, #12
 80151b0:	602b      	str	r3, [r5, #0]
 80151b2:	e7d6      	b.n	8015162 <_free_r+0x22>
 80151b4:	6820      	ldr	r0, [r4, #0]
 80151b6:	1821      	adds	r1, r4, r0
 80151b8:	428b      	cmp	r3, r1
 80151ba:	bf04      	itt	eq
 80151bc:	6819      	ldreq	r1, [r3, #0]
 80151be:	685b      	ldreq	r3, [r3, #4]
 80151c0:	6063      	str	r3, [r4, #4]
 80151c2:	bf04      	itt	eq
 80151c4:	1809      	addeq	r1, r1, r0
 80151c6:	6021      	streq	r1, [r4, #0]
 80151c8:	6054      	str	r4, [r2, #4]
 80151ca:	e7ca      	b.n	8015162 <_free_r+0x22>
 80151cc:	bd38      	pop	{r3, r4, r5, pc}
 80151ce:	bf00      	nop
 80151d0:	2001b978 	.word	0x2001b978

080151d4 <_init>:
 80151d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151d6:	bf00      	nop
 80151d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151da:	bc08      	pop	{r3}
 80151dc:	469e      	mov	lr, r3
 80151de:	4770      	bx	lr

080151e0 <_fini>:
 80151e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151e2:	bf00      	nop
 80151e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151e6:	bc08      	pop	{r3}
 80151e8:	469e      	mov	lr, r3
 80151ea:	4770      	bx	lr
