Info (10281): Verilog HDL Declaration information at subkeyGenerator.sv(77): object "tent" differs only in case from object "TENT" in the same scope
Warning (10268): Verilog HDL information at multiplier80.sv(23): always construct contains both blocking and non-blocking assignments
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info (10281): Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX0" differs only in case from object "hex0" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX1" differs only in case from object "hex1" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX2" differs only in case from object "hex2" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX3" differs only in case from object "hex3" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX4" differs only in case from object "hex4" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX5" differs only in case from object "hex5" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX6" differs only in case from object "hex6" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(54): object "HEX7" differs only in case from object "hex7" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(20): object "Run" differs only in case from object "RUN" in the same scope
Info (10281): Verilog HDL Declaration information at test2.sv(18): object "Reset" differs only in case from object "RESET" in the same scope
Warning (10268): Verilog HDL information at SCCB_master.sv(119): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at SCCB_master.sv(130): always construct contains both blocking and non-blocking assignments
Info (10281): Verilog HDL Declaration information at SCCB_master.sv(14): object "SCCB_Run" differs only in case from object "Sccb_run" in the same scope
Warning (10273): Verilog HDL warning at HexDriver.sv(28): extended using "x" or "z"
Warning (10268): Verilog HDL information at Image_mod.sv(245): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at Image_mod.sv(341): always construct contains both blocking and non-blocking assignments
Info (10281): Verilog HDL Declaration information at Image_mod.sv(21): object "Run" differs only in case from object "RUN" in the same scope
Warning (10268): Verilog HDL information at Key_Receiver.sv(22): always construct contains both blocking and non-blocking assignments
