../../../../../../bench/verilog/tests/core/wb/main/mpsoc_spram_testbench.sv

../../../../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
../../../../../../rtl/verilog/wb/core/mpsoc_wb_spram.sv
