<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_and4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_and4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="my_and4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="my_and4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="my_and4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="my_and4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="my_and4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_and4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="my_and4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="my_and4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="my_and4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="my_and4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="my_and4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="my_and4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_and4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="my_and4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_and4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="my_and4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="my_and4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="my_and4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="my_and4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_and4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="my_and4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="my_and4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_and4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="my_and4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_and4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_and4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_and4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="my_and4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="my_and4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="my_and4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_and4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="my_and4_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_and4_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_and4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_and4_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="my_and4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1600525485" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525485" xil_pn:in_ck="-1199105851814031403" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_and4.v"/>
      <outfile xil_pn:name="my_and4_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1600525485" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3350533522962199240" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525485" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5871664928389923600" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525485" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5760091189621979145" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525485" xil_pn:in_ck="-1199105851814031403" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_and4.v"/>
      <outfile xil_pn:name="my_and4_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1600525488" xil_pn:in_ck="-1199105851814031403" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8225375429486617580" xil_pn:start_ts="1600525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="my_and4_tb_beh.prj"/>
      <outfile xil_pn:name="my_and4_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600525488" xil_pn:in_ck="-5877426587146812016" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3125562631369968049" xil_pn:start_ts="1600525488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="my_and4_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9216617665840020155" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5760091189621979145" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1960503769444486915" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525426" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5021480887688606017" xil_pn:start_ts="1600525426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600749405" xil_pn:in_ck="158581990681936" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="3352110115545328087" xil_pn:start_ts="1600749395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="my_and4.lso"/>
      <outfile xil_pn:name="my_and4.ngc"/>
      <outfile xil_pn:name="my_and4.ngr"/>
      <outfile xil_pn:name="my_and4.prj"/>
      <outfile xil_pn:name="my_and4.stx"/>
      <outfile xil_pn:name="my_and4.syr"/>
      <outfile xil_pn:name="my_and4.xst"/>
      <outfile xil_pn:name="my_and4_tb_beh.prj"/>
      <outfile xil_pn:name="my_and4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1600526820" xil_pn:in_ck="172695787852630584" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981275566796078" xil_pn:start_ts="1600526820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600749439" xil_pn:in_ck="7072036332144802794" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1220517718242587541" xil_pn:start_ts="1600749431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="my_and4.bld"/>
      <outfile xil_pn:name="my_and4.ngd"/>
      <outfile xil_pn:name="my_and4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1600749443" xil_pn:in_ck="7122578438658529611" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1600749439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="my_and4.pcf"/>
      <outfile xil_pn:name="my_and4_map.map"/>
      <outfile xil_pn:name="my_and4_map.mrp"/>
      <outfile xil_pn:name="my_and4_map.ncd"/>
      <outfile xil_pn:name="my_and4_map.ngm"/>
      <outfile xil_pn:name="my_and4_map.xrpt"/>
      <outfile xil_pn:name="my_and4_summary.xml"/>
      <outfile xil_pn:name="my_and4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1600749450" xil_pn:in_ck="5488244232316915908" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1600749443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="my_and4.ncd"/>
      <outfile xil_pn:name="my_and4.pad"/>
      <outfile xil_pn:name="my_and4.par"/>
      <outfile xil_pn:name="my_and4.ptwx"/>
      <outfile xil_pn:name="my_and4.unroutes"/>
      <outfile xil_pn:name="my_and4.xpi"/>
      <outfile xil_pn:name="my_and4_pad.csv"/>
      <outfile xil_pn:name="my_and4_pad.txt"/>
      <outfile xil_pn:name="my_and4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1600749458" xil_pn:in_ck="172695787852622959" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1600749453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="my_and4.bgn"/>
      <outfile xil_pn:name="my_and4.bit"/>
      <outfile xil_pn:name="my_and4.drc"/>
      <outfile xil_pn:name="my_and4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1600749450" xil_pn:in_ck="451020378846589767" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1600749447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="my_and4.twr"/>
      <outfile xil_pn:name="my_and4.twx"/>
    </transform>
  </transforms>

</generated_project>
