// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        ovrlayYUV_din,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        outpix_val_V_5,
        outpix_val_V_4,
        outpix_val_V_3,
        outpix_val_V_2,
        outpix_val_V_1,
        outpix_val_V,
        loopWidth,
        pix_val_V,
        select_ln1161,
        cmp8,
        bckgndId_load,
        cmp6_i279,
        cmp4_i276,
        barWidth,
        zext_ln1328,
        barWidthMinSamples,
        y,
        ret_V_4,
        outpix_val_V_68,
        select_ln1458,
        select_ln1473,
        sub40_i,
        icmp_ln1404_1,
        icmp_ln1404,
        cmp35_i,
        passthruStartX_load,
        passthruEndX_load,
        cmp59_not,
        cmp68_not,
        hBarSel_0_3_loc_1_out_i,
        hBarSel_0_3_loc_1_out_o,
        hBarSel_0_3_loc_1_out_o_ap_vld,
        hBarSel_1_3_loc_1_out_i,
        hBarSel_1_3_loc_1_out_o,
        hBarSel_1_3_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hBarSel_1_loc_1_out_i,
        hBarSel_1_loc_1_out_o,
        hBarSel_1_loc_1_out_o_ap_vld,
        vBarSel_1_loc_1_out_i,
        vBarSel_1_loc_1_out_o,
        vBarSel_1_loc_1_out_o_ap_vld,
        hBarSel_0_2_loc_1_out_i,
        hBarSel_0_2_loc_1_out_o,
        hBarSel_0_2_loc_1_out_o_ap_vld,
        hBarSel_1_2_loc_1_out_i,
        hBarSel_1_2_loc_1_out_o,
        hBarSel_1_2_loc_1_out_o_ap_vld,
        outpix_val_V_11_out,
        outpix_val_V_11_out_ap_vld,
        outpix_val_V_10_out,
        outpix_val_V_10_out_ap_vld,
        outpix_val_V_9_out,
        outpix_val_V_9_out_ap_vld,
        outpix_val_V_8_out,
        outpix_val_V_8_out_ap_vld,
        outpix_val_V_7_out,
        outpix_val_V_7_out_ap_vld,
        outpix_val_V_6_out,
        outpix_val_V_6_out_ap_vld,
        p_0_5_0_0_0253494_out_i,
        p_0_5_0_0_0253494_out_o,
        p_0_5_0_0_0253494_out_o_ap_vld,
        p_0_4_0_0_0251492_out_i,
        p_0_4_0_0_0251492_out_o,
        p_0_4_0_0_0251492_out_o_ap_vld,
        p_0_3_0_0_0249490_out_i,
        p_0_3_0_0_0249490_out_o,
        p_0_3_0_0_0249490_out_o_ap_vld,
        p_0_2_0_0_0247488_out_i,
        p_0_2_0_0_0247488_out_o,
        p_0_2_0_0_0247488_out_o_ap_vld,
        p_0_1_0_0_0245486_out_i,
        p_0_1_0_0_0245486_out_o,
        p_0_1_0_0_0245486_out_o_ap_vld,
        p_0_0_0_0_0243484_out_i,
        p_0_0_0_0_0243484_out_o,
        p_0_0_0_0_0243484_out_o_ap_vld,
        hBarSel_1_1,
        hBarSel_1_1_ap_vld,
        hBarSel_0_1,
        hBarSel_0_1_ap_vld,
        s,
        hBarSel_1,
        hBarSel_1_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_1_2,
        hBarSel_1_2_ap_vld,
        hBarSel_0_2,
        hBarSel_0_2_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [47:0] ovrlayYUV_din;
input  [4:0] ovrlayYUV_num_data_valid;
input  [4:0] ovrlayYUV_fifo_cap;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [7:0] outpix_val_V_5;
input  [7:0] outpix_val_V_4;
input  [7:0] outpix_val_V_3;
input  [7:0] outpix_val_V_2;
input  [7:0] outpix_val_V_1;
input  [7:0] outpix_val_V;
input  [15:0] loopWidth;
input  [7:0] pix_val_V;
input  [7:0] select_ln1161;
input  [0:0] cmp8;
input  [7:0] bckgndId_load;
input  [0:0] cmp6_i279;
input  [0:0] cmp4_i276;
input  [10:0] barWidth;
input  [10:0] zext_ln1328;
input  [9:0] barWidthMinSamples;
input  [15:0] y;
input  [10:0] ret_V_4;
input  [7:0] outpix_val_V_68;
input  [7:0] select_ln1458;
input  [7:0] select_ln1473;
input  [16:0] sub40_i;
input  [0:0] icmp_ln1404_1;
input  [0:0] icmp_ln1404;
input  [0:0] cmp35_i;
input  [15:0] passthruStartX_load;
input  [15:0] passthruEndX_load;
input  [0:0] cmp59_not;
input  [0:0] cmp68_not;
input  [7:0] hBarSel_0_3_loc_1_out_i;
output  [7:0] hBarSel_0_3_loc_1_out_o;
output   hBarSel_0_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_1_3_loc_1_out_i;
output  [7:0] hBarSel_1_3_loc_1_out_o;
output   hBarSel_1_3_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_1_loc_1_out_i;
output  [7:0] hBarSel_1_loc_1_out_o;
output   hBarSel_1_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_1_loc_1_out_i;
output  [7:0] vBarSel_1_loc_1_out_o;
output   vBarSel_1_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_2_loc_1_out_i;
output  [7:0] hBarSel_0_2_loc_1_out_o;
output   hBarSel_0_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_1_2_loc_1_out_i;
output  [7:0] hBarSel_1_2_loc_1_out_o;
output   hBarSel_1_2_loc_1_out_o_ap_vld;
output  [7:0] outpix_val_V_11_out;
output   outpix_val_V_11_out_ap_vld;
output  [7:0] outpix_val_V_10_out;
output   outpix_val_V_10_out_ap_vld;
output  [7:0] outpix_val_V_9_out;
output   outpix_val_V_9_out_ap_vld;
output  [7:0] outpix_val_V_8_out;
output   outpix_val_V_8_out_ap_vld;
output  [7:0] outpix_val_V_7_out;
output   outpix_val_V_7_out_ap_vld;
output  [7:0] outpix_val_V_6_out;
output   outpix_val_V_6_out_ap_vld;
input  [7:0] p_0_5_0_0_0253494_out_i;
output  [7:0] p_0_5_0_0_0253494_out_o;
output   p_0_5_0_0_0253494_out_o_ap_vld;
input  [7:0] p_0_4_0_0_0251492_out_i;
output  [7:0] p_0_4_0_0_0251492_out_o;
output   p_0_4_0_0_0251492_out_o_ap_vld;
input  [7:0] p_0_3_0_0_0249490_out_i;
output  [7:0] p_0_3_0_0_0249490_out_o;
output   p_0_3_0_0_0249490_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0247488_out_i;
output  [7:0] p_0_2_0_0_0247488_out_o;
output   p_0_2_0_0_0247488_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0245486_out_i;
output  [7:0] p_0_1_0_0_0245486_out_o;
output   p_0_1_0_0_0245486_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0243484_out_i;
output  [7:0] p_0_0_0_0_0243484_out_o;
output   p_0_0_0_0_0243484_out_o_ap_vld;
output  [7:0] hBarSel_1_1;
output   hBarSel_1_1_ap_vld;
output  [7:0] hBarSel_0_1;
output   hBarSel_0_1_ap_vld;
input  [31:0] s;
output  [2:0] hBarSel_1;
output   hBarSel_1_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_1_2;
output   hBarSel_1_2_ap_vld;
output  [2:0] hBarSel_0_2;
output   hBarSel_0_2_ap_vld;
output  [7:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg ovrlayYUV_write;
reg[7:0] hBarSel_0_3_loc_1_out_o;
reg hBarSel_0_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_1_3_loc_1_out_o;
reg hBarSel_1_3_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_1_loc_1_out_o;
reg hBarSel_1_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_1_loc_1_out_o;
reg vBarSel_1_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_2_loc_1_out_o;
reg hBarSel_0_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_1_2_loc_1_out_o;
reg hBarSel_1_2_loc_1_out_o_ap_vld;
reg outpix_val_V_11_out_ap_vld;
reg outpix_val_V_10_out_ap_vld;
reg outpix_val_V_9_out_ap_vld;
reg outpix_val_V_8_out_ap_vld;
reg outpix_val_V_7_out_ap_vld;
reg outpix_val_V_6_out_ap_vld;
reg[7:0] p_0_5_0_0_0253494_out_o;
reg p_0_5_0_0_0253494_out_o_ap_vld;
reg[7:0] p_0_4_0_0_0251492_out_o;
reg p_0_4_0_0_0251492_out_o_ap_vld;
reg[7:0] p_0_3_0_0_0249490_out_o;
reg p_0_3_0_0_0249490_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0247488_out_o;
reg p_0_2_0_0_0247488_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0245486_out_o;
reg p_0_1_0_0_0245486_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0243484_out_o;
reg p_0_0_0_0_0243484_out_o_ap_vld;
reg[7:0] hBarSel_1_1;
reg hBarSel_1_1_ap_vld;
reg[7:0] hBarSel_0_1;
reg hBarSel_0_1_ap_vld;
reg[2:0] hBarSel_1;
reg hBarSel_1_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_1_2;
reg hBarSel_1_2_ap_vld;
reg[2:0] hBarSel_0_2;
reg hBarSel_0_2_ap_vld;
reg[7:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln520_reg_3662;
reg   [0:0] icmp_ln520_reg_3662_pp0_iter1_reg;
reg   [0:0] cmp8_read_reg_3586;
reg    ap_predicate_op357_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1497_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelYuv_y_address1;
reg    tpgBarSelYuv_y_ce1;
wire   [7:0] tpgBarSelYuv_y_q1;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_u_address1;
reg    tpgBarSelYuv_u_ce1;
wire   [7:0] tpgBarSelYuv_u_q1;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [2:0] tpgBarSelYuv_v_address1;
reg    tpgBarSelYuv_v_ce1;
wire   [7:0] tpgBarSelYuv_v_q1;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelRgb_r_address1;
reg    tpgBarSelRgb_r_ce1;
wire   [1:0] tpgBarSelRgb_r_q1;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelRgb_g_address1;
reg    tpgBarSelRgb_g_ce1;
wire   [1:0] tpgBarSelRgb_g_q1;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
reg   [2:0] tpgBarSelRgb_b_address1;
reg    tpgBarSelRgb_b_ce1;
wire   [1:0] tpgBarSelRgb_b_q1;
reg   [10:0] xBar_V_1;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
wire   [5:0] tpgTartanBarArray_address1;
reg    tpgTartanBarArray_ce1;
wire   [2:0] tpgTartanBarArray_q1;
reg   [9:0] xCount_V;
reg   [9:0] xCount_V_1;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V_2;
reg   [9:0] xCount_V_3;
reg   [0:0] vHatch;
reg   [9:0] yCount_V_1;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
wire   [4:0] tpgCheckerBoardArray_address1;
reg    tpgCheckerBoardArray_ce1;
wire   [1:0] tpgCheckerBoardArray_q1;
reg   [9:0] xCount_V_4;
reg   [9:0] xCount_V_5;
reg   [9:0] yCount_V_2;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    ovrlayYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
reg   [7:0] outpix_val_V_56_reg_1361;
reg   [7:0] outpix_val_V_55_reg_1372;
reg   [7:0] outpix_val_V_54_reg_1383;
reg   [7:0] outpix_val_V_53_reg_1394;
reg   [7:0] outpix_val_V_52_reg_1405;
reg   [7:0] outpix_val_V_51_reg_1416;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_3662_pp0_iter2_reg;
reg   [7:0] bckgndId_load_read_reg_3582;
reg   [0:0] cmp4_i276_read_reg_3564;
wire   [7:0] grp_fu_1427_p3;
reg   [0:0] cmp35_i_read_reg_3527;
wire   [0:0] icmp_ln1404_read_read_fu_388_p2;
wire   [0:0] icmp_ln1404_read_reg_3532;
reg   [7:0] outpix_val_V_68_read_reg_3546;
reg   [10:0] ret_V_4_read_reg_3553;
reg   [10:0] barWidth_read_reg_3558;
reg   [0:0] cmp6_i279_read_reg_3577;
wire   [7:0] bckgndId_load_read_read_fu_466_p2;
wire   [0:0] cmp8_read_read_fu_472_p2;
reg   [7:0] pix_val_V_read_reg_3608;
wire   [11:0] zext_ln1328_cast_fu_1455_p1;
reg   [11:0] zext_ln1328_cast_reg_3656;
reg   [0:0] icmp_ln520_reg_3662_pp0_iter3_reg;
wire   [0:0] empty_fu_1503_p2;
reg   [0:0] empty_reg_3666;
reg   [0:0] empty_reg_3666_pp0_iter1_reg;
wire   [0:0] and_ln1404_fu_1769_p2;
reg   [0:0] and_ln1404_reg_3683;
wire   [0:0] icmp_ln1428_fu_1785_p2;
reg   [0:0] icmp_ln1428_reg_3687;
wire   [0:0] icmp_ln1428_1_fu_1807_p2;
reg   [0:0] icmp_ln1428_1_reg_3691;
reg   [0:0] icmp_ln1428_1_reg_3691_pp0_iter1_reg;
wire   [0:0] or_ln691_2_fu_2135_p2;
reg   [0:0] or_ln691_2_reg_3707;
reg   [0:0] or_ln691_2_reg_3707_pp0_iter1_reg;
reg   [0:0] or_ln691_2_reg_3707_pp0_iter2_reg;
reg   [0:0] or_ln691_2_reg_3707_pp0_iter3_reg;
wire   [0:0] or_ln691_6_fu_2177_p2;
reg   [0:0] or_ln691_6_reg_3714;
reg   [0:0] or_ln691_6_reg_3714_pp0_iter1_reg;
reg   [0:0] or_ln691_6_reg_3714_pp0_iter2_reg;
reg   [0:0] or_ln691_6_reg_3714_pp0_iter3_reg;
wire   [0:0] icmp_ln1027_6_fu_2306_p2;
wire   [0:0] icmp_ln1019_1_fu_2312_p2;
wire   [0:0] icmp_ln1027_8_fu_2352_p2;
reg   [0:0] icmp_ln1027_8_reg_3742;
wire   [0:0] icmp_ln1019_2_fu_2358_p2;
reg   [0:0] icmp_ln1019_2_reg_3746;
reg   [0:0] vHatch_load_reg_3826;
wire   [0:0] or_ln1449_fu_2746_p2;
wire   [7:0] select_ln1449_fu_2752_p3;
reg   [7:0] outpix_val_V_26_reg_3967;
reg   [7:0] outpix_val_V_25_reg_3973;
reg   [7:0] outpix_val_V_24_reg_3979;
reg   [7:0] outpix_val_V_23_reg_3985;
reg   [7:0] outpix_val_V_22_reg_3991;
reg   [7:0] outpix_val_V_21_reg_3997;
wire   [7:0] outpix_val_V_27_fu_2906_p3;
wire   [7:0] outpix_val_V_18_fu_2924_p3;
wire   [7:0] outpix_val_V_19_fu_2942_p3;
wire   [7:0] outpix_val_V_20_fu_3104_p4;
wire   [7:0] outpix_val_V_29_fu_3144_p4;
wire   [7:0] outpix_val_V_28_fu_3154_p3;
wire   [7:0] outpix_val_V_64_fu_3173_p3;
wire   [7:0] outpix_val_V_65_fu_3180_p3;
wire   [7:0] outpix_val_V_63_fu_3187_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_5_cast_fu_3194_p1;
wire  signed [7:0] op_assign_22_cast_fu_3198_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_5_cast_fu_3202_p1;
wire   [7:0] select_ln1400_fu_3206_p3;
wire   [7:0] select_ln1449_1_fu_3219_p3;
wire   [7:0] select_ln1449_2_fu_3225_p3;
wire   [7:0] select_ln1449_3_fu_3231_p3;
wire   [7:0] outpix_val_V_61_fu_3251_p3;
wire   [7:0] outpix_val_V_62_fu_3258_p3;
wire   [7:0] outpix_val_V_60_fu_3265_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_4_cast_fu_3272_p1;
wire  signed [7:0] op_assign_19_cast_fu_3276_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_4_cast_fu_3280_p1;
wire   [7:0] outpix_val_V_58_fu_3296_p3;
wire   [7:0] outpix_val_V_59_fu_3303_p3;
wire   [7:0] outpix_val_V_57_fu_3310_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_3_cast_fu_3317_p1;
wire  signed [7:0] op_assign_13_cast_fu_3321_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_3_cast_fu_3325_p1;
reg    ap_condition_exit_pp0_iter4_stage0;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1763_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1763_ap_ce;
reg    ap_predicate_op128_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
reg    ap_block_state6_pp0_stage0_iter5_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937;
wire   [0:0] ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956;
reg   [0:0] ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956;
reg   [0:0] ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956;
reg   [0:0] ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973;
reg   [7:0] ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973;
reg   [7:0] ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973;
reg   [7:0] ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_989;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_989;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_989;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_989;
reg   [7:0] ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011;
reg   [7:0] ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064;
reg   [7:0] ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117;
reg   [7:0] ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185;
reg   [7:0] ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239;
reg   [7:0] ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293;
reg   [7:0] ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4;
wire   [7:0] outpix_val_V_50_fu_3374_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
reg   [7:0] ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4;
wire   [7:0] outpix_val_V_49_fu_3381_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
reg   [7:0] ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4;
wire   [7:0] outpix_val_V_48_fu_3388_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
reg   [7:0] ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4;
wire   [7:0] outpix_val_V_47_fu_3353_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
reg   [7:0] ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4;
wire   [7:0] outpix_val_V_46_fu_3360_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
reg   [7:0] ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4;
wire   [7:0] outpix_val_V_45_fu_3367_p3;
wire   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
wire   [63:0] zext_ln1555_fu_2224_p1;
wire   [63:0] zext_ln1556_fu_2243_p1;
wire   [63:0] zext_ln1374_fu_2424_p1;
wire   [63:0] zext_ln1375_fu_2443_p1;
wire   [63:0] zext_ln1555_1_fu_2718_p1;
wire   [63:0] zext_ln1556_1_fu_2732_p1;
wire   [63:0] zext_ln1374_1_fu_2758_p1;
wire   [63:0] zext_ln1375_1_fu_2768_p1;
wire   [63:0] zext_ln1215_fu_2782_p1;
wire   [63:0] zext_ln1215_1_fu_2796_p1;
wire   [7:0] zext_ln1212_fu_2506_p1;
wire   [7:0] empty_64_fu_2452_p1;
wire   [0:0] icmp_ln1027_fu_2470_p2;
wire   [7:0] zext_ln1212_1_fu_2590_p1;
wire   [0:0] icmp_ln1027_5_fu_2554_p2;
wire   [7:0] zext_ln1348_fu_1883_p1;
wire   [0:0] icmp_ln1336_fu_1837_p2;
wire   [0:0] and_ln1341_fu_1857_p2;
wire   [7:0] zext_ln1367_fu_1965_p1;
wire   [0:0] icmp_ln1027_3_fu_1933_p2;
wire   [7:0] zext_ln1367_1_fu_2047_p1;
wire   [0:0] icmp_ln1027_7_fu_2015_p2;
wire   [7:0] add_ln1530_fu_1551_p2;
wire   [0:0] icmp_ln1518_fu_1515_p2;
wire   [0:0] and_ln1523_fu_1535_p2;
wire   [7:0] zext_ln1548_fu_1635_p1;
wire   [0:0] icmp_ln1027_4_fu_1603_p2;
wire   [7:0] zext_ln1548_1_fu_1717_p1;
wire   [0:0] icmp_ln1027_9_fu_1685_p2;
wire   [7:0] trunc_ln526_fu_2624_p1;
wire   [10:0] sub_ln186_1_fu_2569_p2;
wire   [10:0] add_ln186_1_fu_2559_p2;
wire   [10:0] sub_ln186_fu_2485_p2;
wire   [10:0] add_ln186_fu_2475_p2;
wire   [9:0] sub_ln841_3_fu_2025_p2;
wire   [9:0] add_ln840_6_fu_2063_p2;
wire   [2:0] add_ln1367_1_fu_2041_p2;
wire   [2:0] add_ln1367_fu_1959_p2;
wire   [9:0] sub_ln841_fu_1943_p2;
wire   [9:0] add_ln840_3_fu_1981_p2;
wire   [9:0] add_ln840_fu_1899_p2;
wire   [2:0] add_ln1348_fu_1877_p2;
wire   [9:0] sub_ln841_5_fu_2364_p2;
wire   [9:0] add_ln840_7_fu_2382_p2;
wire   [9:0] sub_ln841_2_fu_2318_p2;
wire   [9:0] add_ln840_5_fu_2336_p2;
wire   [0:0] and_ln1409_fu_2261_p2;
wire   [9:0] add_ln840_2_fu_2266_p2;
wire   [9:0] sub_ln841_4_fu_1695_p2;
wire   [9:0] add_ln840_8_fu_1733_p2;
wire   [2:0] add_ln1548_1_fu_1711_p2;
wire   [2:0] add_ln1548_fu_1629_p2;
wire   [9:0] sub_ln841_1_fu_1613_p2;
wire   [9:0] add_ln840_4_fu_1651_p2;
wire   [9:0] add_ln840_1_fu_1569_p2;
wire   [27:0] ret_V_6_fu_2982_p4;
wire   [27:0] ret_V_7_fu_3030_p4;
wire   [27:0] ret_V_8_fu_3078_p4;
reg   [15:0] x_fu_330;
wire   [15:0] x_3_fu_2183_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_x_2;
reg   [7:0] outpix_val_V_6_fu_334;
reg   [7:0] outpix_val_V_7_fu_338;
reg   [7:0] outpix_val_V_8_fu_342;
reg   [7:0] outpix_val_V_9_fu_346;
reg   [7:0] outpix_val_V_10_fu_350;
reg   [7:0] outpix_val_V_11_fu_354;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] or_ln1518_fu_1509_p2;
wire   [10:0] zext_ln1027_1_fu_1525_p1;
wire   [0:0] icmp_ln1027_2_fu_1529_p2;
wire   [2:0] trunc_ln520_4_fu_1625_p1;
wire   [2:0] trunc_ln520_6_fu_1707_p1;
wire   [16:0] zext_ln507_fu_1781_p1;
wire   [15:0] or_ln1428_fu_1797_p2;
wire   [16:0] zext_ln1428_fu_1803_p1;
wire   [15:0] or_ln1336_fu_1831_p2;
wire   [10:0] zext_ln1027_fu_1847_p1;
wire   [0:0] icmp_ln1027_1_fu_1851_p2;
wire   [2:0] trunc_ln520_1_fu_1873_p1;
wire   [2:0] trunc_ln520_3_fu_1955_p1;
wire   [2:0] trunc_ln520_5_fu_2037_p1;
wire   [0:0] icmp_ln691_1_fu_2111_p2;
wire   [0:0] xor_ln691_fu_2117_p2;
wire   [0:0] icmp_ln691_fu_2105_p2;
wire   [0:0] or_ln691_1_fu_2129_p2;
wire   [0:0] or_ln691_fu_2123_p2;
wire   [15:0] or_ln691_3_fu_2141_p2;
wire   [0:0] icmp_ln691_3_fu_2153_p2;
wire   [0:0] xor_ln691_1_fu_2159_p2;
wire   [0:0] icmp_ln691_2_fu_2147_p2;
wire   [0:0] or_ln691_5_fu_2171_p2;
wire   [0:0] or_ln691_4_fu_2165_p2;
wire   [0:0] trunc_ln1551_fu_2198_p1;
wire   [4:0] trunc_ln1551_1_fu_2214_p1;
wire   [4:0] shl_ln1_fu_2202_p3;
wire   [4:0] tBarSel_fu_2218_p2;
wire   [4:0] trunc_ln1551_2_fu_2233_p1;
wire   [4:0] tBarSel_1_fu_2237_p2;
wire   [10:0] zext_ln1019_fu_2252_p1;
wire   [0:0] icmp_ln1019_fu_2256_p2;
wire   [2:0] trunc_ln1370_fu_2398_p1;
wire   [5:0] shl_ln_fu_2402_p3;
wire   [5:0] trunc_ln1370_1_fu_2414_p1;
wire   [5:0] or_ln1370_fu_2418_p2;
wire   [5:0] trunc_ln1370_2_fu_2433_p1;
wire   [5:0] or_ln1370_1_fu_2437_p2;
wire   [11:0] zext_ln1495_fu_2460_p1;
wire   [11:0] ret_V_fu_2464_p2;
wire   [2:0] trunc_ln520_fu_2496_p1;
wire   [2:0] add_ln1212_fu_2500_p2;
wire   [11:0] zext_ln1495_1_fu_2544_p1;
wire   [11:0] ret_V_5_fu_2548_p2;
wire   [2:0] trunc_ln520_2_fu_2580_p1;
wire   [2:0] add_ln1212_1_fu_2584_p2;
wire  signed [2:0] sext_ln1555_fu_2714_p1;
wire  signed [2:0] sext_ln1556_fu_2728_p1;
wire   [0:0] tmp_3_fu_2838_p3;
wire   [0:0] trunc_ln1499_fu_2834_p1;
wire   [0:0] tmp_15_fu_2860_p3;
wire   [0:0] trunc_ln1499_1_fu_2856_p1;
wire   [0:0] tmp_16_fu_2882_p3;
wire   [0:0] trunc_ln1499_2_fu_2878_p1;
wire   [0:0] xor_ln1498_fu_2846_p2;
wire   [6:0] tmp_4_fu_2896_p4;
wire   [0:0] xor_ln1498_1_fu_2868_p2;
wire   [6:0] tmp_5_fu_2914_p4;
wire   [0:0] xor_ln1498_2_fu_2890_p2;
wire   [6:0] tmp_6_fu_2932_p4;
wire   [0:0] tmp_18_fu_2958_p3;
wire   [0:0] tmp_17_fu_2950_p3;
wire   [0:0] xor_ln1498_3_fu_2976_p2;
wire   [25:0] tmp_7_fu_2966_p4;
wire   [0:0] tmp_20_fu_3006_p3;
wire   [0:0] tmp_19_fu_2998_p3;
wire   [0:0] xor_ln1498_4_fu_3024_p2;
wire   [25:0] tmp_8_fu_3014_p4;
wire   [0:0] tmp_22_fu_3054_p3;
wire   [0:0] tmp_21_fu_3046_p3;
wire   [0:0] xor_ln1498_5_fu_3072_p2;
wire   [25:0] tmp_9_fu_3062_p4;
wire   [5:0] tmp_s_fu_3094_p4;
wire   [5:0] tmp_10_fu_3114_p4;
wire   [5:0] tmp_12_fu_3134_p4;
wire   [7:0] tmp_11_fu_3124_p4;
wire  signed [7:0] op_assign_10_cast_fu_3165_p1;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3161_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3169_p1;
wire   [0:0] or_ln1449_1_fu_3214_p2;
wire  signed [7:0] op_assign_7_cast_fu_3243_p1;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_3239_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_3247_p1;
wire  signed [7:0] op_assign_3_cast_fu_3288_p1;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_3284_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_3292_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_799;
reg    ap_condition_782;
reg    ap_condition_807;
reg    ap_condition_2222;
reg    ap_condition_2228;
reg    ap_condition_2232;
reg    ap_condition_2242;
reg    ap_condition_2246;
reg    ap_condition_2245;
reg    ap_condition_2252;
reg    ap_condition_2256;
reg    ap_condition_2261;
reg    ap_condition_2264;
reg    ap_condition_2267;
reg    ap_condition_2270;
reg    ap_condition_2273;
reg    ap_condition_1986;
reg    ap_condition_2284;
reg    ap_condition_2291;
reg    ap_condition_2297;
reg    ap_condition_2300;
reg    ap_condition_2303;
reg    ap_condition_1957;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 xBar_V = 11'd0;
#0 xBar_V_1 = 11'd0;
#0 xCount_V = 10'd0;
#0 xCount_V_1 = 10'd0;
#0 yCount_V = 10'd0;
#0 xCount_V_2 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_V_1 = 10'd0;
#0 xCount_V_4 = 10'd0;
#0 xCount_V_5 = 10'd0;
#0 yCount_V_2 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 ap_done_reg = 1'b0;
end

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0),
    .address1(tpgBarSelYuv_y_address1),
    .ce1(tpgBarSelYuv_y_ce1),
    .q1(tpgBarSelYuv_y_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0),
    .address1(tpgBarSelYuv_u_address1),
    .ce1(tpgBarSelYuv_u_ce1),
    .q1(tpgBarSelYuv_u_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0),
    .address1(tpgBarSelYuv_v_address1),
    .ce1(tpgBarSelYuv_v_ce1),
    .q1(tpgBarSelYuv_v_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0),
    .address1(tpgBarSelRgb_r_address1),
    .ce1(tpgBarSelRgb_r_ce1),
    .q1(tpgBarSelRgb_r_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0),
    .address1(tpgBarSelRgb_g_address1),
    .ce1(tpgBarSelRgb_g_ce1),
    .q1(tpgBarSelRgb_g_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0),
    .address1(tpgBarSelRgb_b_address1),
    .ce1(tpgBarSelRgb_b_ce1),
    .q1(tpgBarSelRgb_b_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0),
    .address1(tpgTartanBarArray_address1),
    .ce1(tpgTartanBarArray_ce1),
    .q1(tpgTartanBarArray_q1)
);

exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0),
    .address1(tpgCheckerBoardArray_address1),
    .ce1(tpgCheckerBoardArray_ce1),
    .q1(tpgCheckerBoardArray_q1)
);

exdes_v_tpg_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1763_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1763_ap_ce)
);

exdes_v_tpg_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((1'b1 == ap_condition_799)) begin
            ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937 <= ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((1'b1 == ap_condition_807)) begin
            ap_phi_reg_pp0_iter1_hHatch_reg_989 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hHatch_reg_989 <= ap_phi_reg_pp0_iter0_hHatch_reg_989;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239 <= pix_val_V;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185 <= pix_val_V;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064 <= select_ln1161;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011 <= pix_val_V;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((1'b1 == ap_condition_807)) begin
            ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((1'b1 == ap_condition_807)) begin
            ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973 <= outpix_val_V_68;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_1_fu_2312_p2 == 1'd1) & (icmp_ln1027_6_fu_2306_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_6_fu_2306_p2 == 1'd1) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_1_fu_2312_p2 == 1'd0) & (icmp_ln1027_6_fu_2306_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd0) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_8_reg_3742 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_989 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd1) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd1) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_989 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_989 <= ap_phi_reg_pp0_iter2_hHatch_reg_989;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd0) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd1) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_8_reg_3742 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd1) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956 <= or_ln1449_fu_2746_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd0) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_reg_3746 == 1'd1) & (icmp_ln1027_8_reg_3742 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_8_reg_3742 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd0) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (icmp_ln1428_1_reg_3691_pp0_iter1_reg == 1'd1) & (empty_reg_3666_pp0_iter1_reg == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973 <= select_ln1449_fu_2752_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= select_ln1400_fu_3206_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_65_fu_3180_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_62_fu_3258_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_59_fu_3303_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= p_0_0_0_0_0243484_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_27_fu_2906_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_64_fu_3173_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_61_fu_3251_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_58_fu_3296_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= p_0_1_0_0_0245486_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_18_fu_2924_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_63_fu_3187_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_60_fu_3265_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_57_fu_3310_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= p_0_2_0_0_0247488_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_19_fu_2942_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= select_ln1449_3_fu_3231_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_5_cast_fu_3194_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_4_cast_fu_3272_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelYuv_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_3_cast_fu_3317_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= p_0_3_0_0_0249490_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= outpix_val_V_20_fu_3104_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= select_ln1449_2_fu_3225_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_22_cast_fu_3198_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_19_cast_fu_3276_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= grp_fu_1427_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_13_cast_fu_3321_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= p_0_4_0_0_0251492_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= outpix_val_V_28_fu_3154_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd12) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= select_ln1449_1_fu_3219_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_5_cast_fu_3202_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_4_cast_fu_3280_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelYuv_v_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_3_cast_fu_3325_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd0) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= p_0_5_0_0_0253494_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= outpix_val_V_29_fu_3144_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_10_fu_350 <= outpix_val_V_4;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_10_fu_350 <= ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_11_fu_354 <= outpix_val_V_5;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_11_fu_354 <= ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_51_reg_1416 <= ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_51_reg_1416 <= outpix_val_V_45_fu_3367_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_51_reg_1416 <= ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_52_reg_1405 <= ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_52_reg_1405 <= outpix_val_V_46_fu_3360_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_52_reg_1405 <= ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_53_reg_1394 <= ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_53_reg_1394 <= outpix_val_V_47_fu_3353_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_53_reg_1394 <= ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_54_reg_1383 <= ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_54_reg_1383 <= outpix_val_V_48_fu_3388_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_54_reg_1383 <= ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_55_reg_1372 <= ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_55_reg_1372 <= outpix_val_V_49_fu_3381_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_55_reg_1372 <= ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((cmp8_read_reg_3586 == 1'd0) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_56_reg_1361 <= ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48;
        end else if (((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
            outpix_val_V_56_reg_1361 <= outpix_val_V_50_fu_3374_p3;
        end else if (~(icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0)) begin
            outpix_val_V_56_reg_1361 <= ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_6_fu_334 <= outpix_val_V;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_6_fu_334 <= ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_7_fu_338 <= outpix_val_V_1;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_7_fu_338 <= ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_8_fu_342 <= outpix_val_V_2;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_8_fu_342 <= ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_val_V_9_fu_346 <= outpix_val_V_3;
        end else if (((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            outpix_val_V_9_fu_346 <= ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd12)) | ((1'd1 == and_ln1404_reg_3683) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln1409_fu_2261_p2) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (icmp_ln1404_read_reg_3532 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd12)) | ((1'd0 == and_ln1404_reg_3683) & (1'd1 == and_ln1409_fu_2261_p2) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12)))))) begin
        vHatch <= 1'd1;
    end else if (((1'd0 == and_ln1404_reg_3683) & (1'd0 == and_ln1409_fu_2261_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2267)) begin
            xBar_V <= 11'd1;
        end else if ((1'b1 == ap_condition_2264)) begin
            xBar_V <= add_ln186_1_fu_2559_p2;
        end else if ((1'b1 == ap_condition_2261)) begin
            xBar_V <= sub_ln186_1_fu_2569_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2267)) begin
            xBar_V_1 <= 11'd0;
        end else if ((1'b1 == ap_condition_2273)) begin
            xBar_V_1 <= add_ln186_fu_2475_p2;
        end else if ((1'b1 == ap_condition_2270)) begin
            xBar_V_1 <= sub_ln186_fu_2485_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1986)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            xCount_V <= 10'd1;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_7_fu_2015_p2 == 1'd1))) begin
            xCount_V <= add_ln840_6_fu_2063_p2;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_7_fu_2015_p2 == 1'd0))) begin
            xCount_V <= sub_ln841_3_fu_2025_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1986)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            xCount_V_1 <= 10'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_3_fu_1933_p2 == 1'd1))) begin
            xCount_V_1 <= add_ln840_3_fu_1981_p2;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_3_fu_1933_p2 == 1'd0))) begin
            xCount_V_1 <= sub_ln841_fu_1943_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1428_1_fu_1807_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        xCount_V_2 <= 10'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_8_fu_2352_p2 == 1'd1) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_1_reg_3691 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xCount_V_2 <= add_ln840_7_fu_2382_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_fu_2358_p2 == 1'd1) & (icmp_ln1027_8_fu_2352_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_1_reg_3691 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xCount_V_2 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_2_fu_2358_p2 == 1'd0) & (icmp_ln1027_8_fu_2352_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_1_reg_3691 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xCount_V_2 <= sub_ln841_5_fu_2364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2303)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_2300)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_2297)) begin
            xCount_V_3 <= add_ln840_5_fu_2336_p2;
        end else if ((1'b1 == ap_condition_2291)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_2284)) begin
            xCount_V_3 <= sub_ln841_2_fu_2318_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1957)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            xCount_V_4 <= 10'd1;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_9_fu_1685_p2 == 1'd1))) begin
            xCount_V_4 <= add_ln840_8_fu_1733_p2;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_9_fu_1685_p2 == 1'd0))) begin
            xCount_V_4 <= sub_ln841_4_fu_1695_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1957)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            xCount_V_5 <= 10'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_4_fu_1603_p2 == 1'd1))) begin
            xCount_V_5 <= add_ln840_4_fu_1651_p2;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_4_fu_1603_p2 == 1'd0))) begin
            xCount_V_5 <= sub_ln841_1_fu_1613_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln520_fu_1497_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_330 <= x_3_fu_2183_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_330 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1986)) begin
        if ((icmp_ln1336_fu_1837_p2 == 1'd1)) begin
            yCount_V <= 10'd0;
        end else if (((1'd1 == and_ln1341_fu_1857_p2) & (icmp_ln1336_fu_1837_p2 == 1'd0))) begin
            yCount_V <= add_ln840_fu_1899_p2;
        end else if ((1'b1 == ap_condition_2252)) begin
            yCount_V <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln520_fu_1497_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_388_p2 == 1'd1)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'd1 == and_ln1404_fu_1769_p2) & (bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_388_p2 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln1409_fu_2261_p2) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (icmp_ln1404_read_reg_3532 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd12)) | ((1'd0 == and_ln1404_reg_3683) & (1'd1 == and_ln1409_fu_2261_p2) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12)))))) begin
        yCount_V_1 <= 10'd0;
    end else if (((1'd0 == and_ln1404_reg_3683) & (1'd0 == and_ln1409_fu_2261_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (icmp_ln1404_read_reg_3532 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        yCount_V_1 <= add_ln840_2_fu_2266_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1957)) begin
        if ((icmp_ln1518_fu_1515_p2 == 1'd1)) begin
            yCount_V_2 <= 10'd0;
        end else if (((1'd1 == and_ln1523_fu_1535_p2) & (icmp_ln1518_fu_1515_p2 == 1'd0))) begin
            yCount_V_2 <= add_ln840_1_fu_1569_p2;
        end else if ((1'b1 == ap_condition_2256)) begin
            yCount_V_2 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1404_reg_3683 <= and_ln1404_fu_1769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_read_reg_3558 <= barWidth;
        bckgndId_load_read_reg_3582 <= bckgndId_load;
        cmp35_i_read_reg_3527 <= cmp35_i;
        cmp4_i276_read_reg_3564 <= cmp4_i276;
        cmp6_i279_read_reg_3577 <= cmp6_i279;
        cmp8_read_reg_3586 <= cmp8;
        empty_reg_3666 <= empty_fu_1503_p2;
        empty_reg_3666_pp0_iter1_reg <= empty_reg_3666;
        icmp_ln1428_1_reg_3691_pp0_iter1_reg <= icmp_ln1428_1_reg_3691;
        icmp_ln520_reg_3662 <= icmp_ln520_fu_1497_p2;
        icmp_ln520_reg_3662_pp0_iter1_reg <= icmp_ln520_reg_3662;
        or_ln691_2_reg_3707_pp0_iter1_reg <= or_ln691_2_reg_3707;
        or_ln691_6_reg_3714_pp0_iter1_reg <= or_ln691_6_reg_3714;
        outpix_val_V_68_read_reg_3546 <= outpix_val_V_68;
        pix_val_V_read_reg_3608 <= pix_val_V;
        ret_V_4_read_reg_3553 <= ret_V_4;
        zext_ln1328_cast_reg_3656[10 : 0] <= zext_ln1328_cast_fu_1455_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln520_reg_3662_pp0_iter2_reg <= icmp_ln520_reg_3662_pp0_iter1_reg;
        icmp_ln520_reg_3662_pp0_iter3_reg <= icmp_ln520_reg_3662_pp0_iter2_reg;
        or_ln691_2_reg_3707_pp0_iter2_reg <= or_ln691_2_reg_3707_pp0_iter1_reg;
        or_ln691_2_reg_3707_pp0_iter3_reg <= or_ln691_2_reg_3707_pp0_iter2_reg;
        or_ln691_6_reg_3714_pp0_iter2_reg <= or_ln691_6_reg_3714_pp0_iter1_reg;
        or_ln691_6_reg_3714_pp0_iter3_reg <= or_ln691_6_reg_3714_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_989 <= ap_phi_reg_pp0_iter1_hHatch_reg_989;
        ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293;
        ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239;
        ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185;
        ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117;
        ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064;
        ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011;
        ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956;
        ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293;
        ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239;
        ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185;
        ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117;
        ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064;
        ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3582 == 8'd16) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        bSerie_V <= ret_V_8_fu_3078_p4;
        gSerie_V <= ret_V_7_fu_3030_p4;
        rSerie_V <= ret_V_6_fu_2982_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_8_fu_2352_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_1_reg_3691 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_2_reg_3746 <= icmp_ln1019_2_fu_2358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_1_reg_3691 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_8_reg_3742 <= icmp_ln1027_8_fu_2352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1428_1_reg_3691 <= icmp_ln1428_1_fu_1807_p2;
        icmp_ln1428_reg_3687 <= icmp_ln1428_fu_1785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_read_fu_472_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln691_2_reg_3707 <= or_ln691_2_fu_2135_p2;
        or_ln691_6_reg_3714 <= or_ln691_6_fu_2177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter2_reg == 1'd1))) begin
        outpix_val_V_21_reg_3997 <= p_0_5_0_0_0253494_out_i;
        outpix_val_V_22_reg_3991 <= p_0_4_0_0_0251492_out_i;
        outpix_val_V_23_reg_3985 <= p_0_3_0_0_0249490_out_i;
        outpix_val_V_24_reg_3979 <= p_0_2_0_0_0247488_out_i;
        outpix_val_V_25_reg_3973 <= p_0_1_0_0_0245486_out_i;
        outpix_val_V_26_reg_3967 <= p_0_0_0_0_0243484_out_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd12))) begin
        vHatch_load_reg_3826 <= vHatch;
    end
end

always @ (*) begin
    if (((icmp_ln520_fu_1497_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 = outpix_val_V_6_fu_334;
    end else begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 = outpix_val_V_7_fu_338;
    end else begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 = outpix_val_V_8_fu_342;
    end else begin
        ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 = outpix_val_V_9_fu_346;
    end else begin
        ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 = outpix_val_V_10_fu_350;
    end else begin
        ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064;
    end
end

always @ (*) begin
    if ((~(bckgndId_load_read_reg_3582 == 8'd19) & ~(bckgndId_load_read_reg_3582 == 8'd18) & ~(bckgndId_load_read_reg_3582 == 8'd17) & ~(bckgndId_load_read_reg_3582 == 8'd14) & ~(bckgndId_load_read_reg_3582 == 8'd13) & ~(bckgndId_load_read_reg_3582 == 8'd10) & ~(bckgndId_load_read_reg_3582 == 8'd8) & ~(bckgndId_load_read_reg_3582 == 8'd7) & ~(bckgndId_load_read_reg_3582 == 8'd6) & ~(bckgndId_load_read_reg_3582 == 8'd5) & ~(bckgndId_load_read_reg_3582 == 8'd4) & ~(bckgndId_load_read_reg_3582 == 8'd3) & ~(bckgndId_load_read_reg_3582 == 8'd2) & ~(bckgndId_load_read_reg_3582 == 8'd1) & ~(bckgndId_load_read_reg_3582 == 8'd0) & ~(bckgndId_load_read_reg_3582 == 8'd16) & ~(bckgndId_load_read_reg_3582 == 8'd12) & ~(bckgndId_load_read_reg_3582 == 8'd9) & ~(bckgndId_load_read_reg_3582 == 8'd11) & ~(bckgndId_load_read_reg_3582 == 8'd15) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 = outpix_val_V_11_fu_354;
    end else begin
        ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 = ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 = ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 = outpix_val_V_45_fu_3367_p3;
        end else begin
            ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
        end
    end else begin
        ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 = ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 = outpix_val_V_46_fu_3360_p3;
        end else begin
            ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
        end
    end else begin
        ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 = ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 = outpix_val_V_47_fu_3353_p3;
        end else begin
            ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
        end
    end else begin
        ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 = ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 = outpix_val_V_48_fu_3388_p3;
        end else begin
            ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
        end
    end else begin
        ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 = ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 = outpix_val_V_49_fu_3381_p3;
        end else begin
            ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
        end
    end else begin
        ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_3662_pp0_iter3_reg == 1'd1)) begin
        if ((cmp8_read_reg_3586 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 = ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48;
        end else if ((cmp8_read_reg_3586 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 = outpix_val_V_50_fu_3374_p3;
        end else begin
            ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
        end
    end else begin
        ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 = ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_2 = x_fu_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_ap_uint_10_s_fu_1763_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_0 = 3'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_3_fu_1933_p2 == 1'd0))) begin
            hBarSel_0 = add_ln1367_fu_1959_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2228)) begin
        if ((empty_reg_3666 == 1'd1)) begin
            hBarSel_0_1 = empty_64_fu_2452_p1;
        end else if (((empty_reg_3666 == 1'd0) & (icmp_ln1027_fu_2470_p2 == 1'd0))) begin
            hBarSel_0_1 = zext_ln1212_fu_2506_p1;
        end else begin
            hBarSel_0_1 = 'bx;
        end
    end else begin
        hBarSel_0_1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_2470_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        hBarSel_0_1_ap_vld = 1'b1;
    end else begin
        hBarSel_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_0_2 = 3'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_4_fu_1603_p2 == 1'd0))) begin
            hBarSel_0_2 = add_ln1548_fu_1629_p2;
        end else begin
            hBarSel_0_2 = 'bx;
        end
    end else begin
        hBarSel_0_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_4_fu_1603_p2 == 1'd0)))) begin
        hBarSel_0_2_ap_vld = 1'b1;
    end else begin
        hBarSel_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_0_2_loc_1_out_o = 8'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_4_fu_1603_p2 == 1'd0))) begin
            hBarSel_0_2_loc_1_out_o = zext_ln1548_fu_1635_p1;
        end else begin
            hBarSel_0_2_loc_1_out_o = hBarSel_0_2_loc_1_out_i;
        end
    end else begin
        hBarSel_0_2_loc_1_out_o = hBarSel_0_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_4_fu_1603_p2 == 1'd0)))) begin
        hBarSel_0_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2228)) begin
        if ((empty_reg_3666 == 1'd1)) begin
            hBarSel_0_3_loc_1_out_o = empty_64_fu_2452_p1;
        end else if (((empty_reg_3666 == 1'd0) & (icmp_ln1027_fu_2470_p2 == 1'd0))) begin
            hBarSel_0_3_loc_1_out_o = zext_ln1212_fu_2506_p1;
        end else begin
            hBarSel_0_3_loc_1_out_o = hBarSel_0_3_loc_1_out_i;
        end
    end else begin
        hBarSel_0_3_loc_1_out_o = hBarSel_0_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_2470_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        hBarSel_0_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_3_fu_1933_p2 == 1'd0)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_3_fu_1933_p2 == 1'd0))) begin
            hBarSel_0_loc_1_out_o = zext_ln1367_fu_1965_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_3_fu_1933_p2 == 1'd0)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_1 = 3'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_7_fu_2015_p2 == 1'd0))) begin
            hBarSel_1 = add_ln1367_1_fu_2041_p2;
        end else begin
            hBarSel_1 = 'bx;
        end
    end else begin
        hBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2228)) begin
        if ((empty_reg_3666 == 1'd1)) begin
            hBarSel_1_1 = empty_64_fu_2452_p1;
        end else if (((empty_reg_3666 == 1'd0) & (icmp_ln1027_5_fu_2554_p2 == 1'd0))) begin
            hBarSel_1_1 = zext_ln1212_1_fu_2590_p1;
        end else begin
            hBarSel_1_1 = 'bx;
        end
    end else begin
        hBarSel_1_1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_5_fu_2554_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        hBarSel_1_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_1_2 = 3'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_9_fu_1685_p2 == 1'd0))) begin
            hBarSel_1_2 = add_ln1548_1_fu_1711_p2;
        end else begin
            hBarSel_1_2 = 'bx;
        end
    end else begin
        hBarSel_1_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_9_fu_1685_p2 == 1'd0)))) begin
        hBarSel_1_2_ap_vld = 1'b1;
    end else begin
        hBarSel_1_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_1_2_loc_1_out_o = 8'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_9_fu_1685_p2 == 1'd0))) begin
            hBarSel_1_2_loc_1_out_o = zext_ln1548_1_fu_1717_p1;
        end else begin
            hBarSel_1_2_loc_1_out_o = hBarSel_1_2_loc_1_out_i;
        end
    end else begin
        hBarSel_1_2_loc_1_out_o = hBarSel_1_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_9_fu_1685_p2 == 1'd0)))) begin
        hBarSel_1_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_1_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2228)) begin
        if ((empty_reg_3666 == 1'd1)) begin
            hBarSel_1_3_loc_1_out_o = empty_64_fu_2452_p1;
        end else if (((empty_reg_3666 == 1'd0) & (icmp_ln1027_5_fu_2554_p2 == 1'd0))) begin
            hBarSel_1_3_loc_1_out_o = zext_ln1212_1_fu_2590_p1;
        end else begin
            hBarSel_1_3_loc_1_out_o = hBarSel_1_3_loc_1_out_i;
        end
    end else begin
        hBarSel_1_3_loc_1_out_o = hBarSel_1_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_5_fu_2554_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        hBarSel_1_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_1_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_7_fu_2015_p2 == 1'd0)))) begin
        hBarSel_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((empty_fu_1503_p2 == 1'd1)) begin
            hBarSel_1_loc_1_out_o = 8'd0;
        end else if (((empty_fu_1503_p2 == 1'd0) & (icmp_ln1027_7_fu_2015_p2 == 1'd0))) begin
            hBarSel_1_loc_1_out_o = zext_ln1367_1_fu_2047_p1;
        end else begin
            hBarSel_1_loc_1_out_o = hBarSel_1_loc_1_out_i;
        end
    end else begin
        hBarSel_1_loc_1_out_o = hBarSel_1_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_7_fu_2015_p2 == 1'd0)))) begin
        hBarSel_1_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_1_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_10_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_11_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_6_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_7_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_8_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter3_reg == 1'd0))) begin
        outpix_val_V_9_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ovrlayYUV_blk_n = ovrlayYUV_full_n;
    end else begin
        ovrlayYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ovrlayYUV_write = 1'b1;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_0_0_0243484_out_o = trunc_ln526_fu_2624_p1;
    end else begin
        p_0_0_0_0_0243484_out_o = p_0_0_0_0_0243484_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_0_0_0243484_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0243484_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_1_0_0_0245486_out_o = {{srcYUV_dout[15:8]}};
    end else begin
        p_0_1_0_0_0245486_out_o = p_0_1_0_0_0245486_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_1_0_0_0245486_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0245486_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_2_0_0_0247488_out_o = {{srcYUV_dout[23:16]}};
    end else begin
        p_0_2_0_0_0247488_out_o = p_0_2_0_0_0247488_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_2_0_0_0247488_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0247488_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_3_0_0_0249490_out_o = {{srcYUV_dout[31:24]}};
    end else begin
        p_0_3_0_0_0249490_out_o = p_0_3_0_0_0249490_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_3_0_0_0249490_out_o_ap_vld = 1'b1;
    end else begin
        p_0_3_0_0_0249490_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_4_0_0_0251492_out_o = {{srcYUV_dout[39:32]}};
    end else begin
        p_0_4_0_0_0251492_out_o = p_0_4_0_0_0251492_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_4_0_0_0251492_out_o_ap_vld = 1'b1;
    end else begin
        p_0_4_0_0_0251492_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_5_0_0_0253494_out_o = {{srcYUV_dout[47:40]}};
    end else begin
        p_0_5_0_0_0253494_out_o = p_0_5_0_0_0253494_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_5_0_0_0253494_out_o_ap_vld = 1'b1;
    end else begin
        p_0_5_0_0_0253494_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op357_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op357_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_b_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_b_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_b_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelRgb_b_address1 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_b_ce1 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_g_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_g_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_g_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelRgb_g_address1 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_g_ce1 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2242)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelRgb_r_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelRgb_r_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelRgb_r_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelRgb_r_address1 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelRgb_r_ce1 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2246)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2245)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_u_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_u_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_u_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelYuv_u_address1 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp6_i279_read_reg_3577 == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp6_i279_read_reg_3577 == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp6_i279_read_reg_3577 == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_u_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2245)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2245)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_v_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_v_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_v_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelYuv_v_address1 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_v_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2245)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_1_fu_2796_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1375_1_fu_2768_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1556_1_fu_2732_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2245)) begin
        if ((bckgndId_load_read_reg_3582 == 8'd9)) begin
            tpgBarSelYuv_y_address1 = zext_ln1215_fu_2782_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd11)) begin
            tpgBarSelYuv_y_address1 = zext_ln1374_1_fu_2758_p1;
        end else if ((bckgndId_load_read_reg_3582 == 8'd15)) begin
            tpgBarSelYuv_y_address1 = zext_ln1555_1_fu_2718_p1;
        end else begin
            tpgBarSelYuv_y_address1 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tpgBarSelYuv_y_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgCheckerBoardArray_ce1 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgTartanBarArray_ce1 = 1'b1;
    end else begin
        tpgTartanBarArray_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((icmp_ln1336_fu_1837_p2 == 1'd1)) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_2252)) begin
            vBarSel = add_ln1348_fu_1877_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((icmp_ln1518_fu_1515_p2 == 1'd1)) begin
            vBarSel_1 = 8'd0;
        end else if ((1'b1 == ap_condition_2256)) begin
            vBarSel_1 = add_ln1530_fu_1551_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_fu_1515_p2 == 1'd1)) | ((1'd0 == and_ln1523_fu_1535_p2) & (icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_fu_1515_p2 == 1'd0)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2232)) begin
        if ((icmp_ln1518_fu_1515_p2 == 1'd1)) begin
            vBarSel_1_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_2256)) begin
            vBarSel_1_loc_1_out_o = add_ln1530_fu_1551_p2;
        end else begin
            vBarSel_1_loc_1_out_o = vBarSel_1_loc_1_out_i;
        end
    end else begin
        vBarSel_1_loc_1_out_o = vBarSel_1_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_fu_1515_p2 == 1'd1)) | ((1'd0 == and_ln1523_fu_1535_p2) & (icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_fu_1515_p2 == 1'd0)))) begin
        vBarSel_1_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_1_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_fu_1837_p2 == 1'd1)) | ((1'd0 == and_ln1341_fu_1857_p2) & (icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_fu_1837_p2 == 1'd0)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2222)) begin
        if ((icmp_ln1336_fu_1837_p2 == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_2252)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_1883_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_fu_1837_p2 == 1'd1)) | ((1'd0 == and_ln1341_fu_1857_p2) & (icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_fu_1837_p2 == 1'd0)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1212_1_fu_2584_p2 = (trunc_ln520_2_fu_2580_p1 + 3'd1);

assign add_ln1212_fu_2500_p2 = (trunc_ln520_fu_2496_p1 + 3'd1);

assign add_ln1348_fu_1877_p2 = (trunc_ln520_1_fu_1873_p1 + 3'd1);

assign add_ln1367_1_fu_2041_p2 = (trunc_ln520_5_fu_2037_p1 + 3'd1);

assign add_ln1367_fu_1959_p2 = (trunc_ln520_3_fu_1955_p1 + 3'd1);

assign add_ln1530_fu_1551_p2 = (vBarSel_1_loc_1_out_i + 8'd1);

assign add_ln1548_1_fu_1711_p2 = (trunc_ln520_6_fu_1707_p1 + 3'd1);

assign add_ln1548_fu_1629_p2 = (trunc_ln520_4_fu_1625_p1 + 3'd1);

assign add_ln186_1_fu_2559_p2 = (xBar_V + 11'd2);

assign add_ln186_fu_2475_p2 = (xBar_V_1 + 11'd2);

assign add_ln840_1_fu_1569_p2 = (yCount_V_2 + 10'd1);

assign add_ln840_2_fu_2266_p2 = (yCount_V_1 + 10'd1);

assign add_ln840_3_fu_1981_p2 = (xCount_V_1 + 10'd2);

assign add_ln840_4_fu_1651_p2 = (xCount_V_5 + 10'd2);

assign add_ln840_5_fu_2336_p2 = (xCount_V_3 + 10'd2);

assign add_ln840_6_fu_2063_p2 = (xCount_V + 10'd2);

assign add_ln840_7_fu_2382_p2 = (xCount_V_2 + 10'd2);

assign add_ln840_8_fu_1733_p2 = (xCount_V_4 + 10'd2);

assign add_ln840_fu_1899_p2 = (yCount_V + 10'd1);

assign and_ln1341_fu_1857_p2 = (icmp_ln1027_1_fu_1851_p2 & empty_fu_1503_p2);

assign and_ln1404_fu_1769_p2 = (icmp_ln1404_1 & empty_fu_1503_p2);

assign and_ln1409_fu_2261_p2 = (icmp_ln1019_fu_2256_p2 & empty_reg_3666);

assign and_ln1523_fu_1535_p2 = (icmp_ln1027_2_fu_1529_p2 & empty_fu_1503_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = (((ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ovrlayYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call0 = ((ap_predicate_op357_read_state3 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5_ignore_call0 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1957 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1986 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2222 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_466_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2228 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_3662 == 1'd1) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2232 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (bckgndId_load_read_read_fu_466_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2242 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2245 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2246 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1) & (cmp6_i279_read_reg_3577 == 1'd1) & (cmp4_i276_read_reg_3564 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2252 = ((1'd0 == and_ln1341_fu_1857_p2) & (empty_fu_1503_p2 == 1'd1) & (icmp_ln1336_fu_1837_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2256 = ((1'd0 == and_ln1523_fu_1535_p2) & (empty_fu_1503_p2 == 1'd1) & (icmp_ln1518_fu_1515_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2261 = ((icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2554_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2264 = ((icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2554_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2267 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load_read_read_fu_466_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2270 = ((icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_fu_2470_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2273 = ((icmp_ln520_reg_3662 == 1'd1) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_fu_2470_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2284 = ((icmp_ln1019_1_fu_2312_p2 == 1'd0) & (icmp_ln1027_6_fu_2306_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2291 = ((icmp_ln1019_1_fu_2312_p2 == 1'd1) & (icmp_ln1027_6_fu_2306_p2 == 1'd0) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2297 = ((icmp_ln1027_6_fu_2306_p2 == 1'd1) & (icmp_ln520_reg_3662 == 1'd1) & (icmp_ln1428_reg_3687 == 1'd0) & (empty_reg_3666 == 1'd0) & (bckgndId_load_read_reg_3582 == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2300 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (icmp_ln1428_fu_1785_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2303 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_782 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_799 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (icmp_ln1428_fu_1785_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd0) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_condition_807 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (empty_fu_1503_p2 == 1'd1) & (bckgndId_load == 8'd12));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937 = 'bx;

assign ap_phi_reg_pp0_iter0_hHatch_reg_989 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372 = 'bx;

assign ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361 = 'bx;

always @ (*) begin
    ap_predicate_op128_call_state1 = ((icmp_ln520_fu_1497_p2 == 1'd1) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op357_read_state3 = ((cmp8_read_reg_3586 == 1'd1) & (icmp_ln520_reg_3662_pp0_iter1_reg == 1'd1));
end

assign bckgndId_load_read_read_fu_466_p2 = bckgndId_load;

assign cmp8_read_read_fu_472_p2 = cmp8;

assign empty_64_fu_2452_p1 = s[7:0];

assign empty_fu_1503_p2 = ((ap_sig_allocacmp_x_2 == 16'd0) ? 1'b1 : 1'b0);

assign grp_fu_1427_p3 = ((cmp6_i279_read_reg_3577[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : tpgBarSelYuv_v_q0);

assign icmp_ln1019_1_fu_2312_p2 = ((xCount_V_3 == grp_reg_ap_uint_10_s_fu_1763_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_2358_p2 = ((xCount_V_2 == grp_reg_ap_uint_10_s_fu_1763_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2256_p2 = ((ret_V_4_read_reg_3553 == zext_ln1019_fu_2252_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_1851_p2 = (($signed(ret_V_4) > $signed(zext_ln1027_fu_1847_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_1529_p2 = (($signed(ret_V_4) > $signed(zext_ln1027_1_fu_1525_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_1933_p2 = ((xCount_V_1 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_1603_p2 = ((xCount_V_5 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_2554_p2 = ((ret_V_5_fu_2548_p2 < zext_ln1328_cast_reg_3656) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_2306_p2 = ((xCount_V_3 < grp_reg_ap_uint_10_s_fu_1763_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_2015_p2 = ((xCount_V < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1027_8_fu_2352_p2 = ((xCount_V_2 < grp_reg_ap_uint_10_s_fu_1763_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1027_9_fu_1685_p2 = ((xCount_V_4 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_2470_p2 = ((ret_V_fu_2464_p2 < zext_ln1328_cast_reg_3656) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_1837_p2 = ((or_ln1336_fu_1831_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1404_read_read_fu_388_p2 = icmp_ln1404;

assign icmp_ln1404_read_reg_3532 = icmp_ln1404;

assign icmp_ln1428_1_fu_1807_p2 = ((zext_ln1428_fu_1803_p1 == sub40_i) ? 1'b1 : 1'b0);

assign icmp_ln1428_fu_1785_p2 = ((sub40_i == zext_ln507_fu_1781_p1) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_1515_p2 = ((or_ln1518_fu_1509_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1497_p2 = ((ap_sig_allocacmp_x_2 < loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln691_1_fu_2111_p2 = ((ap_sig_allocacmp_x_2 < passthruEndX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_2_fu_2147_p2 = ((or_ln691_3_fu_2141_p2 < passthruStartX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_3_fu_2153_p2 = ((or_ln691_3_fu_2141_p2 < passthruEndX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_fu_2105_p2 = ((ap_sig_allocacmp_x_2 < passthruStartX_load) ? 1'b1 : 1'b0);

assign op_assign_10_cast_fu_3165_p1 = $signed(tpgBarSelRgb_g_q1);

assign op_assign_13_cast_fu_3321_p1 = $signed(tpgBarSelRgb_g_q0);

assign op_assign_19_cast_fu_3276_p1 = $signed(tpgBarSelRgb_g_q0);

assign op_assign_22_cast_fu_3198_p1 = $signed(tpgBarSelRgb_g_q0);

assign op_assign_3_cast_fu_3288_p1 = $signed(tpgBarSelRgb_g_q1);

assign op_assign_7_cast_fu_3243_p1 = $signed(tpgBarSelRgb_g_q1);

assign or_ln1336_fu_1831_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1370_1_fu_2437_p2 = (trunc_ln1370_2_fu_2433_p1 | shl_ln_fu_2402_p3);

assign or_ln1370_fu_2418_p2 = (trunc_ln1370_1_fu_2414_p1 | shl_ln_fu_2402_p3);

assign or_ln1428_fu_1797_p2 = (ap_sig_allocacmp_x_2 | 16'd1);

assign or_ln1449_1_fu_3214_p2 = (vHatch_load_reg_3826 | ap_phi_reg_pp0_iter3_hHatch_reg_989);

assign or_ln1449_fu_2746_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937);

assign or_ln1518_fu_1509_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln691_1_fu_2129_p2 = (icmp_ln691_fu_2105_p2 | cmp68_not);

assign or_ln691_2_fu_2135_p2 = (or_ln691_fu_2123_p2 | or_ln691_1_fu_2129_p2);

assign or_ln691_3_fu_2141_p2 = (ap_sig_allocacmp_x_2 | 16'd1);

assign or_ln691_4_fu_2165_p2 = (xor_ln691_1_fu_2159_p2 | cmp59_not);

assign or_ln691_5_fu_2171_p2 = (icmp_ln691_2_fu_2147_p2 | cmp68_not);

assign or_ln691_6_fu_2177_p2 = (or_ln691_5_fu_2171_p2 | or_ln691_4_fu_2165_p2);

assign or_ln691_fu_2123_p2 = (xor_ln691_fu_2117_p2 | cmp59_not);

assign outpix_val_V_10_out = outpix_val_V_10_fu_350;

assign outpix_val_V_11_out = outpix_val_V_11_fu_354;

assign outpix_val_V_18_fu_2924_p3 = {{xor_ln1498_1_fu_2868_p2}, {tmp_5_fu_2914_p4}};

assign outpix_val_V_19_fu_2942_p3 = {{xor_ln1498_2_fu_2890_p2}, {tmp_6_fu_2932_p4}};

assign outpix_val_V_20_fu_3104_p4 = {{{xor_ln1498_3_fu_2976_p2}, {xor_ln1498_fu_2846_p2}}, {tmp_s_fu_3094_p4}};

assign outpix_val_V_27_fu_2906_p3 = {{xor_ln1498_fu_2846_p2}, {tmp_4_fu_2896_p4}};

assign outpix_val_V_28_fu_3154_p3 = ((cmp35_i_read_reg_3527[0:0] == 1'b1) ? tmp_11_fu_3124_p4 : outpix_val_V_29_fu_3144_p4);

assign outpix_val_V_29_fu_3144_p4 = {{{xor_ln1498_5_fu_3072_p2}, {xor_ln1498_2_fu_2890_p2}}, {tmp_12_fu_3134_p4}};

assign outpix_val_V_45_fu_3367_p3 = ((or_ln691_2_reg_3707_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 : outpix_val_V_26_reg_3967);

assign outpix_val_V_46_fu_3360_p3 = ((or_ln691_2_reg_3707_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 : outpix_val_V_25_reg_3973);

assign outpix_val_V_47_fu_3353_p3 = ((or_ln691_2_reg_3707_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 : outpix_val_V_24_reg_3979);

assign outpix_val_V_48_fu_3388_p3 = ((or_ln691_6_reg_3714_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 : outpix_val_V_23_reg_3985);

assign outpix_val_V_49_fu_3381_p3 = ((or_ln691_6_reg_3714_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 : outpix_val_V_22_reg_3991);

assign outpix_val_V_50_fu_3374_p3 = ((or_ln691_6_reg_3714_pp0_iter3_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 : outpix_val_V_21_reg_3997);

assign outpix_val_V_57_fu_3310_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_b_load_cast_fu_3292_p1 : tpgBarSelYuv_v_q1);

assign outpix_val_V_58_fu_3296_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? op_assign_3_cast_fu_3288_p1 : tpgBarSelYuv_u_q1);

assign outpix_val_V_59_fu_3303_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_3284_p1 : tpgBarSelYuv_y_q1);

assign outpix_val_V_60_fu_3265_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_b_load_1_cast_fu_3247_p1 : tpgBarSelYuv_v_q1);

assign outpix_val_V_61_fu_3251_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? op_assign_7_cast_fu_3243_p1 : tpgBarSelYuv_u_q1);

assign outpix_val_V_62_fu_3258_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_3239_p1 : tpgBarSelYuv_y_q1);

assign outpix_val_V_63_fu_3187_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_b_load_2_cast_fu_3169_p1 : tpgBarSelYuv_v_q1);

assign outpix_val_V_64_fu_3173_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? op_assign_10_cast_fu_3165_p1 : tpgBarSelYuv_u_q1);

assign outpix_val_V_65_fu_3180_p3 = ((cmp4_i276_read_reg_3564[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3161_p1 : tpgBarSelYuv_y_q1);

assign outpix_val_V_6_out = outpix_val_V_6_fu_334;

assign outpix_val_V_7_out = outpix_val_V_7_fu_338;

assign outpix_val_V_8_out = outpix_val_V_8_fu_342;

assign outpix_val_V_9_out = outpix_val_V_9_fu_346;

assign ovrlayYUV_din = {{{{{{outpix_val_V_56_reg_1361}, {outpix_val_V_55_reg_1372}}, {outpix_val_V_54_reg_1383}}, {outpix_val_V_53_reg_1394}}, {outpix_val_V_52_reg_1405}}, {outpix_val_V_51_reg_1416}};

assign ret_V_5_fu_2548_p2 = (zext_ln1495_1_fu_2544_p1 + 12'd2);

assign ret_V_6_fu_2982_p4 = {{{xor_ln1498_3_fu_2976_p2}, {xor_ln1498_fu_2846_p2}}, {tmp_7_fu_2966_p4}};

assign ret_V_7_fu_3030_p4 = {{{xor_ln1498_4_fu_3024_p2}, {xor_ln1498_1_fu_2868_p2}}, {tmp_8_fu_3014_p4}};

assign ret_V_8_fu_3078_p4 = {{{xor_ln1498_5_fu_3072_p2}, {xor_ln1498_2_fu_2890_p2}}, {tmp_9_fu_3062_p4}};

assign ret_V_fu_2464_p2 = (zext_ln1495_fu_2460_p1 + 12'd2);

assign select_ln1400_fu_3206_p3 = ((ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln1449_1_fu_3219_p3 = ((or_ln1449_1_fu_3214_p2[0:0] == 1'b1) ? outpix_val_V_68_read_reg_3546 : pix_val_V_read_reg_3608);

assign select_ln1449_2_fu_3225_p3 = ((or_ln1449_1_fu_3214_p2[0:0] == 1'b1) ? select_ln1458 : select_ln1473);

assign select_ln1449_3_fu_3231_p3 = ((or_ln1449_1_fu_3214_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln1449_fu_2752_p3 = ((or_ln1449_fu_2746_p2[0:0] == 1'b1) ? outpix_val_V_68_read_reg_3546 : pix_val_V_read_reg_3608);

assign sext_ln1555_fu_2714_p1 = $signed(tpgCheckerBoardArray_q1);

assign sext_ln1556_fu_2728_p1 = $signed(tpgCheckerBoardArray_q0);

assign shl_ln1_fu_2202_p3 = {{trunc_ln1551_fu_2198_p1}, {4'd0}};

assign shl_ln_fu_2402_p3 = {{trunc_ln1370_fu_2398_p1}, {3'd0}};

assign sub_ln186_1_fu_2569_p2 = (add_ln186_1_fu_2559_p2 - barWidth_read_reg_3558);

assign sub_ln186_fu_2485_p2 = (add_ln186_fu_2475_p2 - barWidth_read_reg_3558);

assign sub_ln841_1_fu_1613_p2 = (xCount_V_5 - barWidthMinSamples);

assign sub_ln841_2_fu_2318_p2 = (xCount_V_3 - grp_reg_ap_uint_10_s_fu_1763_ap_return);

assign sub_ln841_3_fu_2025_p2 = (xCount_V - barWidthMinSamples);

assign sub_ln841_4_fu_1695_p2 = (xCount_V_4 - barWidthMinSamples);

assign sub_ln841_5_fu_2364_p2 = (xCount_V_2 - grp_reg_ap_uint_10_s_fu_1763_ap_return);

assign sub_ln841_fu_1943_p2 = (xCount_V_1 - barWidthMinSamples);

assign tBarSel_1_fu_2237_p2 = (trunc_ln1551_2_fu_2233_p1 | shl_ln1_fu_2202_p3);

assign tBarSel_fu_2218_p2 = (trunc_ln1551_1_fu_2214_p1 | shl_ln1_fu_2202_p3);

assign tmp_10_fu_3114_p4 = {{gSerie_V[27:22]}};

assign tmp_11_fu_3124_p4 = {{{xor_ln1498_4_fu_3024_p2}, {xor_ln1498_1_fu_2868_p2}}, {tmp_10_fu_3114_p4}};

assign tmp_12_fu_3134_p4 = {{bSerie_V[27:22]}};

assign tmp_15_fu_2860_p3 = gSerie_V[32'd3];

assign tmp_16_fu_2882_p3 = bSerie_V[32'd3];

assign tmp_17_fu_2950_p3 = rSerie_V[32'd4];

assign tmp_18_fu_2958_p3 = rSerie_V[32'd1];

assign tmp_19_fu_2998_p3 = gSerie_V[32'd4];

assign tmp_20_fu_3006_p3 = gSerie_V[32'd1];

assign tmp_21_fu_3046_p3 = bSerie_V[32'd4];

assign tmp_22_fu_3054_p3 = bSerie_V[32'd1];

assign tmp_3_fu_2838_p3 = rSerie_V[32'd3];

assign tmp_4_fu_2896_p4 = {{rSerie_V[27:21]}};

assign tmp_5_fu_2914_p4 = {{gSerie_V[27:21]}};

assign tmp_6_fu_2932_p4 = {{bSerie_V[27:21]}};

assign tmp_7_fu_2966_p4 = {{rSerie_V[27:2]}};

assign tmp_8_fu_3014_p4 = {{gSerie_V[27:2]}};

assign tmp_9_fu_3062_p4 = {{bSerie_V[27:2]}};

assign tmp_s_fu_3094_p4 = {{rSerie_V[27:22]}};

assign tpgBarSelRgb_b_load_1_cast_fu_3247_p1 = $signed(tpgBarSelRgb_b_q1);

assign tpgBarSelRgb_b_load_2_cast_fu_3169_p1 = $signed(tpgBarSelRgb_b_q1);

assign tpgBarSelRgb_b_load_3_cast_fu_3325_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_4_cast_fu_3280_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_5_cast_fu_3202_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_3292_p1 = $signed(tpgBarSelRgb_b_q1);

assign tpgBarSelRgb_r_load_1_cast_fu_3239_p1 = $signed(tpgBarSelRgb_r_q1);

assign tpgBarSelRgb_r_load_2_cast_fu_3161_p1 = $signed(tpgBarSelRgb_r_q1);

assign tpgBarSelRgb_r_load_3_cast_fu_3317_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_4_cast_fu_3272_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_5_cast_fu_3194_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_3284_p1 = $signed(tpgBarSelRgb_r_q1);

assign tpgCheckerBoardArray_address0 = zext_ln1556_fu_2243_p1;

assign tpgCheckerBoardArray_address1 = zext_ln1555_fu_2224_p1;

assign tpgTartanBarArray_address0 = zext_ln1375_fu_2443_p1;

assign tpgTartanBarArray_address1 = zext_ln1374_fu_2424_p1;

assign trunc_ln1370_1_fu_2414_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1370_2_fu_2433_p1 = hBarSel_1_loc_1_out_i[5:0];

assign trunc_ln1370_fu_2398_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1499_1_fu_2856_p1 = gSerie_V[0:0];

assign trunc_ln1499_2_fu_2878_p1 = bSerie_V[0:0];

assign trunc_ln1499_fu_2834_p1 = rSerie_V[0:0];

assign trunc_ln1551_1_fu_2214_p1 = hBarSel_0_2_loc_1_out_i[4:0];

assign trunc_ln1551_2_fu_2233_p1 = hBarSel_1_2_loc_1_out_i[4:0];

assign trunc_ln1551_fu_2198_p1 = vBarSel_1_loc_1_out_i[0:0];

assign trunc_ln520_1_fu_1873_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_2_fu_2580_p1 = hBarSel_1_3_loc_1_out_i[2:0];

assign trunc_ln520_3_fu_1955_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln520_4_fu_1625_p1 = hBarSel_0_2_loc_1_out_i[2:0];

assign trunc_ln520_5_fu_2037_p1 = hBarSel_1_loc_1_out_i[2:0];

assign trunc_ln520_6_fu_1707_p1 = hBarSel_1_2_loc_1_out_i[2:0];

assign trunc_ln520_fu_2496_p1 = hBarSel_0_3_loc_1_out_i[2:0];

assign trunc_ln526_fu_2624_p1 = srcYUV_dout[7:0];

assign x_3_fu_2183_p2 = (ap_sig_allocacmp_x_2 + 16'd2);

assign xor_ln1498_1_fu_2868_p2 = (trunc_ln1499_1_fu_2856_p1 ^ tmp_15_fu_2860_p3);

assign xor_ln1498_2_fu_2890_p2 = (trunc_ln1499_2_fu_2878_p1 ^ tmp_16_fu_2882_p3);

assign xor_ln1498_3_fu_2976_p2 = (tmp_18_fu_2958_p3 ^ tmp_17_fu_2950_p3);

assign xor_ln1498_4_fu_3024_p2 = (tmp_20_fu_3006_p3 ^ tmp_19_fu_2998_p3);

assign xor_ln1498_5_fu_3072_p2 = (tmp_22_fu_3054_p3 ^ tmp_21_fu_3046_p3);

assign xor_ln1498_fu_2846_p2 = (trunc_ln1499_fu_2834_p1 ^ tmp_3_fu_2838_p3);

assign xor_ln691_1_fu_2159_p2 = (icmp_ln691_3_fu_2153_p2 ^ 1'd1);

assign xor_ln691_fu_2117_p2 = (icmp_ln691_1_fu_2111_p2 ^ 1'd1);

assign zext_ln1019_fu_2252_p1 = yCount_V_1;

assign zext_ln1027_1_fu_1525_p1 = yCount_V_2;

assign zext_ln1027_fu_1847_p1 = yCount_V;

assign zext_ln1212_1_fu_2590_p1 = add_ln1212_1_fu_2584_p2;

assign zext_ln1212_fu_2506_p1 = add_ln1212_fu_2500_p2;

assign zext_ln1215_1_fu_2796_p1 = hBarSel_1_3_loc_1_out_i;

assign zext_ln1215_fu_2782_p1 = hBarSel_0_3_loc_1_out_i;

assign zext_ln1328_cast_fu_1455_p1 = zext_ln1328;

assign zext_ln1348_fu_1883_p1 = add_ln1348_fu_1877_p2;

assign zext_ln1367_1_fu_2047_p1 = add_ln1367_1_fu_2041_p2;

assign zext_ln1367_fu_1965_p1 = add_ln1367_fu_1959_p2;

assign zext_ln1374_1_fu_2758_p1 = tpgTartanBarArray_q1;

assign zext_ln1374_fu_2424_p1 = or_ln1370_fu_2418_p2;

assign zext_ln1375_1_fu_2768_p1 = tpgTartanBarArray_q0;

assign zext_ln1375_fu_2443_p1 = or_ln1370_1_fu_2437_p2;

assign zext_ln1428_fu_1803_p1 = or_ln1428_fu_1797_p2;

assign zext_ln1495_1_fu_2544_p1 = xBar_V;

assign zext_ln1495_fu_2460_p1 = xBar_V_1;

assign zext_ln1548_1_fu_1717_p1 = add_ln1548_1_fu_1711_p2;

assign zext_ln1548_fu_1635_p1 = add_ln1548_fu_1629_p2;

assign zext_ln1555_1_fu_2718_p1 = $unsigned(sext_ln1555_fu_2714_p1);

assign zext_ln1555_fu_2224_p1 = tBarSel_fu_2218_p2;

assign zext_ln1556_1_fu_2732_p1 = $unsigned(sext_ln1556_fu_2728_p1);

assign zext_ln1556_fu_2243_p1 = tBarSel_1_fu_2237_p2;

assign zext_ln507_fu_1781_p1 = ap_sig_allocacmp_x_2;

always @ (posedge ap_clk) begin
    zext_ln1328_cast_reg_3656[11] <= 1'b0;
end

endmodule //exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
