{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549856672937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549856672944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 19:44:32 2019 " "Processing started: Sun Feb 10 19:44:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549856672944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856672944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856672944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1549856673575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 6 3 " "Found 6 design units, including 3 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder_subtractor-rtl " "Found design unit 1: unsigned_adder_subtractor-rtl" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eight_bit_button_latch-rtl2 " "Found design unit 2: eight_bit_button_latch-rtl2" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 part1-project_structure " "Found design unit 3: part1-project_structure" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder_subtractor " "Found entity 1: unsigned_adder_subtractor" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""} { "Info" "ISGN_ENTITY_NAME" "2 eight_bit_button_latch " "Found entity 2: eight_bit_button_latch" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""} { "Info" "ISGN_ENTITY_NAME" "3 part1 " "Found entity 3: part1" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856687708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856687708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549856687750 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "carry_in part1.vhd(107) " "VHDL Signal Declaration warning at part1.vhd(107): used explicit default value for signal \"carry_in\" because signal was never assigned a value" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1549856687753 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_button_latch eight_bit_button_latch:LATCH1 " "Elaborating entity \"eight_bit_button_latch\" for hierarchy \"eight_bit_button_latch:LATCH1\"" {  } { { "part1.vhd" "LATCH1" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549856687776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_adder_subtractor unsigned_adder_subtractor:adder_subtractor " "Elaborating entity \"unsigned_adder_subtractor\" for hierarchy \"unsigned_adder_subtractor:adder_subtractor\"" {  } { { "part1.vhd" "adder_subtractor" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549856687793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in part1.vhd(33) " "VHDL Process Statement warning at part1.vhd(33): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687793 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intermediate_sum part1.vhd(34) " "VHDL Process Statement warning at part1.vhd(34): signal \"intermediate_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687793 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intermediate_sum part1.vhd(35) " "VHDL Process Statement warning at part1.vhd(35): signal \"intermediate_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687794 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in part1.vhd(37) " "VHDL Process Statement warning at part1.vhd(37): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687794 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intermediate_sum part1.vhd(38) " "VHDL Process Statement warning at part1.vhd(38): signal \"intermediate_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687794 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intermediate_sum part1.vhd(39) " "VHDL Process Statement warning at part1.vhd(39): signal \"intermediate_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549856687794 "|part1|unsigned_adder_subtractor:adder_subtractor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549856688510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549856688915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549856688915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549856689021 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549856689021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549856689021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549856689021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549856689073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 10 19:44:49 2019 " "Processing ended: Sun Feb 10 19:44:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549856689073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549856689073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549856689073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856689073 ""}
