Metric,Value
design__instance__count,22375
design__instance__area,180189
design__instance_unmapped__count,0
synthesis__check_error__count,64
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4704
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,129
design__max_cap_violation__count__corner:nom_tt_025C_1v80,52
power__internal__total,0.00354742887429893
power__switching__total,0.00920048076659441
power__leakage__total,1.7116340700340515E-7
power__total,0.012748081237077713
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.31215034218739923
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8121503699429756
timing__hold__ws__corner:nom_tt_025C_1v80,0.6725825642355632
timing__setup__ws__corner:nom_tt_025C_1v80,5.955985206943912
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.672583
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,6349
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,129
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3004
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.7351612859891293
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.2351613415002822
timing__hold__ws__corner:nom_ss_100C_1v60,0.1470548169303243
timing__setup__ws__corner:nom_ss_100C_1v60,2.438793236387916
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.582174
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,3000
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,129
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.13760129536385285
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6376013231194293
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3457771944419125
timing__setup__ws__corner:nom_ff_n40C_1v95,7.221963675944098
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.345777
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6774
design__max_fanout_violation__count,129
design__max_cap_violation__count,3029
clock__skew__worst_hold,0.7953355976702635
clock__skew__worst_setup,0.6150191641152816
timing__hold__ws,0.002476241504156842
timing__setup__ws,2.089068532848003
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.333776
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 467.36 552.16
design__core__bbox,2.76 2.72 464.6 549.44
design__io,119
design__die__area,258057
design__core__area,252497
design__instance__count__stdcell,22375
design__instance__area__stdcell,180189
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.713628
design__instance__utilization__stdcell,0.713628
design__instance__count__class:antenna_cell,1635
design__instance__count__class:buffer,845
design__instance__count__class:inverter,512
design__instance__count__class:clock_gate_cell,512
design__instance__count__class:sequential_cell,4352
design__instance__count__class:multi_input_combinational_cell,5385
flow__warnings__count,0
flow__errors__count,0
dffram__suggested__core_width,461.84
dffram__suggested__core_height,546.72
dffram__logic__density,0.63811
design__instance__count__class:fill_cell,5412
design__instance__count__class:tap_cell,9134
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
antenna__violating__nets,35
antenna__violating__pins,45
route__net,7819
route__net__special,2
route__drc_errors__iter:1,11666
route__wirelength__iter:1,572986
route__drc_errors__iter:2,4775
route__wirelength__iter:2,569032
route__drc_errors__iter:3,4301
route__wirelength__iter:3,566133
route__drc_errors__iter:4,125
route__wirelength__iter:4,566299
route__drc_errors__iter:5,6
route__wirelength__iter:5,566181
route__drc_errors__iter:6,0
route__wirelength__iter:6,566173
route__drc_errors,0
route__wirelength,566173
route__vias,66313
route__vias__singlecut,66313
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1359.98
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4396
design__max_fanout_violation__count__corner:min_tt_025C_1v80,129
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.2794147492466859
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.7794147770022622
timing__hold__ws__corner:min_tt_025C_1v80,0.6778942044025007
timing__setup__ws__corner:min_tt_025C_1v80,6.165842233528981
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.677894
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,5897
design__max_fanout_violation__count__corner:min_ss_100C_1v60,129
design__max_cap_violation__count__corner:min_ss_100C_1v60,2826
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.6813938495197008
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.1813939050308537
timing__hold__ws__corner:min_ss_100C_1v60,0.34269499319377755
timing__setup__ws__corner:min_ss_100C_1v60,2.8317216040191853
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.577935
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,2600
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,129
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.11501919187085796
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6150191641152816
timing__hold__ws__corner:min_ff_n40C_1v95,0.35053527739311635
timing__setup__ws__corner:min_ff_n40C_1v95,7.384872034025228
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.350535
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4992
design__max_fanout_violation__count__corner:max_tt_025C_1v80,129
design__max_cap_violation__count__corner:max_tt_025C_1v80,53
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.34952955408224023
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.8495295818378166
timing__hold__ws__corner:max_tt_025C_1v80,0.6582399256417006
timing__setup__ws__corner:max_tt_025C_1v80,5.772654961881046
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.658240
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6774
design__max_fanout_violation__count__corner:max_ss_100C_1v60,129
design__max_cap_violation__count__corner:max_ss_100C_1v60,3029
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.7953355976702635
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.2953356531814164
timing__hold__ws__corner:max_ss_100C_1v60,0.002476241504156842
timing__setup__ws__corner:max_ss_100C_1v60,2.089068532848003
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.568288
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,3316
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,129
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.17382148989935717
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6629794678678688
timing__hold__ws__corner:max_ff_n40C_1v95,0.33377557218398307
timing__setup__ws__corner:max_ff_n40C_1v95,7.069133478676334
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.333776
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79867
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00133199
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00139142
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000182438
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00139142
design_powergrid__voltage__worst,0.00139142
design_powergrid__voltage__worst__net:VPWR,1.79867
design_powergrid__drop__worst,0.00139142
design_powergrid__drop__worst__net:VPWR,0.00133199
design_powergrid__voltage__worst__net:VGND,0.00139142
design_powergrid__drop__worst__net:VGND,0.00139142
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00018799999999999998895154618150371561569045297801494598388671875
ir__drop__worst,0.0013300000000000000190125692967058057547546923160552978515625
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
