// Seed: 1866418426
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_0 = 0;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  xnor primCall (
      id_4, id_21, id_12, id_23, id_13, id_16, id_18, id_10, id_9, id_3, id_6, id_14, id_25
  );
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_23,
      id_6,
      id_4
  );
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
