{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649883401696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649883401702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 16:56:41 2022 " "Processing started: Wed Apr 13 16:56:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649883401702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883401702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off firstquartus -c firstquartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off firstquartus -c firstquartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883401702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649883402385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649883402385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413283 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/decoder7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/top_level_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/top_level_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_final-BHV " "Found design unit 1: top_level_final-BHV" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413292 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_final " "Found entity 1: top_level_final" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-BHV " "Found design unit 1: controller-BHV" {  } { { "../controller.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413297 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-ASYNC_RST " "Found design unit 1: reg2-ASYNC_RST" {  } { { "../reg2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/reg2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413301 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "../reg2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/reg2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/or_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/or_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_ent-OR_arch " "Found design unit 1: OR_ent-OR_arch" {  } { { "../OR_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_ent-OR_beh " "Found design unit 2: OR_ent-OR_beh" {  } { { "../OR_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413305 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_ent " "Found entity 1: OR_ent" {  } { { "../OR_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/and_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/and_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_ent-behav1 " "Found design unit 1: AND_ent-behav1" {  } { { "../AND_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_ent-behav2 " "Found design unit 2: AND_ent-behav2" {  } { { "../AND_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413309 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_ent " "Found entity 1: AND_ent" {  } { { "../AND_ent.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-BHV " "Found design unit 1: mux_4x1-BHV" {  } { { "../mux_4x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413313 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux_4x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_4x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-BHV " "Found design unit 1: alu_control-BHV" {  } { { "../alu_control.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/alu_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413318 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../alu_control.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/alu_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/sl2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sl2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2_2-BHV " "Found design unit 1: sl2_2-BHV" {  } { { "../sl2_2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sl2_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413321 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2_2 " "Found entity 1: sl2_2" {  } { { "../sl2_2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sl2_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-BHV " "Found design unit 1: concat-BHV" {  } { { "../concat.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/concat.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413325 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../concat.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/mainalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mainalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainalu-BHV " "Found design unit 1: mainalu-BHV" {  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413330 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainalu " "Found entity 1: mainalu" {  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-BHV " "Found design unit 1: sl2-BHV" {  } { { "../sl2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sl2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413334 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "../sl2.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-BHV " "Found design unit 1: sign_extend-BHV" {  } { { "../sign_extend.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413338 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../sign_extend.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-async_read " "Found design unit 1: register1-async_read" {  } { { "../register1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/register1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413343 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "../register1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/register1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-behv " "Found design unit 1: reg1-behv" {  } { { "../reg1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/reg1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413347 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "../reg1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/reg1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3x1-BHV " "Found design unit 1: mux_3x1-BHV" {  } { { "../mux_3x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_3x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413352 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "../mux_3x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-BHV " "Found design unit 1: zero_extend-BHV" {  } { { "../zero_extend.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/zero_extend.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413356 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../zero_extend.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-BHV " "Found design unit 1: memory-BHV" {  } { { "../memory.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413360 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-BHV " "Found design unit 1: mux_2x1-BHV" {  } { { "../mux_2x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_2x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413364 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../mux_2x1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-BHV " "Found design unit 1: datapath-BHV" {  } { { "../datapath.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413370 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/dd/lab7/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BHV " "Found design unit 1: PC-BHV" {  } { { "../PC.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413374 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883413374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883413374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_final " "Elaborating entity \"top_level_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649883414324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_controller " "Elaborating entity \"controller\" for hierarchy \"controller:U_controller\"" {  } { { "../top_level_final.vhd" "U_controller" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRIn controller.vhd(141) " "VHDL Process Statement warning at controller.vhd(141): signal \"IRIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/controller.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649883414376 "|top_level|controller:U_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRIn controller.vhd(143) " "VHDL Process Statement warning at controller.vhd(143): signal \"IRIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/controller.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649883414376 "|top_level|controller:U_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRIn controller.vhd(155) " "VHDL Process Statement warning at controller.vhd(155): signal \"IRIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/controller.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649883414376 "|top_level|controller:U_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:U_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:U_datapath\"" {  } { { "../top_level_final.vhd" "U_datapath" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 datapath:U_datapath\|reg1:U_PC " "Elaborating entity \"reg1\" for hierarchy \"datapath:U_datapath\|reg1:U_PC\"" {  } { { "../datapath.vhd" "U_PC" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_datapath\|mux_2x1:U_mux2x1_1 " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_datapath\|mux_2x1:U_mux2x1_1\"" {  } { { "../datapath.vhd" "U_mux2x1_1" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:U_datapath\|memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"datapath:U_datapath\|memory:u_memory\"" {  } { { "../datapath.vhd" "u_memory" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 datapath:U_datapath\|memory:u_memory\|ram1:U_RAM " "Elaborating entity \"ram1\" for hierarchy \"datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\"" {  } { { "../memory.vhd" "U_RAM" { Text "C:/intelFPGA_lite/DD/Lab7/memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gcd.mif " "Parameter \"init_file\" = \"gcd.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883414511 ""}  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649883414511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2r3 " "Found entity 1: altsyncram_f2r3" {  } { { "db/altsyncram_f2r3.tdf" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/db/altsyncram_f2r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883414573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883414573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2r3 datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated " "Elaborating entity \"altsyncram_f2r3\" for hierarchy \"datapath:U_datapath\|memory:u_memory\|ram1:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1 datapath:U_datapath\|memory:u_memory\|mux_3x1:U_MUX3x1 " "Elaborating entity \"mux_3x1\" for hierarchy \"datapath:U_datapath\|memory:u_memory\|mux_3x1:U_MUX3x1\"" {  } { { "../memory.vhd" "U_MUX3x1" { Text "C:/intelFPGA_lite/DD/Lab7/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 datapath:U_datapath\|memory:u_memory\|reg1:U_delay " "Elaborating entity \"reg1\" for hierarchy \"datapath:U_datapath\|memory:u_memory\|reg1:U_delay\"" {  } { { "../memory.vhd" "U_delay" { Text "C:/intelFPGA_lite/DD/Lab7/memory.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend datapath:U_datapath\|zero_extend:U_zeroExtend " "Elaborating entity \"zero_extend\" for hierarchy \"datapath:U_datapath\|zero_extend:U_zeroExtend\"" {  } { { "../datapath.vhd" "U_zeroExtend" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 datapath:U_datapath\|reg2:U_MSRreg " "Elaborating entity \"reg2\" for hierarchy \"datapath:U_datapath\|reg2:U_MSRreg\"" {  } { { "../datapath.vhd" "U_MSRreg" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:U_datapath\|mux_2x1:U_mux2x1_2 " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:U_datapath\|mux_2x1:U_mux2x1_2\"" {  } { { "../datapath.vhd" "U_mux2x1_2" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 datapath:U_datapath\|register1:U_REGFILE " "Elaborating entity \"register1\" for hierarchy \"datapath:U_datapath\|register1:U_REGFILE\"" {  } { { "../datapath.vhd" "U_REGFILE" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:U_datapath\|mux_4x1:U_MUX3x1_1 " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:U_datapath\|mux_4x1:U_MUX3x1_1\"" {  } { { "../datapath.vhd" "U_MUX3x1_1" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:U_datapath\|sl2:U_SL2_1 " "Elaborating entity \"sl2\" for hierarchy \"datapath:U_datapath\|sl2:U_SL2_1\"" {  } { { "../datapath.vhd" "U_SL2_1" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:U_datapath\|sign_extend:U_SExtend " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:U_datapath\|sign_extend:U_SExtend\"" {  } { { "../datapath.vhd" "U_SExtend" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainalu datapath:U_datapath\|mainalu:U_mainALU " "Elaborating entity \"mainalu\" for hierarchy \"datapath:U_datapath\|mainalu:U_mainALU\"" {  } { { "../datapath.vhd" "U_mainALU" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414655 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift mainalu.vhd(44) " "VHDL Process Statement warning at mainalu.vhd(44): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649883414658 "|datapath|mainalu:U_mainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2_2 datapath:U_datapath\|sl2_2:U_SL2_2 " "Elaborating entity \"sl2_2\" for hierarchy \"datapath:U_datapath\|sl2_2:U_SL2_2\"" {  } { { "../datapath.vhd" "U_SL2_2" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat datapath:U_datapath\|concat:U_cat " "Elaborating entity \"concat\" for hierarchy \"datapath:U_datapath\|concat:U_cat\"" {  } { { "../datapath.vhd" "U_cat" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control datapath:U_datapath\|alu_control:U_ALUctrl " "Elaborating entity \"alu_control\" for hierarchy \"datapath:U_datapath\|alu_control:U_ALUctrl\"" {  } { { "../datapath.vhd" "U_ALUctrl" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414677 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR20 alu_control.vhd(146) " "VHDL Process Statement warning at alu_control.vhd(146): signal \"IR20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu_control.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/alu_control.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649883414679 "|datapath|alu_control:U_ALUctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_ent datapath:U_datapath\|AND_ent:U_ANDent " "Elaborating entity \"AND_ent\" for hierarchy \"datapath:U_datapath\|AND_ent:U_ANDent\"" {  } { { "../datapath.vhd" "U_ANDent" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_ent datapath:U_datapath\|OR_ent:U_ORent " "Elaborating entity \"OR_ent\" for hierarchy \"datapath:U_datapath\|OR_ent:U_ORent\"" {  } { { "../datapath.vhd" "U_ORent" { Text "C:/intelFPGA_lite/DD/Lab7/datapath.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "../top_level_final.vhd" "U_LED5" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883414700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_datapath\|mainalu:U_mainALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_datapath\|mainalu:U_mainALU\|Mult1\"" {  } { { "../mainalu.vhd" "Mult1" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649883419177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_datapath\|mainalu:U_mainALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_datapath\|mainalu:U_mainALU\|Mult0\"" {  } { { "../mainalu.vhd" "Mult0" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649883419177 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649883419177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult1\"" {  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883419252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult1 " "Instantiated megafunction \"datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419252 ""}  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649883419252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883419306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883419306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult0\"" {  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883419326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:U_datapath\|mainalu:U_mainALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649883419326 ""}  } { { "../mainalu.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/mainalu.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649883419326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649883419380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883419380 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1649883420181 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1649883420181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "../top_level_final.vhd" "" { Text "C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649883422785 "|top_level_final|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649883422785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649883423000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649883431204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649883431204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4326 " "Implemented 4326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649883431507 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649883431507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4217 " "Implemented 4217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649883431507 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649883431507 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649883431507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649883431507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649883431529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 16:57:11 2022 " "Processing ended: Wed Apr 13 16:57:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649883431529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649883431529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649883431529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649883431529 ""}
