`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Tsinghua University
// Engineer: Bingjian Huang
//
// Create Date: 2018/11/24 22:42:49
// Design Name:
// Module Name: uart
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


module uart(
    // (*MARK_DEBUG="TRUE"*)input wire clk_50M,
    // (*MARK_DEBUG="TRUE"*)input wire rxd,
    // (*MARK_DEBUG="TRUE"*)output wire txd,
    // (*MARK_DEBUG="TRUE"*)output wire ext_uart_ready,
    // (*MARK_DEBUG="TRUE"*)output wire ext_uart_busy,
    // (*MARK_DEBUG="TRUE"*)input wire[7:0] input_data,
    // (*MARK_DEBUG="TRUE"*)output reg[7:0] output_data,
    // (*MARK_DEBUG="TRUE"*)input wire write_or_read,//write = 1, read = 0
    // (*MARK_DEBUG="TRUE"*)input wire enable,
    // (*MARK_DEBUG="TRUE"*)output reg write_finished,
    // (*MARK_DEBUG="TRUE"*)output reg read_finished
    input wire clk_50M,
    input wire rxd,
    output wire txd,
    (*MARK_DEBUG="TRUE"*)output wire ext_uart_ready,
    (*MARK_DEBUG="TRUE"*)output wire ext_uart_busy,
    input wire[7:0] input_data,
    output reg[7:0] output_data,
    input wire write_or_read,//write = 1, read = 0
    input wire enable,
    output reg write_finished,
    output reg read_finished
    );

//ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
(*MARK_DEBUG="TRUE"*) wire [7:0] ext_uart_rx;
(*MARK_DEBUG="TRUE"*) reg  [7:0] ext_uart_tx;
reg ext_uart_start;
reg ext_uart_clear;

async_receiver #(.ClkFrequency(50000000),.Baud(9600)) //æ¥æ”¶æ¨¡å—ï¼?9600æ— æ£€éªŒä½
    ext_uart_r(
        .clk(clk_50M),                       //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .RxD(rxd),                           //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
        .RxD_data_ready(ext_uart_ready),  //æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?
        .RxD_clear(ext_uart_clear),       //æ¸…é™¤æ¥æ”¶æ ‡å¿—
        .RxD_data(ext_uart_rx)             //æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®
    );

async_transmitter #(.ClkFrequency(50000000),.Baud(9600)) //å‘é?æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
    ext_uart_t(
        .clk(clk_50M),                  //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .TxD(txd),                      //ä¸²è¡Œä¿¡å·è¾“å‡º
        .TxD_busy(ext_uart_busy),       //å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤?
        .TxD_start(ext_uart_start),    //å¼?å§‹å‘é€ä¿¡å?
        .TxD_data(ext_uart_tx)        //å¾…å‘é€çš„æ•°æ®
    );

always @(posedge clk_50M) begin
    if(enable) begin
        if(write_or_read) begin
            if(~ext_uart_busy) begin
                if(~ext_uart_start) begin
                    if(~write_finished) begin
                        ext_uart_tx <= input_data;
                        ext_uart_start <= 1'b1;
                        write_finished <= 1'b0;
                    end
                end
            end
            else begin
                ext_uart_start <= 1'b0;
                write_finished <= 1'b1;
            end
        end
        else begin
            if(ext_uart_ready) begin
                output_data <= ext_uart_rx;
                read_finished <= 1'b1;
                ext_uart_clear <= 1'b1;
            end
        end
    end
    else begin
        write_finished <= 1'b0;
        read_finished <= 1'b0;
        ext_uart_start <= 1'b0;
        ext_uart_clear <= 1'b0;
        output_data <= 8'h00;
    end
end

endmodule
