$include "./other_non_det.sail"

/*! <p> 
 In 64-bit mode, a 64-bit instruction pointer is read from the full RIP. 
 Since, in the model, this is a 48-bit signed integer, 
 this function returns a 48-bit signed integer. 
 </p> 
 <p> 
 In 32-bit mode, a 32-bit or 16-bit instruction pointer is read from 
 EIP ( i.e. the low 32 bits of RIP ) 
 or IP ( i.e. the low 16 bits of RIP ) , 
 based on the CS.D bit, 
 i.e. the D bit of the current code segment descriptor. 
 Either way, this function returns an unsigned 32-bit or 16-bit integer, 
 which is also a signed 48-bit integer. 
 </p> 
 <p> 
 See AMD manual, Oct ' 13, Vol. 1, Sec. 2.2.4 and Sec. 2.5. 
 AMD manual, Apr ' 16, Vol. 2, Sec 4.7.2., 
 and Intel manual, Mar ' 17, Vol. 1, Sec. 3.6. 
 </p> 
 <p> 
 In 32-bit mode, the address-size override prefix ( if present ) 
 should not affect the instruction pointer size. 
 It does not seem to make sense 
 to change the instruction pointer size on a per-instruction basis. 
 </p> */
val read_iptr : proc_mode -> sbits(64)

function read_iptr proc_mode = {
    let iptr : sbits(64) = read_rip();
    if in_64bit_mode(proc_mode) then {
        iptr
    } else if in_compatibility_mode(proc_mode) then {
        let cs_attr : bits(16) = seg_hidden_attrs[1];
        let cs_d : bits(1) = Mk_code_segment_descriptor_attributesbits(cs_attr)[d];
        if cs_d == 0b1 then {
            sail_zero_extend(truncate(iptr, 32), 64)
        } else {
            sail_zero_extend(sail_zero_extend(truncate(iptr, 16), 32), 64)
        }
    } else 0x0000000000000000
}

/*! Add a specified amount to an instruction pointer.
<p> 
 The amount may be positive ( increment ) or negative ( decrement ) . 
 This just calculates the new instruction pointer value, 
 without storing it into the register RIP, EIP, or IP. 
 The starting value is the result of @ ( tsee read-*ip ) 
 or a previous invocation of @ ( tsee add-to-*ip ) . 
 </p> 
 <p> 
 In 64-bit mode, we check whether the result is a canonical address; 
 in 32-bit mode, we check whether the result is within the segment limit. 
 If these checks are not satisfied, 
 this function returns an error flag ( and 0 as incremented address ) , 
 which causes the x86 model to stop execution with an error. 
 It is not clear whether these checks should be performed 
 when the instruction pointer is incremented 
 or when an instruction byte is eventually accessed; 
 the Intel and AMD manuals seem unclear in this respect. 
 But since the failure of these checks stops execution with an error, 
 and it is in a way always ` ` safe ' ' to stop execution with an error 
 ( in the sense that the model provides no guarantees when this happens ) , 
 for now we choose to perform these checks here. 
 </p> 
 <p> 
 Note that a code segment is never expand-down, 
 so the valid effective addresses are always between 0 and the segment limit 
 ( cf. @ ( tsee segment-base-and-bounds ) ) . 
 </p> */
val add_to_iptr : (proc_mode, sbits(64), sbits(64)) -> sbits(64)

function add_to_iptr (proc_mode, iptr, delta) = {
    let iptr_plus_delta : sbits(65) = bits_of_int(signed(iptr) + signed(delta), 65);
    if in_64bit_mode(proc_mode) then {
        if canonical_address_p(signed(iptr_plus_delta)) then {
            truncate(iptr_plus_delta, 64)
        } else {
            x86_model_error(":NON-CANONICAL-INSTRUCTION-POINTER")
        }
    } else if in_compatibility_mode(proc_mode) then {
        let cs_limit : bits(32) = loghead(32, seg_hidden_limits[1]);
        if 0 <= signed(iptr_plus_delta) & signed(iptr_plus_delta) <= unsigned(cs_limit) then {
            truncate(sail_zero_extend(truncate(iptr_plus_delta, 32), 65), 64)
        } else {
            x86_model_error(":OUT-OF-SEGMENT-INSTRUCTION-POINTER")
        }
    } else {
        x86_model_error(":UNIMPLEMENTED-PROC-MODE")
    }
}

/*! Write an instruction pointer into the register RIP, EIP, or IP.
<p> 
 In 64-bit mode, a 64-bit instruction pointer is written into the full RIP. 
 Since, in the model, this is a 48-bit signed integer, 
 this function consumes a 48-bit signed integer. 
 </p> 
 <p> 
 In 32-bit mode, the instruction pointer is 32 or 16 bits 
 based on the CS.D bit, i.e. the D bit of the current code segment descriptor. 
 In these cases, the argument to this function should be 
 a 32-bit or 16-bit unsigned integer, which is also a 48-bit signed integer. 
 </p> 
 <p> 
 See AMD manual, Oct ' 13, Vol. 1, Sec. 2.2.4 and Sec. 2.5. 
 AMD manual, Apr ' 16, Vol. 2, Sec 4.7.2., 
 and Intel manual, Mar ' 17, Vol. 1, Sec. 3.6. 
 </p> 
 <p> 
 According to Intel manual, Mar ' 17, Vol. 1, Table 3-1, 
 it seems that 
 when writing a 32-bit instruction pointer ( EIP ) 
 the high 32 bits of RIP should be set to 0, 
 and when writing a 16-bit instruction pointer ( IP ) 
 the high 48 bits of RIP should be left unmodified; 
 since in our model the RIP is 48 bits, 
 the above applies to the high 16 and 32 bits, respectively. 
 The pseudocode for the JMP instruction in Intel manual, Mar ' 17, Vol. 2 
 shows an assignment @ ( ' EIP <- tempEIP AND 0000FFFFh ' ) for the 16-bit case, 
 which seems to imply that 
 the high 32 ( or 16, in our model ) bits are left unmodified 
 and the high 16 bits of EIP are set to 0, 
 which would contradict Table 3-1; 
 the pseudocode for some other instructions 
 that directly write the instruction pointer ( e.g. RET and Jcc ) 
 show similar assignments. 
 However, it is possible that this assignment has a typo and should be 
 @ ( ' IP <- tempEIP AND 0000FFFFh ' ) instead, 
 which would be consistent with Table 3-1. 
 But we also note that the pseudocode for the JMP instruction 
 shows an assignment @ ( ' EIP <- tempEIP ' ) for the 32-bit case, 
 which seems to imply that 
 the high 32 ( or 16, in our model ) bits are left unmodified, 
 which would contradict Table 3-1. 
 The AMD manuals do not show pseudocode for these instructions, 
 and AMD manual, Oct ' 13, Vol. 1, Fig. 2-10 
 ( which is somewhat analogous to Intel ' s Table 3-1 ) 
 shows the high bits simply grayed out; 
 so the AMD manuals do not provide disambiguation help. 
 It is also possible that Table 3-1 has a typo and should say 
 that a 16-bit instruction pointer is zero-extended, 
 but that is not quite consistent with the pseudocode assignments to EIP, 
 which seem to imply that the high bits are untouched. 
 Table 3-1 is under a section titled 
 ` Address Calculation in 64-Bit Mode ' , 
 which may suggest that the table may not apply to 32-bit mode, 
 but then it is not clear how it would just apply to 64-bit mode. 
 For now, we decide to have this function follow Intel ' s Table 3-1, 
 but we may revise that if we manage to resolve these ambiguities. 
 We also note that Intel ' s Table 3-1 is consistent with the way in which 
 32-bit and 16-bit values are written to general-purpose registers 
 ( even though RIP/EIP/IP is not a general-purpose register ) ; 
 see @ ( tsee wr32 ) and @ ( tsee wr16 ) . 
 </p> 
 <p> 
 This function should be always called 
 with an instruction pointer of the right type 
 ( 48-bit signed, 32-bit unsigned, or 16-bit unsigned ) 
 based on the mode and code segment. 
 We may add a guard to ensure that in the future, 
 but for now in the code below 
 we coerce the instruction pointer to 32 and 16 bits as appropriate, 
 to verify guards; 
 these coercions are expected not to change 
 the argument instruction pointer. 
 </p> */
val write_iptr : (proc_mode, sbits(64)) -> unit

function write_iptr (proc_mode, iptr) = {
    if in_64bit_mode(proc_mode) then {
        write_rip(iptr)
    } else if in_compatibility_mode(proc_mode) then {
        let cs_attr : bits(16) = seg_hidden_attrs[1];
        let cs_d : bits(1) = Mk_code_segment_descriptor_attributesbits(cs_attr)[d];
        if cs_d == 0b1 then {
            write_rip(sail_zero_extend(truncate(iptr, 32), 64))
        } else {
            let rip_var : sbits(64) = read_rip();
            let rip_new : sbits(64) = changeSlice(rip_var, 0, 16, truncate(iptr, 16));
            write_rip(rip_new)
        }
    } else ()
}

/*! <p> 
 In 64-bit mode, a 64-bit stack pointer is read from the full RSP. 
 Since, in the model, this is a 64-bit signed integer, 
 this function returns a 64-bit signed integer. 
 </p> 
 <p> 
 In 32-bit mode, a 32-bit or 16-bit stack pointer is read from 
 ESP ( i.e. the low 32 bits of RSP ) 
 or SP ( i.e. the low 16 bits of RSP ) , 
 based on the SS.B bit, 
 i.e. the B bit of the current stack segment register. 
 Either way, this function returns an unsigned 32-bit or 16-bit integer, 
 which is also a signed 64-bit integer. 
 </p> 
 <p> 
 See Intel manual, Mar ' 17, Vol. 1, Sec. 6.2.3 and Sec. 6.2.5, 
 and AMD manual, Apr ' 16, Vol. 2, Sec 2.4.5 and Sec. 4.7.3. 
 The actual size of the value returned by this function 
 is @ ( ' StackAddrSize ' ) , 
 introduced in Intel manual, Mar ' 17, Vol. 2, Sec. 3.1.1.9. 
 </p> 
 <p> 
 In 32-bit mode, the address-size override prefix ( if present ) 
 should not affect the stack address size. 
 It does not seem to make sense 
 to change the stack address size on a per-instruction basis. 
 </p> */
val read_sptr : proc_mode -> sbits(64)

function read_sptr proc_mode = {
    let sptr : sbits(64) = rgfi(4);
    if in_64bit_mode(proc_mode) then {
        sptr
    } else if in_compatibility_mode(proc_mode) then {
        let ss_attr : bits(16) = seg_hidden_attrs[2];
        let ss_b : bits(1) = Mk_data_segment_descriptor_attributesbits(ss_attr)[d_b];
        if ss_b == 0b1 then {
            sail_zero_extend(truncate(sptr, 32), 64)
        } else {
            sail_zero_extend(sail_zero_extend(truncate(sptr, 16), 32), 64)
        }
    } else 0x0000000000000000
}

/*! Add a specified amount to a stack pointer.
<p> 
 The amount may be positive ( increment ) or negative ( decrement ) . 
 This just calculates the new stack pointer value, 
 without storing it into the register RSP, ESP, or SP. 
 The starting value is the result of @ ( tsee read-*sp ) 
 or a previous invocation of @ ( tsee add-to-*sp ) . 
 </p> 
 <p> 
 The increment or decrement is modular: 
 64 bits in 64-bit mode, 
 and either 32 or 16 bits in 32-bit mode ( depending on the SS.B bit ) . 
 Since our model uses signed 64-bit addresses, we use @ ( tsee i64 ) for them, 
 while we use @ ( tsee n32 ) or @ ( tsee n16 ) for 32-bit and 16-bit addresses. 
 </p> 
 <p> 
 In 64-bit mode, we check whether the result is a canonical address; 
 in 32-bit mode, we check whether the result is within the segment limit. 
 If these checks are not satisfied, 
 this function returns an error flag ( and 0 as new pointer ) , 
 which causes the x86 model to stop execution with an error. 
 It is not clear whether these checks should be performed 
 when the stack pointer is updated, 
 or when the stack is eventually accessed through the updated pointer; 
 the Intel and AMD manuals seem unclear in this respect. 
 But since the failure of these checks stops execution with an error, 
 and it is in a way always ` ` safe ' ' to stop execution with an error 
 ( in the sense that the model provides no guarantees when this happens ) , 
 for now we choose to perform these checks here. 
 </p> 
 <p> 
 Note that a stack segment may be expand-down or expand-up 
 ( see Intel manual, Mar ' 17, Vol. 3, Sec. 3.4.5.1 ) , 
 so the checks need to cover these two cases. 
 See @ ( tsee segment-base-and-bounds ) and @ ( tsee ea-to-la ) . 
 </p> */
val add_to_sptr : (proc_mode, sbits(64), sbits(64)) -> sbits(64)

function add_to_sptr (proc_mode, sptr, delta) = {
    let sptr_plus_delta : sbits(65) = bits_of_int(signed(sptr) + signed(delta), 65);
    if in_64bit_mode(proc_mode) then {
        let sptr_plus_delta : sbits(64) = truncate(sptr_plus_delta, 64);
        if canonical_address_p(signed(sptr_plus_delta)) then {
            sptr_plus_delta
        } else {
            x86_model_error(":NON-CANONICAL-STACK-ADDRESS")
        }
    } else if in_compatibility_mode(proc_mode) then {
        let ss_limit : bits(32) = seg_hidden_limits[2];
        let ss_attr : bits(16) = seg_hidden_attrs[2];
        let ss_b : bits(1) = Mk_data_segment_descriptor_attributesbits(ss_attr)[d_b];
        let ss_e : bits(1) = Mk_data_segment_descriptor_attributesbits(ss_attr)[e];
        let ss_lower : int = {
            if ss_e == 0b1 then {
                1 + unsigned(ss_limit)
            } else 0
        };
        let ss_upper : bits(32) = {
            if ss_e == 0b1 then {
                if ss_b == 0b1 then 0xffffffff else 0x0000ffff
            } else {
                ss_limit
            }
        };
        let sptr_plus_delta : bits(32) = {
            if ss_b == 0b1 then {
                truncate(sptr_plus_delta, 32)
            } else {
                sail_zero_extend(truncate(sptr_plus_delta, 16), 32)
            }
        };
        if not_bool(ss_lower <= unsigned(sptr_plus_delta) & unsigned(sptr_plus_delta) <= unsigned(ss_upper)) then x86_model_error(":OUT-OF-SEGMENT-STACK-ADDRESS");
        sail_zero_extend(sptr_plus_delta, 64)
    } else {
        x86_model_error(":UNIMPLEMENTED-PROC-MODE")
    }
}

/*! Write a stack pointer into the register RSP, ESP, or SP.
<p> 
 In 64-bit mode, a 64-bit stack pointer is written into the full RSP. 
 Since, in the model, this is a 64-bit signed integer, 
 this function consumes a 64-bit signed integer. 
 </p> 
 <p> 
 In 32-bit mode, the stack pointer is 32 or 16 bits based on the SS.B bit, 
 i.e. the B bit of the current stack segment descriptor. 
 In these cases, the argument to this function should be 
 a 32-bit or 16-bit unsigned integer, which is also a 64-bit signed integer. 
 </p> 
 <p> 
 See Intel manual, Mar ' 17, Vol. 1, Sec. 6.2.3 and Sec. 6.2.5, 
 and AMD manual, Apr ' 16, Vol. 2, Sec 2.4.5 and Sec. 4.7.3. 
 The actual size of the value consumed by this function 
 should be @ ( ' StackAddrSize ' ) , 
 introduced in Intel manual, Mar ' 17, Vol. 2, Sec. 3.1.1.9. 
 </p> 
 <p> 
 The pseudocode of stack instructions like PUSH 
 in Intel manual, Mar ' 17, Vol. 2 
 show assignments of the form 
 @ ( ' RSP <- ... ' ) , @ ( ' ESP <- ... ' ) , and @ ( ' SP <- ... ' ) 
 based on the stack address size. 
 This may suggests that 
 when the stack address size is 32 
 the assignment to ESP leaves the high 32 bits of RSP unchanged, 
 and when the stack address size is 16 
 the assignment to SP leaves the high 48 bits of RSP unchanged. 
 However, 
 as explained in the documentation of @ ( tsee wr32 ) and @ ( tsee wr16 ) , 
 normally writing to the low 32 bits of a general-purpose register 
 ( which RSP/ESP/SP is ) zeros the high 32 bits, 
 while writing the low 16 bits leaves the high 48 bits unchanged. 
 Thus, we follow this requirement also when writing RSP/ESP/SP implicitly, 
 via stack manipulation instructions like PUSH that use 
 this @ ( tsee write-*sp ) function to update the stack pointer register. 
 </p> 
 <p> 
 This function should be always called 
 with a stack pointer of the right type 
 ( 64-bit signed, 32-bit unsigned, or 16-bit unsigned ) 
 based on the stack address size. 
 We may add a guard to ensure that in the future, 
 but for now in the code below 
 we coerce the stack pointer to 32 and 16 bits as appropriate, 
 to verify guards; 
 these coercions are expected not to change the argument stack pointer. 
 </p> */
val write_sptr : (proc_mode, sbits(64)) -> unit

function write_sptr (proc_mode, sptr) = {
    if in_64bit_mode(proc_mode) then {
        write_rgfi(4, sptr)
    } else if in_compatibility_mode(proc_mode) then {
        let ss_attr : bits(16) = seg_hidden_attrs[2];
        let ss_b : bits(1) = Mk_data_segment_descriptor_attributesbits(ss_attr)[d_b];
        if ss_b == 0b1 then {
            write_rgfi(4, sail_zero_extend(truncate(sptr, 32), 64))
        } else {
            let rsp_var : sbits(64) = rgfi(4);
            let rsp_new : sbits(64) = changeSlice(rsp_var, 0, 16, truncate(sptr, 16));
            write_rgfi(4, rsp_new)
        }
    } else ()
}

/*! <p>Source: Intel Vol. 2A, Table 2-3.</p> 
 <p>Also see Intel Vol. 2A, Table 2-2 and Figure 2-6.</p> 
 <p>In 64-bit mode, 
 we use @ ( ' rgfi ' ) to read bases as signed linear addresses, 
 which encode canonical linear addresses, 
 which are also effective addresses in 64-bit mode. 
 In 32-bit mode, 
 we use @ ( ' rr32 ' ) to read bases as unsigned effective addresses.</p> 
 <p>In 64-bit mode, 
 we use @ ( ' rgfi ' ) to read indices as signed 64-bit values. 
 In 32-bit mode, 
 we limit them to signed 32-bit values.</p> 
 <p>Note that, in 32-bit mode, 
 we call this function only when the address size is 32 bits. 
 When the address size is 16 bits, there is no SIB byte: 
 See Intel Vol. 2 Table 2-1.</p> 
 <p>The displacement is read as a signed values: 
 see AMD manual, Dec ' 17, Volume 3, Section 1.5.</p> */
val x86_effective_addr_from_sib : (proc_mode, sbits(64), bits(8), bits(2), sib) -> (int, sbits(64), {|0, 1, 4|})

function x86_effective_addr_from_sib (proc_mode, temp_rip, rex_byte, mod_var, sib) = {
    let b : bits(3) = sib[base];
    let check_alignment? : bool = false;
    let (base, displacement, nrip_bytes) : (sbits(64), sbits(64), {|0, 1, 4|}) = {
        match mod_var {
          0 => {
              if b == 0b101 then {
                  let dword : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 4, temp_rip, None(), 1, ":X", check_alignment?, false);
                  (0x0000000000000000, dword, 4)
              } else {
                  (if in_64bit_mode(proc_mode) then {
                      rgfi(unsigned(reg_index(b, rex_byte, 0b00)))
                  } else {
                      sail_zero_extend(rr32(sail_zero_extend(b, 4)), 64)
                  }, 0x0000000000000000, 0)
              }
          },
          1 => {
              let byte : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 1, temp_rip, None(), 1, ":X", check_alignment?, false);
              (if in_64bit_mode(proc_mode) then {
                  rgfi(unsigned(reg_index(b, rex_byte, 0b00)))
              } else {
                  sail_zero_extend(rr32(sail_zero_extend(b, 4)), 64)
              }, byte, 1)
          },
          2 => {
              let dword : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 4, temp_rip, None(), 1, ":X", check_alignment?, false);
              (if in_64bit_mode(proc_mode) then {
                  rgfi(unsigned(reg_index(b, rex_byte, 0b00)))
              } else {
                  sail_zero_extend(rr32(sail_zero_extend(b, 4)), 64)
              }, dword, 4)
          },
          _ => x86_model_error("mod-can-not-be-anything-other-than-0-1-or-2")
        }
    };
    let ix : bits(4) = reg_index(sib[index], rex_byte, 0b01);
    let index : sbits(64) = {
        match ix {
          4 => 0x0000000000000000,
          _ => {
              if in_64bit_mode(proc_mode) then {
                  rgfi(unsigned(ix))
              } else {
                  sail_sign_extend(truncate(rgfi(unsigned(ix)), 32), 64)
              }
          }
        }
    };
    let scale : bits(2) = sib[scale];
    let scaled_index : int = ash(signed(index), unsigned(scale));
    let effective_addr : int = signed(base) + scaled_index;
    (effective_addr, displacement, nrip_bytes)
}

/*! Calculate the displacement for 
 16-bit effective address calculation.
<p> 
 This is according to Intel manual, Mar ' 17, Vol. 2, Table 2-1. 
 </p> 
 <p> 
 The displacement is absent ( i.e. 0 ) when Mod is 00b. 
 An exception to this is when R/M is 110b, 
 in which case there is a 16-bit displacement that is added to the index. 
 This case is not handled by this function, 
 but is instead handled in 
 its caller function @ ( tsee x86-effective-addr-16 ) . 
 </p> 
 <p> 
 The displacement is a signed 8-bit value when Mod is 01b. 
 The displacement is a signed 16-bit value when Mod is 10b. 
 This function is not called when Mod is 11b. 
 </p> 
 <p> 
 If an error occurs when trying to read the displacement, 
 0 is returned as displacement, 
 but the caller ignores the returned displacement given the error. 
 </p> 
 <p> 
 This function is called only when the address size is 16 bits. 
 </p> */
val x86_effective_addr_16_disp : (proc_mode, sbits(64), bits(2)) -> (sbits(64), {|0, 1, 2|})

function x86_effective_addr_16_disp (proc_mode, temp_rip, mod_var) = {
    (match mod_var {
      0 => (0x0000000000000000, 0),
      1 => {
          let byte : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 1, temp_rip, None(), 1, ":X", false, false);
          (byte, 1)
      },
      2 => {
          let word : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 2, temp_rip, None(), 1, ":X", false, false);
          (word, 2)
      },
      _ => x86_model_error("mod-value-wrong")
    }) : (sbits(64), {|0, 1, 2|})
}

/*! Effective address calculation with 16-bit addressing.
<p> 
 This is according to Intel manual, Mar ' 17, Vol. 2, Table 2-1. 
 </p> 
 <p> 
 We assume that the additions in the table are modular, 
 even though the documentation is not clear in that respect. 
 So we simply apply @ ( ' n16 ' ) to the exact integer result. 
 This is in analogy to the use of @ ( ' n32 ' ) 
 for effective address calculation in 64-bit mode 
 when there is an address size override prefix: 
 see @ ( tsee x86-effective-addr-32/64 ) . 
 </p> */
val x86_effective_addr_16 : (proc_mode, sbits(64), bits(3), bits(2)) -> (bits(16), {|0, 1, 2|})

function x86_effective_addr_16 (proc_mode, temp_rip, r_m, mod_var) = {
    (match r_m {
      0 => {
          let bx : bits(16) = rr16(0x3);
          let si : bits(16) = rr16(0x6);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(bx) + (unsigned(si) + signed(disp)), 16), increment_rip_by)
      },
      1 => {
          let bx : bits(16) = rr16(0x3);
          let di : bits(16) = rr16(0x7);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(bx) + (unsigned(di) + signed(disp)), 16), increment_rip_by)
      },
      2 => {
          let bp : bits(16) = rr16(0x5);
          let si : bits(16) = rr16(0x6);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(bp) + (unsigned(si) + signed(disp)), 16), increment_rip_by)
      },
      3 => {
          let bp : bits(16) = rr16(0x5);
          let di : bits(16) = rr16(0x7);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(bp) + (unsigned(di) + signed(disp)), 16), increment_rip_by)
      },
      4 => {
          let si : bits(16) = rr16(0x6);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(si) + signed(disp), 16), increment_rip_by)
      },
      5 => {
          let di : bits(16) = rr16(0x7);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(di) + signed(disp), 16), increment_rip_by)
      },
      6 => {
          (match mod_var {
            0 => {
                let disp : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 2, temp_rip, None(), 1, ":X", false, false);
                (truncate(disp, 16), 2)
            },
            _ => {
                let bp : bits(16) = rr16(0x5);
                let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
                (bits_of_int(unsigned(bp) + signed(disp), 16), increment_rip_by)
            }
          }) : (bits(16), {|0, 1, 2|})
      },
      7 => {
          let bx : bits(16) = rr16(0x3);
          let (disp, increment_rip_by) : (sbits(64), {|0, 1, 2|}) = x86_effective_addr_16_disp(proc_mode, temp_rip, mod_var);
          (bits_of_int(unsigned(bx) + signed(disp), 16), increment_rip_by)
      },
      _ => x86_model_error(":R/M-OUT-OF-RANGE")
    }) : (bits(16), {|0, 1, 2|})
}

/*! Effective address calculation with 32-bit and 64-bit addressing.
<p>Note that we do not add segment bases 
 ( such as the FS and GS bases, if FS and GS overrides are present ) 
 to the effective address computed in this function. 
 Addition of those segment base addresses is a part of the 
 segmentation process --- we handle that in the function @ ( see 
 ea-to-la ) that performs the segment address translation.</p> 
 
 <p>Quoting from Intel Vol 1, Sec 3.3.7:</p> 
 
 <p><em>In 64-bit mode, the effective address components are 
 added and the effective address is truncated ( See for example 
 the instruction LEA ) before adding the full 64-bit segment 
 base. The base is never truncated, regardless of addressing 
 mode in 64-bit mode.</em></p> 
 
 <p>Quoting Intel Vol. 1 Sec. 3.3.7 ( Address Calculations in 
 64-Bit Mode ) :</p> 
 
 <p><em>All 16-bit and 32-bit address calculations are 
 zero-extended in IA-32e mode to form 64-bit addresses. Address 
 calculations are first truncated to the effective address size 
 of the current mode ( 64-bit mode or compatibility mode ) , as 
 overridden by any address-size prefix. The result is then 
 zero-extended to the full 64-bit address width. Because of 
 this, 16-bit and 32-bit applications running in compatibility 
 mode can access only the low 4 GBytes of the 64-bit mode 
 effective addresses. Likewise, a 32-bit address generated in 
 64-bit mode can access only the low 4 GBytes of the 64-bit 
 mode effective addresses.</em></p> 
 
 <p>Also: Intel Vol 1, Section 3.3.7 says that we need 
 sign-extended displacements in effective address calculations. In 
 Lisp, sign-extension is implicit.</p> 
 
 <p>In 64-bit mode, instructions such as LEA use this function to 
 compute the effective address. LEA, at least, does not check 
 whether the generated address is canonical or not, which is why we 
 don ' t make the canonical-address-p check in this function.</p> 
 
 <p>In 64-bit mode, 
 we use @ ( ' rgfi-size ' ) to read bases as signed linear addresses, 
 which encode canonical linear addresses, 
 which are also effective addresses in 64-bit mode. 
 In 32-bit mode, 
 we use @ ( ' rr32 ' ) to read bases as unsigned effective addresses.</p> */
val x86_effective_addr_32_64 : (proc_mode, bool, sbits(64), bits(8), bits(3), bits(2), sib, bits(3)) -> (sbits(64), {|0, 1, 4|})

function x86_effective_addr_32_64 (proc_mode, p4, temp_rip, rex_byte, r_m, mod_var, sib, num_imm_bytes) = {
    let (addr, displacement, increment_rip_by) : (int, sbits(64), {|0, 1, 4|}) = {
        match mod_var {
          0 => {
              (match r_m {
                4 => x86_effective_addr_from_sib(proc_mode, temp_rip, rex_byte, mod_var, sib),
                5 => {
                    if in_64bit_mode(proc_mode) then {
                        let dword : sbits(64) = rime_size(Mode_64bit, select_address_size(proc_mode, None()), 4, temp_rip, None(), 1, ":X", false, false);
                        let next_rip : sbits(64) = add_to_iptr(Mode_64bit, temp_rip, bits_of_int(4 + unsigned(num_imm_bytes), 64));
                        (signed(next_rip), dword, 4)
                    } else {
                        let dword : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 4, temp_rip, None(), 1, ":X", false, false);
                        (signed(0x0000000000000000), dword, 4)
                    }
                },
                _ => (if in_64bit_mode(proc_mode) then {
                    signed(rgfi(unsigned(reg_index(r_m, rex_byte, 0b00))))
                } else {
                    signed(sail_zero_extend(rr32(sail_zero_extend(r_m, 4)), 64))
                }, 0x0000000000000000, 0)
              }) : (int, sbits(64), {|0, 1, 4|})
          },
          1 => {
              (match r_m {
                4 => x86_effective_addr_from_sib(proc_mode, temp_rip, rex_byte, mod_var, sib),
                _ => {
                    let byte2 : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 1, temp_rip, None(), 1, ":X", false, false);
                    let reg : sbits(64) = {
                        if in_64bit_mode(proc_mode) then {
                            rgfi(unsigned(reg_index(r_m, rex_byte, 0b00)))
                        } else {
                            sail_zero_extend(rr32(sail_zero_extend(r_m, 4)), 64)
                        }
                    };
                    (signed(reg), byte2, 1)
                }
              }) : (int, sbits(64), {|0, 1, 4|})
          },
          2 => {
              (match r_m {
                4 => x86_effective_addr_from_sib(proc_mode, temp_rip, rex_byte, mod_var, sib),
                _ => {
                    let dword : sbits(64) = rime_size(proc_mode, select_address_size(proc_mode, None()), 4, temp_rip, None(), 1, ":X", false, false);
                    let reg : sbits(64) = {
                        if in_64bit_mode(proc_mode) then {
                            rgfi(unsigned(reg_index(r_m, rex_byte, 0b00)))
                        } else {
                            sail_zero_extend(rr32(sail_zero_extend(r_m, 4)), 64)
                        }
                    };
                    (signed(reg), dword, 4)
                }
              }) : (int, sbits(64), {|0, 1, 4|})
          },
          _ => x86_model_error("mod-value-wrong")
        }
    };
    let dst_base : int = addr + signed(displacement);
    let dst_base : sbits(64) = {
        if in_64bit_mode(proc_mode) then {
            if p4 then {
                sail_zero_extend(bits_of_int(dst_base, 32), 64)
            } else {
                bits_of_int(dst_base, 64)
            }
        } else {
            sail_zero_extend(bits_of_int(dst_base, 32), 64)
        }
    };
    (dst_base, increment_rip_by)
}

/*! Effective address calculation.
<p> 
 This is a wrapper that calls 
 @ ( tsee x86-effective-addr-16 ) or @ ( tsee x86-effective-addr-32/64 ) 
 based on the address size. 
 </p> */
val x86_effective_addr : (proc_mode, prefixes, sbits(64), bits(8), bits(3), bits(2), sib, bits(3)) -> (sbits(64), {|0, 1, 2, 4|})

function x86_effective_addr (proc_mode, prefixes, temp_rip, rex_byte, r_m, mod_var, sib, num_imm_bytes) = {
    let p4 = 0x67 == prefixes[adr];
    if 2 == select_address_size(proc_mode, Some(prefixes)) then {
        let (elem1, elem2) : (bits(16), {|0, 1, 2|}) = x86_effective_addr_16(proc_mode, temp_rip, r_m, mod_var);
        (sail_zero_extend(elem1, 64), elem2)
    } else {
        x86_effective_addr_32_64(proc_mode, p4, temp_rip, rex_byte, r_m, mod_var, sib, num_imm_bytes)
    }
}

/*! <p> Source: Intel Manuals, Volume 3, Section 6.15, Exception 
 and Interrupt Reference:</p> 
 
 <h4>Interrupt 17 Alignment Check Exception ( #AC ) </h4> 
 
 <h5>Exception Class: Fault.</h5> 
 
 <blockquote>Description: Indicates that the processor detected an 
 unaligned memory operand when alignment checking was 
 enabled. Alignment checks are only carried out in data ( or stack ) 
 accesses ( not in code fetches or system segment accesses ) . An example 
 of an alignment-check violation is a word stored at an odd byte 
 address, or a doubleword stored at an address that is not an integer 
 multiple of 4.</blockquote> 
 
 <blockquote>Note that the alignment check exception ( #AC ) is 
 generated only for data types that must be aligned on word, 
 doubleword, and quadword boundaries. A general-protection 
 exception ( #GP ) is generated 128-bit data types that are not aligned 
 on a 16-byte boundary.</blockquote> 
 
 <blockquote>To enable alignment checking, the following conditions 
 must be true:</blockquote> 
 <ul> 
 <li> AM flag in CR0 register is set. </li> 
 <li> AC flag in the EFLAGS register is set. </li> 
 <li> The CPL is 3 ( protected mode or virtual-8086 mode ) . </li> 
 </ul> 
 
 <blockquote> Alignment-check exceptions ( #AC ) are generated only when 
 operating at privilege level 3 ( user mode ) . Memory references that 
 default to privilege level 0, such as segment descriptor loads, do not 
 generate alignment-check exceptions, even when caused by a memory 
 reference made from privilege level 3.</blockquote> */
val alignment_checking_enabled_p : unit -> bool

function alignment_checking_enabled_p () = {
    let cr0 : bits(32) = truncate(ctrs[0], 32);
    let am : bits(1) = Mk_cr0bits(cr0)[am];
    let ac : bits(2) = {
        let rflags_var : rflagsbits = rflags;
        sail_zero_extend(rflags_var[ac], 2)
    };
    let cpl : bits(2) = Mk_segment_selectorbits(seg_visibles[1])[rpl];
    am == 0b1 & ac == 0b01 & cpl == 0b11
}

/*! Read an operand from memory or a register.
<p> 
 Based on the ModR/M byte, 
 the operand is read from either a register or memory. 
 In the latter case, we calculate the effective address 
 and the we read the operand from it. 
 Besides returning the operand, 
 we also return the calculated effective address. 
 This is useful for instructions that modify the operand after reading it 
 ( e.g. the source/destination operand of ADD ) , 
 which pass the effective address calculated by this function 
 to @ ( tsee x86-operand-to-reg/mem ) ( which writes the result to memory ) . 
 </p> */
val x86_operand_from_modr_m_and_sib_bytes : (proc_mode, bits(1), {|1, 2, 4, 6, 8, 10, 16|}, bool, bool, range(0, 5), prefixes, sbits(64), bits(8), bits(3), bits(2), sib, bits(3)) -> (bits(128), {|0, 1, 2, 4|}, sbits(64))

function x86_operand_from_modr_m_and_sib_bytes (proc_mode, reg_type, operand_size, inst_ac?, memory_ptr?, seg_reg, prefixes, temp_rip, rex_byte, r_m, mod_var, sib, num_imm_bytes) = {
    let (addr, increment_rip_by) : (sbits(64), {|0, 1, 2, 4|}) = {
        if mod_var == 0b11 then {
            (0x0000000000000000, 0)
        } else {
            x86_effective_addr(proc_mode, prefixes, temp_rip, rex_byte, r_m, mod_var, sib, num_imm_bytes)
        }
    };
    let operand : bits(128) = {
        if mod_var == 0b11 then {
            if reg_type == 0b0 then {
                sail_zero_extend(rgfi_size(bits_of_int(operand_size, 4), reg_index(r_m, rex_byte, 0b00), rex_byte), 128)
            } else {
                xmmi_size(bits_of_int(operand_size, 5), reg_index(r_m, rex_byte, 0b00))
            }
        } else {
            let check_alignment? : bool = inst_ac? & alignment_checking_enabled_p();
            let addr_size = select_address_size(proc_mode, Some(prefixes));
            let base_reg = select_base_register(proc_mode, rex_byte, r_m, mod_var, sib);
            rme_size(proc_mode, addr_size, operand_size, addr, base_reg, seg_reg, ":R", check_alignment?, memory_ptr?)
        }
    };
    (operand, increment_rip_by, addr)
}

/*! Write an operand to memory or a general-purpose register.
<p> 
 Based on the ModR/M byte, 
 the operand is written to either a register or memory. 
 The address argument of this function is often 
 the effective address calculated and returned by 
 @ ( tsee x86-operand-from-modr/m-and-sib-bytes ) . 
 </p> */
val x86_operand_to_reg_mem : (proc_mode, {|1, 2, 4, 6, 8, 10, 16|}, bool, bool, bits(128), seg_reg_idx, sbits(64), prefixes, bits(8), bits(3), bits(2), sib) -> unit

function x86_operand_to_reg_mem (proc_mode, operand_size, inst_ac?, memory_ptr?, operand, seg_reg, addr, prefixes, rex_byte, r_m, mod_var, sib) = {
    if mod_var == 0b11 then {
        write_rgfi_size(bits_of_int(operand_size, 4), reg_index(r_m, rex_byte, 0b00), truncate(operand, 64), rex_byte)
    } else {
        let check_alignment? : bool = inst_ac? & alignment_checking_enabled_p();
        let addr_size = select_address_size(proc_mode, Some(prefixes));
        let base_reg : option(base_reg_idx) = select_base_register(proc_mode, rex_byte, r_m, mod_var, sib);
        wme_size(proc_mode, addr_size, operand_size, addr, base_reg, seg_reg, operand, check_alignment?, memory_ptr?)
    }
}

/*! Write an operand to memory or an XMM register.
<p> 
 Based on the ModR/M byte, 
 the operand is written to either a register or memory. 
 The address argument of this function is often 
 the effective address calculated and returned by 
 @ ( tsee x86-operand-from-modr/m-and-sib-bytes ) . 
 </p> */
val x86_operand_to_xmm_mem : (proc_mode, {|4, 8, 16|}, bool, bits(128), seg_reg_idx, sbits(64), prefixes, bits(8), bits(3), bits(2), sib) -> unit

function x86_operand_to_xmm_mem (proc_mode, operand_size, inst_ac?, operand, seg_reg, addr, prefixes, rex_byte, r_m, mod_var, sib) = {
    if mod_var == 0b11 then {
        write_xmmi_size(bits_of_int(operand_size, 5), reg_index(r_m, rex_byte, 0b00), unsigned(operand))
    } else {
        let check_alignment? : bool = inst_ac? & alignment_checking_enabled_p();
        let addr_size = select_address_size(proc_mode, Some(prefixes));
        let base_reg : option(base_reg_idx) = select_base_register(proc_mode, rex_byte, r_m, mod_var, sib);
        wme_size(proc_mode, addr_size, operand_size, addr, base_reg, seg_reg, operand, check_alignment?, false)
    }
}

/*! Selecting the operand size for general-purpose instructions
<p>@ ( ' select-operand-size ' ) selects the operand size of the 
 instruction. It is cognizant of the instruction prefixes, the 
 @ ( ' rex ' ) byte, the operand type ( e.g., immediate operand or not ) , 
 and the default operand size ( obtained from the state ) .</p> 
 
 <p>This function was written by referring to the following: 
 <ol> 
 <li>Intel Manuals, Vol. 1, Section 3.6, Table 3-3</li> 
 <li>Intel Manuals, Vol. 1, Section 3.6, Table 3-4</li> 
 <li>Intel Manuals, Vol. 2, Section 2.2.1.2</li> 
 </ol> 
 </p> 
 
 <p><img src= ' res/images/Vol-1-Table-3-3-small.png ' width= ' 8% ' 
 height= ' 8% ' /> 
 
 <p><img src= ' res/images/Vol-1-Table-3-4-small.png ' width= ' 8% ' 
 height= ' 8% ' /> 
 
 The first image above has been captured from Volume 1: Basic Architecture, 
 Intel\ ( R\ ) 64 and IA-32 Architectures Software Developer ' s Manual, 
 Order Number: 253665-062US, March 2017.</p> 
 
 The second image above has been captured from Volume 1: Basic Architecture, 
 Intel\ ( R\ ) 64 and IA-32 Architectures Software Developer ' s Manual, 
 Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B and 3C, Order Number: 
 325462-054US, April 2015.</p> 
 
 <i> 
 <ul> 
 <li>Setting REX.W can be used to determine the operand size but does 
 not solely determine operand width. Like the 66H size prefix, 64-bit 
 operand size override has no effect on byte-specific operations.</li> 
 
 <li>For non-byte operations: if a 66H prefix is used with prefix 
 \ ( REX.W = 1\ ) , 66H is ignored.</li> 
 
 <li>If a 66H override is used with REX and REX.W = 0, the operand size 
 is 16 bits.</li> 
 </ul> 
 </i> 
 
 <p>This function also includes three additional boolean parameters that serve 
 to accommodate instructions that do not quite follow the general rules 
 specified by the table above:</p> 
 
 <ul> 
 
 <li>The @ ( ' default64? ' ) parameter says whether the default operand size in 
 64-bit mode should be 64 bits instead of 32 bits. Examples are @ ( tsee 
 x86-near-jmp-op/en-m ) and @ ( tsee x86-push-general-register ) .</li> 
 
 <li>The @ ( ' ignore-rex? ' ) parameter says whether, in 64-bit mode, REX.W should 
 be ignored for the purpose of determining the operand size. Examples are 
 @ ( tsee x86-two-byte-jcc ) , @ ( tsee x86-near-jmp-op/en-m ) , and @ ( tsee 
 x86-push-general-register ) .</li> 
 
 <li>The @ ( ' ignore-p3-64? ' ) parameter says whether, in 64-bit mode, P3 should 
 be ignored for the purpose of determining the operand size. Examples are 
 @ ( tsee x86-two-byte-jcc ) and @ ( tsee x86-near-jmp-op/en-m ) .</li> 
 
 </ul> */
val select_operand_size : (proc_mode, bool, bits(8), bool, prefixes, bool, bool, bool) -> {|1, 2, 4, 8|}

function select_operand_size (proc_mode, byte_operand?, rex_byte, imm?, prefixes, default64?, ignore_rex?, ignore_p3_64?) = {
    if byte_operand? then 1 else if in_64bit_mode(proc_mode) then {
        if logbitp(3, rex_byte) & not_bool(ignore_rex?) then {
            if imm? then 4 else 8
        } else if 0x66 == prefixes[opr] & not_bool(ignore_p3_64?) then 2 else if default64? then 8 else 4
    } else {
        let cs_attr : bits(16) = seg_hidden_attrs[1];
        let cs_d : bits(1) = Mk_code_segment_descriptor_attributesbits(cs_attr)[d];
        let p3? : bool = 0x66 == prefixes[opr];
        if cs_d == 0b1 then {
            if p3? then 2 else 4
        } else if p3? then 4 else 2
    }
}

/*! Check if the length of an instruction exceeds 15 bytes.
<p> 
 The maximum length of an instruction is 15 bytes; 
 a longer instruction causes a #GP ( 0 ) exception. 
 See AMD manual, Dec ' 17, Volume 2, Table 8-6. 
 This function is used to check this condition. 
 </p> 
 <p> 
 The @ ( ' start-rip ' ) argument is 
 the instruction pointer at the beginning of the instruction. 
 The @ ( ' temp-rip ' ) argument is generally 
 the instruction pointer just past the end of the instruction, 
 in which case the @ ( ' delta-rip ' ) argument is 0. 
 In the other cases, @ ( ' delta-rip ' ) is a small non-zero number, 
 and @ ( ' temp-rip + delta-rip ' ) is 
 the instruction pointer just past the end of the instruction. 
 </p> 
 <p> 
 This function returns @ ( ' nil ' ) if the length does not exceed 15 bytes. 
 Otherwise, this function returns the offending length ( a number above 15 ) , 
 which is useful for error reporting in the model. 
 </p> */
val check_instruction_length : (sbits(64), sbits(64), bits(3)) -> option(int)

function check_instruction_length (start_rip, temp_rip, delta_rip) = {
    let end_rip : sbits(65) = sail_sign_extend(temp_rip, 65) + sail_zero_extend(delta_rip, 65);
    let length : int = signed(end_rip) - signed(start_rip);
    if length <= 15 & canonical_address_p(signed(start_rip)) & canonical_address_p(signed(temp_rip)) then {
        None()
    } else {
        Some(length)
    }
}
