<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="Dave McEwan" />
  <meta name="keywords" content="SemVer, SoC, SystemVerilog, Verilog, VHDL" />
  <title>Addendum to SemVer: System-on-Chip Designs</title>
  <style>
    html {
      color: white;
      background-color: darkslategrey;
    }
    body {
      margin: 0 auto;
      max-width: 55em;
      padding-left: 50px;
      padding-right: 50px;
      padding-top: 50px;
      padding-bottom: 50px;
      hyphens: auto;
      overflow-wrap: break-word;
      text-rendering: optimizeLegibility;
      font-kerning: normal;
      font: 14.4px/1.5 Helvetica, Arial, sans-serif; /* = semver.org */
    }
div#navbar {
    position: fixed;
    height: 60px;
    top: 0;
    left: 0;
    right: 0;

    padding-left: 5%;
    padding-right: 5%;
    display: flex;
    align-items: center;

    color: antiquewhite;
    background-color: darkslategrey;
    box-shadow: 0 0 50px 0 grey;
}

div#navbar > ul {
    display: inline;
    margin-left: auto;
}

div#navbar > ul > li {
    display: inline;
    margin: 10px;
}

div#navbar input {
  display: none;
}

label {
  cursor: pointer;
}

div.dropdown {
    display: none;
}

div#navbar input:checked ~ div.dropdown {
    display: contents;
    position: relative;
    margin-top: 0;
    padding: 0;
}

div.dropdown ul {
  position: absolute;
  margin: 0;
  top: 40px;
  right: 10px;
  padding-right: 10px;
  list-style: decimal;
  background-color: dimgrey;
  border-radius: 10px;
}

div.dropdown li {
  padding: 5px;
}
    @media (max-width: 600px) {
      body {
        font-size: 0.9em;
        padding: 12px;
      }
      h1 {
        font-size: 1.8em;
      }
    }
    @media print {
      html {
        background-color: white;
      }
      body {
        background-color: transparent;
        color: black;
        font-size: 12pt;
      }
      p, h2, h3 {
        orphans: 3;
        widows: 3;
      }
      h2, h3, h4 {
        page-break-after: avoid;
      }
    }
div#content {
  padding: 50px;
  color: white;
}
    p {
      margin: 1em 0;
    }
    a {
      color: lightblue;
    }
    img {
      max-width: 100%;
    }
    h1, h2, h3, h4, h5, h6 {
      margin-top: 1.4em;
    }
div#content h1 {
  margin-top: 0;
  text-align: center;
}
    h5, h6 {
      font-size: 1em;
      font-style: italic;
    }
    h6 {
      font-weight: normal;
    }
    ol, ul {
      padding-left: 1.7em;
      margin-top: 1em;
    }
    li > ol, li > ul {
      margin-top: 0;
    }
dt {
  font-weight: bold;
  float: left;
  width: 1.5em;
}
dd {
  font-weight: bold;
  margin-inline-start: 1.5em;
}
    blockquote {
      margin: 1em 0 1em 1.7em;
      padding-left: 1em;
      border-left: 2px solid black;
      color: antiquewhite;
    }
    code {
      font-family: Menlo, Monaco, Consolas, 'Lucida Console', monospace;
      font-size: 85%;
      margin: 0;
      hyphens: manual;
    }
    pre {
      margin: 1em 0;
      overflow: auto;
    }
    pre code {
      padding: 0;
      overflow: visible;
      overflow-wrap: normal;
    }
    .sourceCode {
     background-color: transparent;
     overflow: visible;
    }
    hr {
      background-color: #1a1a1a;
      border: none;
      height: 1px;
      margin: 1em 0;
    }
    table {
      margin: 1em 0;
      border-collapse: collapse;
      width: 100%;
      overflow-x: auto;
      display: block;
      font-variant-numeric: lining-nums tabular-nums;
      border-radius: 0.5em;
    }
    table caption {
      margin-bottom: 0.75em;
    }
    tbody {
      margin-top: 0.5em;
      border-top: 1px solid #1a1a1a;
      border-bottom: 1px solid #1a1a1a;
    }
    th {
      border-top: 1px solid #1a1a1a;
      padding: 0.25em 0.5em 0.25em 0.5em;
    }
    td {
      padding: 0 0.5em 0 0.5em;
    }
    #TOC li {
      list-style: none;
    }
    #TOC ul {
      padding-left: 1.3em;
    }
    #TOC > ul {
      padding-left: 0;
    }
    #TOC a:not(:hover) {
      text-decoration: none;
    }
    code {
      white-space: pre-wrap;
    }
    span.smallcaps {
      font-variant: small-caps;
    }
    div.columns {
      display: flex;
      gap: min(4vw, 1.5em);
    }
    div.column {
      flex: auto;
      overflow-x: auto;
    }
    div.hanging-indent {
      margin-left: 1.5em;
      text-indent: -1.5em;
    }
    ul.task-list {
      list-style: none;
    }
    ul.task-list li input[type="checkbox"] {
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
    /* CSS for syntax highlighting */
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    .sourceCode { overflow: visible; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode {
      margin: 1em 0;
      padding: 1em;
      background-color: #1f1f1f;
      border-radius: 1em;
    }
    pre.sourceCode {
      margin: 0;
    }
    @media screen {
      div.sourceCode {
        overflow: auto;
      }
    }
    @media print {
      pre > code.sourceCode {
        white-space: pre-wrap;
      }
      pre > code.sourceCode > span {
        text-indent: -5em;
        padding-left: 5em;
      }
    }
    pre.numberSource code {
      counter-reset: source-line 0;
    }
    pre.numberSource code > span {
      position: relative;
      left: -4em;
      counter-increment: source-line;
    }
    pre.numberSource code > span > a:first-child::before {
      content: counter(source-line);
      position: relative; left: -1em;
      text-align: right;
      vertical-align: baseline;
      border: none;
      display: inline-block;
      -webkit-touch-callout: none;
      -webkit-user-select: none;
      -khtml-user-select: none;
      -moz-user-select: none;
      -ms-user-select: none;
      user-select: none;
      padding: 0 4px;
      width: 4em;
      color: #aaaaaa;
    }
    pre.numberSource {
      margin-left: 3em;
      border-left: 1px solid #aaaaaa;
      padding-left: 4px;
    }
    @media screen {
      pre > code.sourceCode > span > a:first-child::before {
        text-decoration: underline;
      }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { color: #008000; } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { color: #008000; font-weight: bold; } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
span.MAJOR {
  color: darksalmon;
}
span.MINOR {
  color: orange;
}
span.PATCH {
  color: #ba6aba; /* purple */
}
span.ch {
  margin: 0;
  padding: 2px;
  display: inline-block;
  width: 2em;
}
span.chAdd {
  color: white;
  background-color: blue;
}
span.chRem {
  color: white;
  background-color: red;
}
span.chMod {
  color: black;
  background-color: yellow;
}
span.chAny {
  color: black;
  background-color: white;
}
tr:nth-child(even) {
  background-color: #1f3f3f; /* darker than darkslategrey */
}
tr:nth-child(odd) {
  background-color: #3f5f5f; /* lighter than darkslategrey */
}

  </style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>

  <div id="navbar">
    SemVerSoC
    <ul>
      <li><a href="https://github.com/DaveMcEwan/SemVerSoC/raw/master/SemVerSoC.pdf">PDF</a></li>
      <li><a href="https://github.com/DaveMcEwan/SemVerSoC">Source</a></li>
      <li>
        <input id="cb_furtherReading" type="checkbox"/>
        <label for="cb_furtherReading">Further Reading</label>
        <div class="dropdown">
          <ul>
            <li><a href="https://semver.org/">SemVer</a></li>
            <li><a href="http://sentimentalversioning.org/">Sentimental Versioning</a></li>
            <li><a href="https://www.ietf.org/rfc/inline-errata/rfc2119.html">RFC 2119 Errata</a></li>
            <li><a href="https://keepachangelog.com/">Keep A Changelog</a></li>
          </ul>
        </div>
      </li>
    </ul>
  </div>

  <div id="content">
<h1 id="addendum-to-semver-system-on-chip-designs">Addendum to SemVer:
System-on-Chip Designs</h1>
<h2 id="overview">Overview</h2>
<p>SoC (<a
href="https://en.wikipedia.org/wiki/System_on_a_chip">System-on-Chip</a>)
designs are similar to software in many ways, e.g. they are written in
human-readable computer languages and often developed using version
control, but differ in what comprises their public Application
Programming Interface (<a
href="https://en.wikipedia.org/wiki/API">API</a>). This is an addendum
to the <a href="https://semver.org/spec/v2.0.0.html">SemVer 2.0.0</a>
specification which clarifies how to apply SemVer to SoC designs. It is
assumed that you have read and understood:</p>
<ul class="incremental">
<li><a href="https://tools.ietf.org/html/rfc2119">RFC 2119</a></li>
<li><a href="https://semver.org/spec/v2.0.0.html">SemVer 2.0.0</a></li>
</ul>
<p>In <a
href="https://en.wikipedia.org/wiki/C_(programming_language)">C</a>
software libraries, an API includes paths of header files, values of
constants, names of exposed functions, and anything else which a library
user might reasonably rely on. In <a
href="https://en.wikipedia.org/wiki/Command-line_interface">command-line</a>
applications, an API includes the names of command-line options and
their default values, precedence of configuration files, and anything
else which an application user might reasonably rely on. Those examples
of public APIs in software demonstrate that a public API can be
described more generally as <em>anything which a user might reasonably
rely on</em>.</p>
<p>SoC designs are typically written in specialized languages for
digital logic such as <a
href="https://en.wikipedia.org/wiki/Verilog">Verilog</a> (IEEE Std
1364), <a
href="https://en.wikipedia.org/wiki/SystemVerilog">SystemVerilog</a>
(IEEE Std 1800), or <a
href="https://en.wikipedia.org/wiki/VHDL">VHDL</a> (IEEE Std 1076) which
facilitate synthesis to physical digital logic circuits. Different from
software, SoC designs have users with fundamentally different
requirements related to higher-level designs, high-level software, and
physical implementation. These downstream users likely have differing
perspectives about what constitutes the most important part of the
public API – A software user might depend on the address and reset value
of a register, but not depend on the hierarchical path to the
corresponding FF (<a
href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flop</a>)
because that does not affect their software. In contrast, a user working
on physical implementation might see the register address and reset
value as trivial details, but depend on the hierarchical path of the FF
to ensure that it is implemented with the correct type of cell.</p>
<p>The public API is restricted to the reasonable ways that users are
expected to use a release. <a
href="https://en.wikipedia.org/wiki/In-house_software">In-house</a>
projects may use this restriction to avoid incrementing <span
class="MAJOR">MAJOR</span> too often, i.e. the distinction between a
breaking change and a bugfix can be redefined if you (1) <em>identify
<strong>all</strong> downstream projects/users</em> and (2) <em>obtain
explicit agreement from <strong>all</strong> users</em>. This exemption
allows large subsystem and chip-level projects to make arbitrary changes
under <span class="MINOR">MINOR</span> increments while reserving <span
class="MAJOR">MAJOR</span> increments for project-specific milestones.
Only in-house projects may use this exemption because publicly available
projects cannot identify all downstream projects/users.</p>
<h2 id="downstream-users-and-auxiliary-components">Downstream Users and
Auxiliary Components</h2>
<p><a
href="https://en.wikipedia.org/wiki/Downstream_(software_development)">Downstream</a>
projects, i.e. those which depend on your SoC design(s), usually fall
into these categories:</p>
<ol class="incremental" type="1">
<li>Documentation: Describe the intention, features, operation, and
limitations of your design as required by other users. The extent of
overlap with other categories is highly specific to each particular
project.</li>
<li>Integration: Include your design as a hierarchical component in a
larger system. In SystemVerilog, this means declaring an instance of
your <code>module</code> with suitable connections to parameter and
signal ports.</li>
<li>Verification: Check that your design meets specifications. Includes
both dynamic and static methods, and checks may be written in a
different language from your SoC design, e.g. TCL, SystemC, or
Python.</li>
<li>Physical implementation: Convert your abstract design into a
concrete realization on a physical ASIC or FPGA platform. Includes
synthesis, layout, and modifications for testing.</li>
<li>Software: Most modern SoC designs feature some programmable
components which view your system from a memory-mapped perspective.
Includes system-level tests (overlapping with verification), validation
and characterization (overlapping with implementation), firmware, and
possibly end-user applications.</li>
</ol>
<p>In addition to the main description of digital logic, e.g. a
collection of SystemVerilog files, a SoC design will usually include
auxiliary components which may (or may not) correspond to additional
files.</p>
<ul class="incremental">
<li>Filesystem structure of the release delivery and associated
filelists.</li>
<li>Standards which the source code adheres to. Includes standards of
all types from file encoding (e.g. <a
href="https://en.wikipedia.org/wiki/ASCII">ASCII</a> vs <a
href="https://en.wikipedia.org/wiki/UTF-8">UTF-8</a>) and
whitespace/formatting rules to the specification language (e.g. Verilog
vs SystemVerilog) and naming conventions. Other users may have flows
which extract information which depend on these seemingly minor
details.</li>
<li>Hierarchical paths and specific identifiers (names). In
verification, specific FFs may be forced to obtain coverage on a
difficult-to-reach state. In physical implementation, specific FFs may
be selected as requiring special treatment to meet timing.</li>
<li>Constraints on clocks, timing, pin-mapping, cell placement, routing,
etc.</li>
<li>Scripts for design modification flows such as <a
href="https://en.wikipedia.org/wiki/Design_for_testing">DFT</a>,
instrumentation, optimization, obfuscation, etc.</li>
<li>Waivers on errors or warnings from particular tools.</li>
<li>Power intent, normally specified with <a
href="https://en.wikipedia.org/wiki/Unified_Power_Format">UPF</a> (IEEE
Std 1801).</li>
<li>Abstract models and unit tests. Other users (likely excluding
implementation) may depend on these to validate their own work.</li>
<li>Address map and structure of software-visible registers. All types
of software may depend on specific addresses, the layout of register
fields, and more subtle attributes like reset values and
volatility.</li>
</ul>
<p>When releasing a new version of a SoC design, it is important to
consider how changes to all components of the release will affect all
users developing downstream projects.</p>
<h2 id="changes-in-systemverilog">Changes in SystemVerilog</h2>
<p>An illustrative example, shown in SystemVerilog, is useful to
demonstrate API components of a typical SoC peripheral where sequential
logic is implemented with D-type FFs. Let’s say that our module
<code>Alu</code> performs arithmetic operations on its inputs, drives
known values on its outputs, and provides register access via the AMBA
APB protocol. In the most recently released version, there is one
configuration register called <code>CFG</code> at the address
<code>12'h444</code>, with a reset value of <code>32'd5</code>, arranged
as two fields <code>CFG[2:1]=OPERATION</code> and
<code>CFG[0]=ENABLE</code>.</p>
<div class="sourceCode" id="cb1"><pre
class="sourceCode systemverilog"><code class="sourceCode systemverilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> Alu</span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>  #(<span class="kw">parameter</span> <span class="kw">int</span> RESULT_W = <span class="dv">16</span></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>  )</span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>  ( <span class="kw">input</span>  <span class="kw">var</span> <span class="kw">logic</span> [<span class="dv">1</span>:<span class="dv">0</span>][<span class="dv">7</span>:<span class="dv">0</span>]     i_operands</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>  , <span class="kw">output</span> <span class="kw">var</span> <span class="kw">logic</span> [RESULT_W<span class="dv">-1</span>:<span class="dv">0</span>] o_resultant</span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a>  , APB.slave                       ifc_APB</span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a>  );</span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-9"><a href="#cb1-9" aria-hidden="true" tabindex="-1"></a>  <span class="kw">localparam</span> <span class="kw">bit</span> MYCONSTANT = <span class="bn">1&#39;b1</span>;</span>
<span id="cb1-10"><a href="#cb1-10" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-11"><a href="#cb1-11" aria-hidden="true" tabindex="-1"></a>  <span class="co">// To be combinatorially assigned via `always_comb`, `assign`,</span></span>
<span id="cb1-12"><a href="#cb1-12" aria-hidden="true" tabindex="-1"></a>  <span class="co">// or connection to sub-module.</span></span>
<span id="cb1-13"><a href="#cb1-13" aria-hidden="true" tabindex="-1"></a>  <span class="kw">logic</span> foo_d;</span>
<span id="cb1-14"><a href="#cb1-14" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-15"><a href="#cb1-15" aria-hidden="true" tabindex="-1"></a>  <span class="co">// To be sequentially assigned via `always_ff`.</span></span>
<span id="cb1-16"><a href="#cb1-16" aria-hidden="true" tabindex="-1"></a>  <span class="kw">logic</span> foo_q;</span>
<span id="cb1-17"><a href="#cb1-17" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-18"><a href="#cb1-18" aria-hidden="true" tabindex="-1"></a>  <span class="co">// ... snip ...</span></span>
<span id="cb1-19"><a href="#cb1-19" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-20"><a href="#cb1-20" aria-hidden="true" tabindex="-1"></a>  ArithmeticPipe u_pipeA1</span>
<span id="cb1-21"><a href="#cb1-21" aria-hidden="true" tabindex="-1"></a>    (<span class="dt"> .i_opA</span>  (i_operands[<span class="dv">3</span>:<span class="dv">0</span>])</span>
<span id="cb1-22"><a href="#cb1-22" aria-hidden="true" tabindex="-1"></a>    ,<span class="dt"> .i_opB</span>  (i_operands[<span class="dv">7</span>:<span class="dv">4</span>])</span>
<span id="cb1-23"><a href="#cb1-23" aria-hidden="true" tabindex="-1"></a>    ,<span class="dt"> .o_taps</span> (foo_d)</span>
<span id="cb1-24"><a href="#cb1-24" aria-hidden="true" tabindex="-1"></a>    );</span>
<span id="cb1-25"><a href="#cb1-25" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-26"><a href="#cb1-26" aria-hidden="true" tabindex="-1"></a>  <span class="kw">always_ff</span> @(<span class="kw">posedge</span> ifc_APB.clk, <span class="kw">posedge</span> ifc_APB.arst)</span>
<span id="cb1-27"><a href="#cb1-27" aria-hidden="true" tabindex="-1"></a>    <span class="kw">if</span> (ifc_APB.arst)</span>
<span id="cb1-28"><a href="#cb1-28" aria-hidden="true" tabindex="-1"></a>      foo_q &lt;= &#39;<span class="dv">0</span>;</span>
<span id="cb1-29"><a href="#cb1-29" aria-hidden="true" tabindex="-1"></a>    <span class="kw">else</span> <span class="kw">if</span> (updateFoo)</span>
<span id="cb1-30"><a href="#cb1-30" aria-hidden="true" tabindex="-1"></a>      foo_q &lt;= foo_d;</span>
<span id="cb1-31"><a href="#cb1-31" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-32"><a href="#cb1-32" aria-hidden="true" tabindex="-1"></a>  <span class="co">// ... snip ...</span></span>
<span id="cb1-33"><a href="#cb1-33" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb1-34"><a href="#cb1-34" aria-hidden="true" tabindex="-1"></a><span class="kw">endmodule</span></span></code></pre></div>
<p>The public API of this example module consists of the module
declaration, APB registers, hierarchical paths to sequential elements,
and other packaged components like helper scripts and design
constraints.</p>
<h3 id="major-versions"><span class="MAJOR">MAJOR</span> Versions</h3>
<blockquote>
<p>Given a version number <span class="MAJOR">MAJOR</span>.<span
class="MINOR">MINOR</span>.<span class="PATCH">PATCH</span>, increment
the:</p>
<ol class="incremental" type="1">
<li><span class="MAJOR">MAJOR</span> version when you make incompatible
API changes</li>
</ol>
</blockquote>
<p>Referencing the example, the <span class="MAJOR">MAJOR</span> version
must be incremented with any of the following changes:</p>
<ol class="incremental" type="1">
<li>Modified module name which integrators use to declare an instance of
the peripheral, e.g. <code>Alu</code> <span class="math inline">→</span>
<code>MyArithmetic</code>. Existing code using the name <code>Alu</code>
will not elaborate unchanged.</li>
<li>Removed parameter port, e.g. <del><code>RESULT_W</code></del>.
Existing code overriding the parameter value will not elaborate
unchanged.</li>
<li>Modified parameter port kind, e.g. <code>parameter</code> <span
class="math inline">→</span> <code>localparam</code>, i.e. overridable
to non-overridable. Existing code overriding the parameter value will
not elaborate unchanged.</li>
<li>Modified parameter port name, e.g. <code>RESULT_W</code> <span
class="math inline">→</span> <code>OUT_WIDTH</code>. Existing code using
the name <code>RESULT_W</code> will not elaborate unchanged.</li>
<li>Modified parameter port default value, e.g. <code>16</code> <span
class="math inline">→</span> <code>5</code>, including addition or
removal of the explicit default value. Existing code may depend on the
default value for critical functionality.</li>
<li>Removed signal port, e.g. <del><code>o_resultant</code></del>.
Existing code using that port will not elaborate unchanged.</li>
<li>Modified signal port datatype, e.g. <code>logic [1:0][7:0]</code>
<span class="math inline">→</span> <code>logic [15:0]</code>. Existing
code may depend on the size and structure of the port datatype, and
input expressions may be cast to an unexpected width or datatype.</li>
<li>Modified signal port name, e.g. <code>i_operands</code> <span
class="math inline">→</span> <code>i_numbers</code>. Existing code using
the name <code>i_operands</code> will not elaborate unchanged.</li>
<li>Removed interface port, e.g. <del><code>ifc_APB</code></del>.
Existing code using the APB interface will not elaborate unchanged.</li>
<li>Modified interface port type, e.g. <code>APB.slave</code> <span
class="math inline">→</span> <code>AXI.slave</code>. Existing code using
the APB interface will not elaborate unchanged.</li>
<li>Modified interface port name, e.g. <code>ifc_APB</code> <span
class="math inline">→</span> <code>myApb</code>. Existing code using the
name <code>ifc_APB</code> will not elaborate unchanged.</li>
<li>Removed or modified sequential signal name, e.g. <code>foo_q</code>
<span class="math inline">→</span> <code>bar_q</code>. Existing code
referencing <code>foo_q</code> will not find the inferred FF(s). You may
not notice the breakage until your colleagues in physical implementation
notify you that their scripts don’t work. In the worst cases, FFs
requiring special treatment can be silently missed.</li>
<li>Any added, removed, or renamed hierarchical middle layer, e.g.
<code>Alu.u_pipe</code> <span class="math inline">→</span>
<code>Alu.u_wrapperA.u_pipe</code>. Existing code, particularly for
physical implementation, may depend on the hierarchical names including
generate blocks.</li>
<li>Removed, or renamed hierarchical bottom layer, e.g.
<code>Alu.u_pipe1</code> <span class="math inline">→</span>
<code>Alu.u_pipe[1]</code>. Existing code, particularly for physical
implementation, may depend on the hierarchical names including generate
loops.</li>
<li>Removed or functionally modified package function. Higher-level
designs may depend on any aspect of a function in a supplied package at
elaboration time, simulation time, and in synthesis.</li>
<li>Added, removed, or modified any machine-readable comment, e.g.
tool-specific directives like <code>// synopsys parallel_case</code>.
Existing flows are likely to depend on these for critical
functionality.</li>
<li>Removed software-accessible register,
e.g. <del><code>CFG</code></del>. Existing system software accessing the
<code>CFG</code> address will not operate equivalently.</li>
<li>Modified software-accessible register address,
e.g. <code>12'h444</code> <span class="math inline">→</span>
<code>12'h888</code>. Existing system software accessing the address
<code>0x444</code> will not operate equivalently.</li>
<li>Modified software-accessible register field layout,
e.g. <code>CFG[0]=ENABLE</code> <span class="math inline">→</span>
<code>CFG[31]=ENABLE</code>. Existing system software accessing the
register will not operate equivalently.</li>
<li>Modified software-accessible register reset value,
e.g. <code>32'd5</code> <span class="math inline">→</span>
<code>32'd0</code>. Existing system software accessing the register will
not operate equivalently, particularly software performing non-atomic
read-modify-write operations on startup like
<code>cfg-&gt;operation++</code>.</li>
</ol>
<p>To summarize, the <span class="MAJOR">MAJOR</span> version must be
incremented with any changes which <em>require</em> updates to any
projects that fetch the newly released version. Note, changes to match
the documentation of a previous release should be considered bug fixes,
so may only warrant a <span class="MINOR">MINOR</span> increment.</p>
<h3 id="minor-versions"><span class="MINOR">MINOR</span> Versions</h3>
<blockquote>
<p>Given a version number <span class="MAJOR">MAJOR</span>.<span
class="MINOR">MINOR</span>.<span class="PATCH">PATCH</span>, increment
the:</p>
<ol class="incremental" start="2" type="1">
<li><span class="MINOR">MINOR</span> version when you add functionality
in a backwards compatible manner</li>
</ol>
</blockquote>
<p>Where SemVer specifies adding functionality, SoC designs must update
<em>at least</em> the <span class="MINOR">MINOR</span> version with any
of the following modifications:</p>
<ol class="incremental" type="1">
<li>Added parameter port, e.g. <code>ANOTHER</code>. Existing code will
elaborate unchanged.</li>
<li>Modified parameter port datatype, e.g. <code>int</code> to
<code>bit [3:0]</code>, including removal of the explicit datatype.
Existing code may elaborate unchanged, but override values may be cast
to an unexpected width or datatype. If existing code needs changes to
elaborate with the updated version, then increment <span
class="MAJOR">MAJOR</span> instead.</li>
<li>Added signal port, e.g. <code>output o_another</code>. Existing code
may elaborate unchanged and a new signal port implies new
functionality.</li>
<li>Modified signal port direction, e.g. <code>inout myport</code> <span
class="math inline">→</span> <code>output myport</code>. Existing code
may elaborate unchanged, but simulation semantics may be different. If
existing code needs changes to elaborate with the updated version, then
increment <span class="MAJOR">MAJOR</span> instead.</li>
<li>Modified signal port nettype, e.g. <code>input logic</code> <span
class="math inline">→</span> <code>input var logic</code>. Default
nettype of <code>input</code> and <code>inout</code> signal ports with
datatype <code>logic</code> is <code>tri</code>, but for
<code>output</code> ports it’s <code>var</code>. Existing code may
elaborate unchanged, but simulation semantics may be different. If
existing code needs changes to elaborate with the updated version, then
increment <span class="MAJOR">MAJOR</span> instead.</li>
<li>Added interface port, e.g. <code>OCP.slave</code>. Existing code may
elaborate unchanged and a new interface port implies new
functionality.</li>
<li>Modified sequential signal datatype or expression,
e.g. <code>logic [1:0] foo_q</code> <span class="math inline">→</span>
<code>FooEnum_t foo_q</code>. Backwards-compatible changes only require
a <span class="MINOR">MINOR</span> increment, but incompatible changes
like reducing the <em>intended</em> width of a FF vector require a <span
class="MAJOR">MAJOR</span> increment.</li>
<li>Added hierarchical bottom layer, e.g. <code>Alu.u_pipeA2</code>. New
hierarchy implies new functionality, not just a bug fix.</li>
<li>Added package function,
e.g. <code>function bit isPrime (int x);</code>. A new function implies
new functionality, not just a bug fix.</li>
<li>Added software-accessible register, e.g. <code>STATUS</code>.
Existing system software will not operate equivalently, and updated
software may use the new functionality.</li>
</ol>
<p>To summarize, the <span class="MINOR">MINOR</span> version must be
incremented with any changes which add or modify functionality in a
manner which <em>does not require</em> downstream users to make changes.
If downstream users are required to make changes to their project in
order to accept the new version, increment <span
class="MAJOR">MAJOR</span> instead.</p>
<h3 id="patch-versions"><span class="PATCH">PATCH</span> Versions</h3>
<blockquote>
<p>Given a version number <span class="MAJOR">MAJOR</span>.<span
class="MINOR">MINOR</span>.<span class="PATCH">PATCH</span>, increment
the:</p>
<ol class="incremental" start="3" type="1">
<li><span class="PATCH">PATCH</span> version when you make backwards
compatible bug fixes</li>
</ol>
</blockquote>
<p>As with SemVer, only backwards-compatible changes (for all downstream
users) are allowed within a <span class="PATCH">PATCH</span> increment
version.</p>
<ol class="incremental" type="1">
<li>Added, removed, or modified internal constant,
e.g. <code>MYCONSTANT</code> <span class="math inline">→</span>
<code>BETTERNAME</code>. Internal constants should not be relied upon
downstream.</li>
<li>Added, removed, or modified internal combinational signal,
e.g. <code>foo_d</code> <span class="math inline">→</span>
<code>bar_d</code>. Internal combinational signals should not be relied
upon downstream. Exemption: If you change signals which are
<em>intended</em> to be probed or forced by downstream users, increment
<span class="MAJOR">MAJOR</span> instead,
e.g. <code>disableChecks</code> <span class="math inline">→</span>
<code>turnOffChecks</code>.</li>
<li>Added internal sequential signal, e.g. <code>new_q</code>.
Additional FFs will affect area, power, achievable fmax and cost, but
are unlikely to break physical implementation flows outright. Note,
removed or renamed internal signals require a <span
class="MAJOR">MAJOR</span> increment.</li>
<li>Non-functionally modified package function, e.g. to improve
simulation performance without affecting its <a
href="https://en.wikipedia.org/wiki/Function_(mathematics)">domain,
codomain</a>, or <a
href="https://en.wikipedia.org/wiki/Image_(mathematics)">image</a>.</li>
<li>Any <a
href="https://en.wikipedia.org/wiki/Comment_(computer_programming)#Tags">tag
comment</a>, e.g. <code>/* TODO: Something */</code>. Note, where
changes include updates to tag comments, there’s a good chance the
changes also involve enough to warrant a <span
class="MINOR">MINOR</span> or <span class="MAJOR">MAJOR</span>
increment.</li>
<li>Any human-only comment,
e.g. <code>/* Isn't this nice */</code>.</li>
</ol>
<h3 id="semver-for-systemverilog-cheatsheet">SemVer for SystemVerilog
Cheatsheet</h3>
<table>
<colgroup>
<col style="width: 8%" />
<col style="width: 55%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="header">
<th style="text-align: center;">How</th>
<th style="text-align: left;">What</th>
<th style="text-align: left;">Increment (at least)</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Top-level module name</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Parameter port</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Parameter port</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Parameter port kind</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Parameter port datatype</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Parameter port name</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Parameter port default value</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Signal port</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Signal port</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Signal port direction</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Signal port nettype</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Signal port datatype</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Signal port name</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Interface port</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Interface port</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Interface port type</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Interface port name</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Internal constant</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Combinatorial signal</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Sequential signal</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Sequential signal</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Sequential signal name</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Sequential signal datatype</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Sequential signal expression</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Hierarchy middle layer</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Hierarchy bottom layer</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Hierarchy bottom layer</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Hierarchy bottom layer</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Package function</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Package function</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Package function behavior</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Tool directive comment</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Tag comment</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chAny">any</span></td>
<td style="text-align: left;">Human-only comment</td>
<td style="text-align: left;"><span class="PATCH">PATCH</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chAdd">add</span></td>
<td style="text-align: left;">Software register</td>
<td style="text-align: left;"><span class="MINOR">MINOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chRem">rem</span></td>
<td style="text-align: left;">Software register</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Software register address</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="even">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Software register field layout</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
<tr class="odd">
<td style="text-align: center;"><span class="ch chMod">mod</span></td>
<td style="text-align: left;">Software register reset value</td>
<td style="text-align: left;"><span class="MAJOR">MAJOR</span></td>
</tr>
</tbody>
</table>
<h2 id="faq">FAQ</h2>
<dl class="incremental">
<dt>1 -</dt>
<dd>
I don’t want to increment <span class="MAJOR">MAJOR</span> every time I
do a little refactoring. Should internal signal names really be
considered part of the public API?
</dd>
</dl>
<p>A common point of confusion is that SoC design is not the same as
software. The SoC design process (at the <a
href="https://en.wikipedia.org/wiki/Register_transfer_language">RTL</a>
level) sits somewhere between the design processes for software and
high-volume hardware like injection moulds or <a
href="https://en.wikipedia.org/wiki/Printed_circuit_board">PCB</a>s.
High-volume manufacturing processes require extreme rigor in even the
tiniest change because an subtle unnoticed mistake can quickly cost a
huge amount of wasted resources. In general, software development
processes are considerably more relaxed because fixes can be deployed
relatively easily to downstream users.</p>
<p>The fundamental difference is that software can be safely divided
into discrete layers of abstraction, i.e. a web developer writing a
JavaScript function has little need to care about the exact sequence of
CPU instructions used to execute it. This is because the software
ecosystem has such well-defined abstractions that JavaScript’s
environment perfectly follows a set of rules based on digital Boolean
logic, so the effects of any change can be fully predicted and
contained. Physical hardware is much more complex. For example, let’s
say a PCB designer wishes to move a capacitor; Electrically, there are
no changes so verification could seem trivial, however, downstream users
might notice that the change affects EMI compliance, heat distribution,
weight distribution, manufacturability, and mechanical dimensions that
they depend on. The physical world is considerably more difficult,
perhaps impossible, to partition into neat layers of abstraction, so
designers of physical products need to have awareness of a much wider
range of possible effects on downstream users.</p>
<p>SoC designs in RTL are typically close to physical hardware so
downstream users working on synthesis and layout will frequently (and
necessarily) depend on things like the names of internal signals, which
might be unexpected to engineers from software backgrounds. These
differences are also reflected in RTL languages: For example,
SystemVerilog does not have keywords like <code>public</code> or
<code>private</code>. The closest thing is <code>protected</code> which
only applies to <code>class</code>es, i.e. only in the context of
non-synthesizable code.</p>
<p>If this all seems too restrictive, there are a few points worth
clarifying:</p>
<ol class="incremental" type="1">
<li>SemVer <a href="https://semver.org/#spec-item-4">item 4</a> notes
that <span class="MAJOR">MAJOR</span> version zero is for initial
development, anything may change between <span
class="MINOR">MINOR</span> and <span class="PATCH">PATCH</span>
increments, and the public API <em>should not</em> be condsidered
stable. If you’re still in the stage of development where refactoring
and renaming changes are frequent, then the design isn’t yet stable so
just keep the <span class="MAJOR">MAJOR</span> at zero until you’re
satisfied that the design doesn’t need regular “tidying”.</li>
<li>SemVer also has FAQ points (<a
href="https://semver.org/#doesnt-this-discourage-rapid-development-and-fast-iteration">here</a>,
<a
href="https://semver.org/#if-even-the-tiniest-backwards-incompatible-changes-to-the-public-api-require-a-major-version-bump-wont-i-end-up-at-version-4200-very-rapidly">here</a>,
and <a
href="https://semver.org/#documenting-the-entire-public-api-is-too-much-work">here</a>)
noting that part of your responsibility (to your users) is to
communicate effectively about changes which might cause them unexpected
and unplanned work.</li>
<li>If you’re adamant that signal names are not part of the public API,
it is sufficient to simply state this in documentation and/or release
notes. For example, “Synthesis scripts should not depend on an signal
matching the regular expression <code>.*_d</code>”.</li>
</ol>
<dl class="incremental">
<dt>2 -</dt>
<dd>
My design depends on other designs which use SemVer. Do I need to
increment <span class="MAJOR">MAJOR</span> for every dependency update?
</dd>
</dl>
<ul class="incremental">
<li>If your changes pull in an incompatible dependency, i.e. it’s <span
class="MAJOR">MAJOR</span> has increased, then yes because that
incompatibility can break things for your users.</li>
<li>If you’re using a version control like git, you don’t need to make a
release for each depedency individually, just like you wouldn’t make a
release from every commit. As a responsible developer, your releases
should be planned and the effects of any changes should be
understood.</li>
<li>Similar to the previous question, you can class any part of your
design as private simply by stating so in documentation and/or release
notes, but the default stance for SoC designs is that everything is
considered public.</li>
</ul>
<dl class="incremental">
<dt>3 -</dt>
<dd>
In my project, we plan our releases such that <span
class="MAJOR">MAJOR</span> indicates architectural updates, <span
class="MINOR">MINOR</span> indicates new features, and <span
class="PATCH">PATCH</span> indicates bugfixes. How do these rules apply?
</dd>
</dl>
<p>It’s great to have a well-written plan so that users know what key
features to expect as your project progresses, and it’s nice that you
provide a consistent way of communicating project progress. However,
that is not Semantic Versioning.</p>
<p>Semantic Versioning is a scheme for communicating functional
compatibility between releases, not about communicating project
progress. Alternative schemes may appear cosmetically similar to SemVer
(by using the format
<code>&lt;span class="MAJOR"&gt;MAJOR&lt;/span&gt;.&lt;span class="MINOR"&gt;MINOR&lt;/span&gt;.&lt;span class="PATCH"&gt;PATCH&lt;/span&gt;</code>)
but not adhere to the same rules. By stating that your project uses
SemVer, you’re making a set of promises to your downstream users, most
notably that they should be able to pull in <span
class="MINOR">MINOR</span> and <span class="PATCH">PATCH</span>
increments without <em>any</em> integration work.</p>
<p>These are some of the things that SemVer numbers do <em>not</em>
convey:</p>
<ul class="incremental">
<li>How the release corresponds to a project plan.</li>
<li>The quality or completeness of any aspect.</li>
<li>What features are included or excluded.</li>
<li>How much effort was involved, e.g. the number of <a
href="https://en.wikipedia.org/wiki/The_Mythical_Man-Month">man-month</a>s.</li>
<li>The size of the changes, e.g. the number of changed lines.</li>
<li>How much smaller/faster/neater/better the new release is.</li>
<li>Whether the release is stable for one set of users,
e.g. verification, versus another set of users, e.g. physical
implementation.</li>
</ul>
<p>Adhering to SemVer only communicates, very coarsely, how much work is
mandatory for downstream users moving from one version to another.</p>
<dl class="incremental">
<dt>4 -</dt>
<dd>
My project wants to make regular releases from parallel branches of
development. How can we use SemVer?
</dd>
</dl>
<p>The most important thing is to communicate clearly and precisely what
that means to your users, otherwise they might see their flows
unexpectedly breaking and get annoyed with you. If the development
branches diverge significantly, you can consider splitting the project
into a “core” and higher-level “variants” which include the core.</p>
  </div>
</body>
</html>
