{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1592991356041 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|wbop_out.src.WBS_MEM core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|memop_out.mem.memwrite " "Duplicate LATCH primitive \"core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|wbop_out.src.WBS_MEM\" merged with LATCH primitive \"core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|memop_out.mem.memwrite\"" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1592991356079 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1592991356079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[31\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356080 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[31\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356080 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[30\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356080 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[30\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356080 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[29\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356080 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[29\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[28\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[28\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[27\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[27\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[26\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[26\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[25\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[25\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[24\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[24\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[23\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[23\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[22\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[22\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[21\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[21\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[20\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[20\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[19\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[19\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356081 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[18\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[18\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[17\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[17\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[16\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[16\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[15\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[15\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[14\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[14\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[13\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[13\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[12\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[12\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[11\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[11\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[10\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[10\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[9\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[9\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356082 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[8\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[8\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[7\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[7\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[6\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[6\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[5\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[5\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[4\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[4\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[3\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[3\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[2\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[2\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[1\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[1\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[0\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[0\] " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.imm_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[0\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356083 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[8\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[24\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[1\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[9\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[25\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[2\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[10\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[26\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[3\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[11\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[27\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[4\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[12\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[28\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[5\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[13\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[29\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[6\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[14\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356084 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[30\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[7\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[15\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[31\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[16\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[17\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[18\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[19\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[20\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[21\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[22\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[23\] " "Latch core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\|R\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu_op.memread" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|wbop_out.write " "Latch core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|wbop_out.write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.pc_flag " "Ports D and ENA on the latch are fed by the same signal core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_op.pc_flag" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1592991356085 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1592991356085 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1592991356091 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1592991356091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1592991357277 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1592991361464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4326 " "Implemented 4326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1592991361484 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1592991361484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4320 " "Implemented 4320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1592991361484 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1592991361484 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1592991361484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1592991361484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1592991361626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 11:36:01 2020 " "Processing ended: Wed Jun 24 11:36:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1592991361626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1592991361626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1592991361626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1592991361626 ""}
