$date
	Thu Aug 24 10:39:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comp3bit_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 3 $ A [2:0] $end
$var reg 3 % B [2:0] $end
$scope module c1 $end
$var wire 3 & A [2:0] $end
$var wire 3 ' B [2:0] $end
$var wire 1 # eq $end
$var wire 1 " gt $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 + k1 $end
$var wire 1 , k2 $end
$var wire 1 - k3 $end
$var wire 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
1*
1)
1(
b10 '
b10 &
b10 %
b10 $
1#
0"
0!
$end
#20
1!
0#
0"
0*
0-
b111 %
b111 '
b11 $
b11 &
#40
0!
1"
1+
b11 %
b11 '
b111 $
b111 &
#60
