{"vcs1":{"timestamp_begin":1730102071.857891384, "rt":1.72, "ut":0.85, "st":0.34}}
{"vcselab":{"timestamp_begin":1730102073.679586894, "rt":1.11, "ut":0.32, "st":0.20}}
{"link":{"timestamp_begin":1730102074.861971356, "rt":0.39, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730102071.038507891}
{"VCS_COMP_START_TIME": 1730102071.038507891}
{"VCS_COMP_END_TIME": 1730102076.921028319}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333544}}
{"stitch_vcselab": {"peak_mem": 231584}}
