 clock x_40;
clock x_42;
clock x_44;
clock x_46;
clock T;
bool Ii_hbusreq0;
bool Ii_hbusreq1;
bool Ii_hbusreq2;
bool Ii_hburst1;
bool Ii_hburst0;
bool Ii_hlock0;
bool Ii_hlock1;
bool Ii_hlock2;
bool Ii_hready;
bool Icontrollable_hmastlock;
bool Icontrollable_nstart;
bool Icontrollable_hmaster1;
bool Icontrollable_locked;
bool Icontrollable_hmaster0;
bool Icontrollable_hgrant1;
bool Icontrollable_busreq;
bool Icontrollable_hgrant2;
bool Icontrollable_ndecide;
bool Icontrollable_nhgrant0;
bool Ln41;
bool Lreg_controllable_hgrant2_out;
bool Lreg_controllable_hmaster1_out;
bool Lsys_fair0done_out;
bool Lreg_stateG3_0_out;
bool Lenv_fair1done_out;
bool Lreg_controllable_locked_out;
bool Lsys_fair3done_out;
bool Lreg_stateG3_1_out;
bool Lreg_controllable_ndecide_out;
bool Lreg_stateG3_2_out;
bool Lreg_i_hbusreq0_out;
bool Lreg_controllable_busreq_out;
bool Lreg_controllable_nstart_out;
bool Lreg_i_hbusreq1_out;
bool Lsys_fair1done_out;
bool Lreg_stateG2_out;
bool Lreg_stateG10_1_out;
bool Lenv_fair0done_out;
bool Lreg_controllable_nhgrant0_out;
bool Lreg_i_hlock2_out;
bool Lreg_stateG10_2_out;
bool Lreg_stateA1_out;
bool Lreg_controllable_hmastlock_out;
bool Lsys_fair4done_out;
bool Lreg_i_hbusreq2_out;
bool Lreg_i_hlock1_out;
bool Lfair_cnt0_out;
bool Lfair_cnt1_out;
bool Lfair_cnt2_out;
bool Lenv_safe_err_happened_out;
bool Lreg_i_hlock0_out;
bool Lreg_i_hready_out;
bool Lreg_controllable_hgrant1_out;
bool Lsys_fair2done_out;
bool Lreg_controllable_hmaster0_out;


process Circuit() {

state
    Init,
    JustSetIi_hbusreq0,
    JustSetIi_hbusreq1,
    JustSetIi_hbusreq2,
    JustSetIi_hburst1,
    JustSetIi_hburst0,
    JustSetIi_hlock0,
    JustSetIi_hlock1,
    JustSetIi_hlock2,
    JustSetIi_hready,
    JustSetIcontrollable_hmastlock,
    JustSetIcontrollable_nstart,
    JustSetIcontrollable_hmaster1,
    JustSetIcontrollable_locked,
    JustSetIcontrollable_hmaster0,
    JustSetIcontrollable_hgrant1,
    JustSetIcontrollable_busreq,
    JustSetIcontrollable_hgrant2,
    JustSetIcontrollable_ndecide,
    JustSetIcontrollable_nhgrant0,
    UpdatedLn41,
    UpdatedLn41_becomes0 { x_40 <= 1000 },
    UpdatedLn41_becomes1 { x_40 <= 1500 },
    UpdatedLreg_controllable_hgrant2_out,
    UpdatedLreg_controllable_hgrant2_out_becomes0 { x_42 <= 500 },
    UpdatedLreg_controllable_hgrant2_out_becomes1 { x_42 <= 2000 },
    UpdatedLreg_controllable_hmaster1_out,
    UpdatedLreg_controllable_hmaster1_out_becomes0 { x_44 <= 2000 },
    UpdatedLreg_controllable_hmaster1_out_becomes1 { x_44 <= 3000 },
    UpdatedLsys_fair0done_out,
    UpdatedLsys_fair0done_out_becomes0 { x_46 <= 3000 },
    UpdatedLsys_fair0done_out_becomes1 { x_46 <= 0 },
    dead;
urgent
    Init,
    JustSetIi_hbusreq0,
    JustSetIi_hbusreq1,
    JustSetIi_hbusreq2,
    JustSetIi_hburst1,
    JustSetIi_hburst0,
    JustSetIi_hlock0,
    JustSetIi_hlock1,
    JustSetIi_hlock2,
    JustSetIi_hready,
    JustSetIcontrollable_hmastlock,
    JustSetIcontrollable_nstart,
    JustSetIcontrollable_hmaster1,
    JustSetIcontrollable_locked,
    JustSetIcontrollable_hmaster0,
    JustSetIcontrollable_hgrant1,
    JustSetIcontrollable_busreq,
    JustSetIcontrollable_hgrant2,
    JustSetIcontrollable_ndecide,
    JustSetIcontrollable_nhgrant0,
    UpdatedLn41,
    UpdatedLreg_controllable_hgrant2_out,
    UpdatedLreg_controllable_hmaster1_out,
    UpdatedLsys_fair0done_out;
init
    Init;
trans
    Init -> JustSetIi_hbusreq0 { assign Ii_hbusreq0 := 0; },
    Init -> JustSetIi_hbusreq0 { assign Ii_hbusreq0 := 1; },
    JustSetIi_hbusreq0 -> JustSetIi_hbusreq1 { assign Ii_hbusreq1 := 0; },
    JustSetIi_hbusreq0 -> JustSetIi_hbusreq1 { assign Ii_hbusreq1 := 1; },
    JustSetIi_hbusreq1 -> JustSetIi_hbusreq2 { assign Ii_hbusreq2 := 0; },
    JustSetIi_hbusreq1 -> JustSetIi_hbusreq2 { assign Ii_hbusreq2 := 1; },
    JustSetIi_hbusreq2 -> JustSetIi_hburst1 { assign Ii_hburst1 := 0; },
    JustSetIi_hbusreq2 -> JustSetIi_hburst1 { assign Ii_hburst1 := 1; },
    JustSetIi_hburst1 -> JustSetIi_hburst0 { assign Ii_hburst0 := 0; },
    JustSetIi_hburst1 -> JustSetIi_hburst0 { assign Ii_hburst0 := 1; },
    JustSetIi_hburst0 -> JustSetIi_hlock0 { assign Ii_hlock0 := 0; },
    JustSetIi_hburst0 -> JustSetIi_hlock0 { assign Ii_hlock0 := 1; },
    JustSetIi_hlock0 -> JustSetIi_hlock1 { assign Ii_hlock1 := 0; },
    JustSetIi_hlock0 -> JustSetIi_hlock1 { assign Ii_hlock1 := 1; },
    JustSetIi_hlock1 -> JustSetIi_hlock2 { assign Ii_hlock2 := 0; },
    JustSetIi_hlock1 -> JustSetIi_hlock2 { assign Ii_hlock2 := 1; },
    JustSetIi_hlock2 -> JustSetIi_hready { assign Ii_hready := 0; },
    JustSetIi_hlock2 -> JustSetIi_hready { assign Ii_hready := 1; },
    JustSetIi_hready -> JustSetIcontrollable_hmastlock { assign Icontrollable_hmastlock := 0; },
    JustSetIi_hready -> JustSetIcontrollable_hmastlock { assign Icontrollable_hmastlock := 1; },
    JustSetIcontrollable_hmastlock -> JustSetIcontrollable_nstart { assign Icontrollable_nstart := 0; },
    JustSetIcontrollable_hmastlock -> JustSetIcontrollable_nstart { assign Icontrollable_nstart := 1; },
    JustSetIcontrollable_nstart -> JustSetIcontrollable_hmaster1 { assign Icontrollable_hmaster1 := 0; },
    JustSetIcontrollable_nstart -> JustSetIcontrollable_hmaster1 { assign Icontrollable_hmaster1 := 1; },
    JustSetIcontrollable_hmaster1 -> JustSetIcontrollable_locked { assign Icontrollable_locked := 0; },
    JustSetIcontrollable_hmaster1 -> JustSetIcontrollable_locked { assign Icontrollable_locked := 1; },
    JustSetIcontrollable_locked -> JustSetIcontrollable_hmaster0 { assign Icontrollable_hmaster0 := 0; },
    JustSetIcontrollable_locked -> JustSetIcontrollable_hmaster0 { assign Icontrollable_hmaster0 := 1; },
    JustSetIcontrollable_hmaster0 -> JustSetIcontrollable_hgrant1 { assign Icontrollable_hgrant1 := 0; },
    JustSetIcontrollable_hmaster0 -> JustSetIcontrollable_hgrant1 { assign Icontrollable_hgrant1 := 1; },
    JustSetIcontrollable_hgrant1 -> JustSetIcontrollable_busreq { assign Icontrollable_busreq := 0; },
    JustSetIcontrollable_hgrant1 -> JustSetIcontrollable_busreq { assign Icontrollable_busreq := 1; },
    JustSetIcontrollable_busreq -> JustSetIcontrollable_hgrant2 { assign Icontrollable_hgrant2 := 0; },
    JustSetIcontrollable_busreq -> JustSetIcontrollable_hgrant2 { assign Icontrollable_hgrant2 := 1; },
    JustSetIcontrollable_hgrant2 -> JustSetIcontrollable_ndecide { assign Icontrollable_ndecide := 0; },
    JustSetIcontrollable_hgrant2 -> JustSetIcontrollable_ndecide { assign Icontrollable_ndecide := 1; },
    JustSetIcontrollable_ndecide -> JustSetIcontrollable_nhgrant0 { assign Icontrollable_nhgrant0 := 0; },
    JustSetIcontrollable_ndecide -> JustSetIcontrollable_nhgrant0 { assign Icontrollable_nhgrant0 := 1; },
    JustSetIcontrollable_nhgrant0 -> UpdatedLn41 { guard Ln41 == 1; },
    JustSetIcontrollable_nhgrant0 -> UpdatedLn41 { guard Ln41 == 1 && Ln41 != 1 && x_40 >= 1000; },
    JustSetIcontrollable_nhgrant0 -> UpdatedLn41 { guard Ln41 == 0 && Ln41 != 1 && x_40 >= 1500; },
    JustSetIcontrollable_nhgrant0 -> UpdatedLn41_becomes0 { guard Ln41 == 1 && Ln41 != 1 && x_40 < 1000; },
    UpdatedLn41_becomes0 -> UpdatedLn41 { guard x_40 >= 1000; assign x_40:=0, Ln41 := 1; },
    JustSetIcontrollable_nhgrant0 -> UpdatedLn41_becomes1 { guard Ln41 == 0 && Ln41 != 1 && x_40 < 1500; },
    UpdatedLn41_becomes1 -> UpdatedLn41 { guard x_40 >= 1500; assign x_40:=0, Ln41 := 1; },
    UpdatedLn41 -> UpdatedLreg_controllable_hgrant2_out { guard Lreg_controllable_hgrant2_out == (Icontrollable_hgrant2); },
    UpdatedLn41 -> UpdatedLreg_controllable_hgrant2_out { guard Lreg_controllable_hgrant2_out == 1 && Lreg_controllable_hgrant2_out != (Icontrollable_hgrant2) && x_42 >= 500; },
    UpdatedLn41 -> UpdatedLreg_controllable_hgrant2_out { guard Lreg_controllable_hgrant2_out == 0 && Lreg_controllable_hgrant2_out != (Icontrollable_hgrant2) && x_42 >= 2000; },
    UpdatedLn41 -> UpdatedLreg_controllable_hgrant2_out_becomes0 { guard Lreg_controllable_hgrant2_out == 1 && Lreg_controllable_hgrant2_out != (Icontrollable_hgrant2) && x_42 < 500; },
    UpdatedLreg_controllable_hgrant2_out_becomes0 -> UpdatedLreg_controllable_hgrant2_out { guard x_42 >= 500; assign x_42:=0, Lreg_controllable_hgrant2_out := (Icontrollable_hgrant2); },
    UpdatedLn41 -> UpdatedLreg_controllable_hgrant2_out_becomes1 { guard Lreg_controllable_hgrant2_out == 0 && Lreg_controllable_hgrant2_out != (Icontrollable_hgrant2) && x_42 < 2000; },
    UpdatedLreg_controllable_hgrant2_out_becomes1 -> UpdatedLreg_controllable_hgrant2_out { guard x_42 >= 2000; assign x_42:=0, Lreg_controllable_hgrant2_out := (Icontrollable_hgrant2); },
    UpdatedLreg_controllable_hgrant2_out -> UpdatedLreg_controllable_hmaster1_out { guard Lreg_controllable_hmaster1_out == (Icontrollable_hmaster1); },
    UpdatedLreg_controllable_hgrant2_out -> UpdatedLreg_controllable_hmaster1_out { guard Lreg_controllable_hmaster1_out == 1 && Lreg_controllable_hmaster1_out != (Icontrollable_hmaster1) && x_44 >= 2000; },
    UpdatedLreg_controllable_hgrant2_out -> UpdatedLreg_controllable_hmaster1_out { guard Lreg_controllable_hmaster1_out == 0 && Lreg_controllable_hmaster1_out != (Icontrollable_hmaster1) && x_44 >= 3000; },
    UpdatedLreg_controllable_hgrant2_out -> UpdatedLreg_controllable_hmaster1_out_becomes0 { guard Lreg_controllable_hmaster1_out == 1 && Lreg_controllable_hmaster1_out != (Icontrollable_hmaster1) && x_44 < 2000; },
    UpdatedLreg_controllable_hmaster1_out_becomes0 -> UpdatedLreg_controllable_hmaster1_out { guard x_44 >= 2000; assign x_44:=0, Lreg_controllable_hmaster1_out := (Icontrollable_hmaster1); },
    UpdatedLreg_controllable_hgrant2_out -> UpdatedLreg_controllable_hmaster1_out_becomes1 { guard Lreg_controllable_hmaster1_out == 0 && Lreg_controllable_hmaster1_out != (Icontrollable_hmaster1) && x_44 < 3000; },
    UpdatedLreg_controllable_hmaster1_out_becomes1 -> UpdatedLreg_controllable_hmaster1_out { guard x_44 >= 3000; assign x_44:=0, Lreg_controllable_hmaster1_out := (Icontrollable_hmaster1); },
    UpdatedLreg_controllable_hmaster1_out -> UpdatedLsys_fair0done_out { guard Lsys_fair0done_out == (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))); },
    UpdatedLreg_controllable_hmaster1_out -> UpdatedLsys_fair0done_out { guard Lsys_fair0done_out == 1 && Lsys_fair0done_out != (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))) && x_46 >= 3000; },
    UpdatedLreg_controllable_hmaster1_out -> UpdatedLsys_fair0done_out { guard Lsys_fair0done_out == 0 && Lsys_fair0done_out != (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))) && x_46 >= 0; },
    UpdatedLreg_controllable_hmaster1_out -> UpdatedLsys_fair0done_out_becomes0 { guard Lsys_fair0done_out == 1 && Lsys_fair0done_out != (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))) && x_46 < 3000; },
    UpdatedLsys_fair0done_out_becomes0 -> UpdatedLsys_fair0done_out { guard x_46 >= 3000; assign x_46:=0, Lsys_fair0done_out := (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))); },
    UpdatedLreg_controllable_hmaster1_out -> UpdatedLsys_fair0done_out_becomes1 { guard Lsys_fair0done_out == 0 && Lsys_fair0done_out != (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))) && x_46 < 0; },
    UpdatedLsys_fair0done_out_becomes1 -> UpdatedLsys_fair0done_out { guard x_46 >= 0; assign x_46:=0, Lsys_fair0done_out := (!(!(!((Lsys_fair4done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && (Icontrollable_hmaster1)) && (Ii_hbusreq2))) && (!(!((Lsys_fair3done_out) && (Ln41)) && (!((Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq1))) && (!(!((Lsys_fair2done_out) && (Ln41)) && (!(!(Icontrollable_hmaster0) && !(Icontrollable_hmaster1)) && (Ii_hbusreq0))) && (!(!((Lsys_fair1done_out) && (Ln41)) && !(!((Lreg_stateG3_2_out) && (Ln41)) && (!((Lreg_stateG3_1_out) && (Ln41)) && !((Lreg_stateG3_0_out) && (Ln41))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41))))))) && !(!((Lsys_fair0done_out) && (Ln41)) && ((Lreg_stateG2_out) && (Ln41)))); },
    UpdatedLsys_fair0done_out -> Init { guard T <= 2000; assign T:=0; },
    UpdatedLsys_fair0done_out -> dead { guard T >2000; };
}

system Circuit;
prop{
    E<> Circuit_dead
}