vhdtdtfi -lib work pipeline_5deep_3bit.vhd -prj lab2 -o pipeline_5deep_3bit.spl -module pipeline_5deep_3bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e pipeline_5deep_3bit.spl {C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/pipeline_5deep_3bit.sym} 
