Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 11:21:23 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.810        0.000                      0                 2521        0.106        0.000                      0                 2521        3.750        0.000                       0                  1128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.810        0.000                      0                 2521        0.106        0.000                      0                 2521        3.750        0.000                       0                  1128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 3.137ns (35.467%)  route 5.708ns (64.533%))
  Logic Levels:           14  (CARRY4=8 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.346     6.889    U_ROM/q_reg[0][0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.013 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.402     7.416    U_ROM/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.444     8.983    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.129 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.833     9.962    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X49Y14         LUT5 (Prop_lut5_I2_O)        0.328    10.290 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.290    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.936    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.050    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.164    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.278    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.392    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.506    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.819 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.606    12.426    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.306    12.732 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.493    13.225    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.583    13.932    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X46Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.434    14.775    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X46Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.742    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.155ns (35.817%)  route 5.654ns (64.183%))
  Logic Levels:           14  (CARRY4=8 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.346     6.889    U_ROM/q_reg[0][0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.013 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.402     7.416    U_ROM/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.444     8.983    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.129 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.833     9.962    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X49Y14         LUT5 (Prop_lut5_I2_O)        0.328    10.290 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.290    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.936    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.050    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.164    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.278    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.392    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.506    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.840 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.473    12.313    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.303    12.616 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.428    13.045    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.727    13.896    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X46Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.753    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 3.137ns (35.709%)  route 5.648ns (64.291%))
  Logic Levels:           14  (CARRY4=8 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.346     6.889    U_ROM/q_reg[0][0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.013 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.402     7.416    U_ROM/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.444     8.983    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.129 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.833     9.962    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X49Y14         LUT5 (Prop_lut5_I2_O)        0.328    10.290 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.290    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.822    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.936    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.050    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.164    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.278    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.392    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.506    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.819 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.606    12.426    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.306    12.732 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.493    13.225    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.523    13.872    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X52Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.746    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 1.452ns (16.504%)  route 7.346ns (83.496%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.563     5.084    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X45Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          1.276     6.816    U_Core/U_ControlUnit/Q[1]
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  U_Core/U_ControlUnit/i__carry_i_12/O
                         net (fo=113, routed)         1.786     8.726    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.850 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_12/O
                         net (fo=2, routed)           0.971     9.821    U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_12_n_0
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.973 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[5]_i_7/O
                         net (fo=2, routed)           1.012    10.985    U_Core/U_ControlUnit/q_reg[4]_1
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.348    11.333 r  U_Core/U_ControlUnit/q[5]_i_3/O
                         net (fo=1, routed)           0.689    12.021    U_Core/U_ControlUnit/q[5]_i_3_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.124    12.145 r  U_Core/U_ControlUnit/q[5]_i_1/O
                         net (fo=2, routed)           1.061    13.206    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.330 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.552    13.882    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X52Y13         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y13         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X52Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.764    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.678ns (19.016%)  route 7.146ns (80.984%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.388     6.931    U_ROM/q_reg[0][0]
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  U_ROM/q[13]_i_4/O
                         net (fo=1, routed)           0.415     7.470    U_ROM/q[13]_i_4_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.719     8.313    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.437 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.279     8.716    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=38, routed)          1.014     9.854    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X41Y15         LUT3 (Prop_lut3_I1_O)        0.152    10.006 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=34, routed)          0.929    10.935    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I3_O)        0.326    11.261 r  U_Core/U_ControlUnit/q[28]_i_2/O
                         net (fo=1, routed)           0.805    12.066    U_Core/U_ControlUnit/q[28]_i_2_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    12.190 r  U_Core/U_ControlUnit/q[28]_i_1/O
                         net (fo=2, routed)           1.013    13.202    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.326 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.585    13.911    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X46Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.827    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.678ns (19.355%)  route 6.992ns (80.645%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.388     6.931    U_ROM/q_reg[0][0]
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  U_ROM/q[13]_i_4/O
                         net (fo=1, routed)           0.415     7.470    U_ROM/q[13]_i_4_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.719     8.313    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.437 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.279     8.716    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=38, routed)          1.014     9.854    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X41Y15         LUT3 (Prop_lut3_I1_O)        0.152    10.006 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=34, routed)          1.076    11.082    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_2
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.326    11.408 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[23]_i_2/O
                         net (fo=1, routed)           0.584    11.992    U_Core/U_ControlUnit/q_reg[23]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.116 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.891    13.008    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.625    13.757    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X50Y19         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y19         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 1.678ns (19.355%)  route 6.991ns (80.645%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.388     6.931    U_ROM/q_reg[0][0]
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  U_ROM/q[13]_i_4/O
                         net (fo=1, routed)           0.415     7.470    U_ROM/q[13]_i_4_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.719     8.313    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.437 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.279     8.716    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=38, routed)          1.014     9.854    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X41Y15         LUT3 (Prop_lut3_I1_O)        0.152    10.006 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=34, routed)          1.076    11.082    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_2
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.326    11.408 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[23]_i_2/O
                         net (fo=1, routed)           0.584    11.992    U_Core/U_ControlUnit/q_reg[23]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.116 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.891    13.008    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.625    13.757    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X50Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 1.678ns (19.219%)  route 7.053ns (80.781%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=76, routed)          1.388     6.931    U_ROM/q_reg[0][0]
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  U_ROM/q[13]_i_4/O
                         net (fo=1, routed)           0.415     7.470    U_ROM/q[13]_i_4_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.719     8.313    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.437 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.279     8.716    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=38, routed)          1.014     9.854    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X41Y15         LUT3 (Prop_lut3_I1_O)        0.152    10.006 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=34, routed)          0.929    10.935    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I3_O)        0.326    11.261 r  U_Core/U_ControlUnit/q[28]_i_2/O
                         net (fo=1, routed)           0.805    12.066    U_Core/U_ControlUnit/q[28]_i_2_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    12.190 r  U_Core/U_ControlUnit/q[28]_i_1/O
                         net (fo=2, routed)           1.013    13.202    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.326 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.492    13.818    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X52Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.831    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.850ns (21.363%)  route 6.810ns (78.637%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.562     5.083    U_Core/U_DataPath/U_DecReg_ImmExtend/clk_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[3]/Q
                         net (fo=9, routed)           1.144     6.746    U_Core/U_ControlUnit/q_reg[31]_5[3]
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.870 r  U_Core/U_ControlUnit/i__carry_i_13/O
                         net (fo=115, routed)         1.223     8.092    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[3]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.150     8.242 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[14]_i_14/O
                         net (fo=1, routed)           0.455     8.697    U_Core/U_DataPath/U_DecReg_RFRD1/q[14]_i_14_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.326     9.023 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[14]_i_12/O
                         net (fo=2, routed)           0.644     9.667    U_Core/U_DataPath/U_DecReg_RFRD1/q[14]_i_12_n_0
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.819 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[12]_i_8/O
                         net (fo=2, routed)           1.102    10.921    U_Core/U_ControlUnit/q_reg[11]_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.332    11.253 r  U_Core/U_ControlUnit/q[11]_i_3/O
                         net (fo=1, routed)           0.781    12.034    U_Core/U_ControlUnit/q[11]_i_3_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.124    12.158 r  U_Core/U_ControlUnit/q[11]_i_1/O
                         net (fo=2, routed)           0.597    12.756    U_Core/U_ControlUnit/q_reg[31][9]
    SLICE_X47Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.880 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.864    13.743    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X52Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X52Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.762    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 1.523ns (17.452%)  route 7.204ns (82.548%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.566     5.087    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=76, routed)          1.357     6.900    U_ROM/q_reg[0][2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.024 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.264     7.288    U_ROM/q[12]_i_3_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.802     8.215    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.120     8.335 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.062     9.397    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.327     9.724 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.438    11.162    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X35Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  U_Core/U_ControlUnit/q[6]_i_3/O
                         net (fo=1, routed)           0.635    11.921    U_Core/U_ControlUnit/q[6]_i_3_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.124    12.045 r  U_Core/U_ControlUnit/q[6]_i_1/O
                         net (fo=2, routed)           0.879    12.924    U_Core/U_ControlUnit/q_reg[31][4]
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.048 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.766    13.814    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X52Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X52Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIM0/U_APB_Intf_TIM/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.585     1.468    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.054     1.663    U_TIM0/U_APB_Intf_TIM/slv_reg0[17]
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.708 r  U_TIM0/U_APB_Intf_TIM/PRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     1.708    U_TIM0/U_APB_Intf_TIM/p_0_in[17]
    SLICE_X60Y20         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.853     1.980    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[17]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121     1.602    U_TIM0/U_APB_Intf_TIM/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_IntfO/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_IntfO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.564     1.447    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X51Y11         FDCE                                         r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.054     1.642    U_GPIOD/U_APB_IntfO/slv_reg2_reg_n_0_[8]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.687 r  U_GPIOD/U_APB_IntfO/PRDATA[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.687    U_GPIOD/U_APB_IntfO/p_0_in[8]
    SLICE_X50Y11         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.835     1.962    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[8]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.121     1.581    U_GPIOD/U_APB_IntfO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.931%)  route 0.300ns (70.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.128     1.569 r  U_APB_Master/temp_wdata_reg_reg[17]/Q
                         net (fo=14, routed)          0.300     1.869    U_RAM/mem_reg_0[17]
    RAMB36_X2Y3          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.870     1.998    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.520    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.242     1.762    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.564     1.447    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[11]/Q
                         net (fo=1, routed)           0.056     1.644    U_GPIOC/U_APB_IntfO/slv_reg2_reg_n_0_[11]
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.689 r  U_GPIOC/U_APB_IntfO/PRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     1.689    U_GPIOC/U_APB_IntfO/p_0_in[11]
    SLICE_X52Y11         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.835     1.962    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[11]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.120     1.580    U_GPIOC/U_APB_IntfO/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.561     1.444    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/Q
                         net (fo=2, routed)           0.068     1.653    U_Core/U_DataPath/U_ExeReg_RFRD2/D[1]
    SLICE_X47Y12         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.830     1.957    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDCE (Hold_fdce_C_D)         0.075     1.519    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_FndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_FndController/U_Conter_2big/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.592     1.475    U_FndController_Periph/U_FndController/U_Clk_Div_1Khz/clk_IBUF_BUFG
    SLICE_X65Y12         FDCE                                         r  U_FndController_Periph/U_FndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_FndController_Periph/U_FndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.091     1.707    U_FndController_Periph/U_FndController/U_Conter_2big/tick
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.048     1.755 r  U_FndController_Periph/U_FndController/U_Conter_2big/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    U_FndController_Periph/U_FndController/U_Conter_2big/count[1]_i_1_n_0
    SLICE_X64Y12         FDCE                                         r  U_FndController_Periph/U_FndController/U_Conter_2big/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.862     1.989    U_FndController_Periph/U_FndController/U_Conter_2big/clk_IBUF_BUFG
    SLICE_X64Y12         FDCE                                         r  U_FndController_Periph/U_FndController/U_Conter_2big/count_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.131     1.619    U_FndController_Periph/U_FndController/U_Conter_2big/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.564     1.447    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X48Y11         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/Q
                         net (fo=2, routed)           0.070     1.658    U_Core/U_DataPath/U_ExeReg_RFRD2/D[2]
    SLICE_X48Y11         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.834     1.961    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X48Y11         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y11         FDCE (Hold_fdce_C_D)         0.071     1.518    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.564     1.447    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X57Y14         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/Q
                         net (fo=1, routed)           0.087     1.675    U_GPOA/U_APB_Intf/Q[0]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.720 r  U_GPOA/U_APB_Intf/PRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    U_GPOA/U_APB_Intf/p_0_in[0]
    SLICE_X56Y14         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.832     1.959    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.120     1.580    U_GPOA/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.555     1.438    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg1_reg[28]/Q
                         net (fo=1, routed)           0.087     1.666    U_FndController_Periph/U_APB_Intf_FndController/slv_reg1[28]
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.711 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.711    U_FndController_Periph/U_APB_Intf_FndController/p_0_in[28]
    SLICE_X56Y25         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.821     1.948    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[28]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.120     1.571    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.585     1.468    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.087     1.696    U_GPIOC/U_APB_IntfO/slv_reg2_reg_n_0_[19]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.741 r  U_GPIOC/U_APB_IntfO/PRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_GPIOC/U_APB_IntfO/p_0_in[19]
    SLICE_X64Y21         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1127, routed)        0.854     1.981    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[19]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.601    U_GPIOC/U_APB_IntfO/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y13   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y14   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y14   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y16   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y15   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y16   U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y17   U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y17   U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y21   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y21   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK



