#*****************************************************************************
#
# This file was automatically generated by coreAssembler (version V-2024.03).
#
# FILENAME : /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/scripts/soc_periph_dw_peripherals.tcl
# DATE :     November 14, 2024
# ABSTRACT :
#            Script generated by write_batch_script.  This script
#            was used to capture the coreAssembler workspace 'soc_periph_dw_peripherals'.
#            The command line was:
#                 write_batch_script -include -create_workspace -assembly -activities -default_params -design_intent /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/scripts/soc_periph_dw_peripherals.tcl
#
# LICENSES AUTHORIZED: coreAssembler DesignWare-Foundation DWC-AMBA-Fabric-Source DWC-APB-Advanced-Source DWC-APB-Periph-Source
#
#
#*****************************************************************************


create_workspace -design soc_periph_dw_peripherals -name soc_periph_dw_peripherals
set_design_attribute SpiritName design_soc_dw_peripherals
set_design_attribute SpiritVendor ThirdParty
set_design_attribute SpiritLibrary ThirdParty
set_design_attribute SpiritVersion 1.0
set_workspace_options -prefixfiles -prefixmacros -batch

set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"
set_current_component
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_apb_ssi -name soc_periph_dw_ssi -noauto
   set_configuration_parameter -component soc_periph_dw_ssi SSI_INTR_IO 0; # == default value.
   set_configuration_parameter -component soc_periph_dw_ssi SSI_INTR_POL 1
   set_configuration_parameter -component soc_periph_dw_ssi SSI_IS_MASTER 1; # == default value.
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_apb_gpio/2.14a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_apb_gpio -name soc_periph_dw_gpio -noauto -noexport
   set_configuration_parameter -component soc_periph_dw_gpio GPIO_INTR_IO 1
   set_configuration_parameter -component soc_periph_dw_gpio GPIO_INT_POL 1
   set_configuration_parameter -component soc_periph_dw_gpio GPIO_PORTA_INTR 0x1; # == default value.
   set_configuration_parameter -component soc_periph_dw_gpio GPIO_PWIDTH_A 16
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_apb_i2c/2.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_gpio/2.14a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_apb_i2c -name soc_periph_dw_i2c_0 -noauto
   set_configuration_parameter -component soc_periph_dw_i2c_0 IC_INTR_IO 0x0; # == default value.
   set_configuration_parameter -component soc_periph_dw_i2c_0 IC_INTR_POL 0x1; # == default value.
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_apb_uart/4.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_i2c/2.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_gpio/2.14a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_apb_uart -name soc_periph_dw_uart -noauto -noexport
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_axi_x2p/2.04a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_uart/4.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_i2c/2.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_gpio/2.14a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_axi_x2p -name soc_periph_dw_axi -noauto -noexport
   set_configuration_parameter -component soc_periph_dw_axi X2P_CLK_MODE 0; # == default value.
   set_configuration_parameter -component soc_periph_dw_axi X2P_LOWPWR_HS_IF 0; # == default value.

instantiate_component DW_apb_i2c -name soc_periph_dw_i2c_1 -noauto
   set_configuration_parameter -component soc_periph_dw_i2c_1 IC_INTR_IO 0x0; # == default value.
   set_configuration_parameter -component soc_periph_dw_i2c_1 IC_INTR_POL 0x1; # == default value.
set_activity_parameter SpecifySubsystem SearchPath "/opt/synopsys/dware/eu001-1.0/iip/DW_apb_timers/2.13a /opt/synopsys/dware/eu001-1.0/iip/DW_axi_x2p/2.04a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_uart/4.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_i2c/2.03a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_gpio/2.14a /opt/synopsys/dware/eu001-1.0/iip/DW_apb_ssi/4.03a /opt/synopsys/dware/eu001-1.0/iip/latest $::synopsys_root/auxx/dware/glue"

instantiate_component DW_apb_timers -name soc_periph_dw_timers -noauto
   set_configuration_parameter -component soc_periph_dw_timers NUM_TIMERS 2; # == default value.
   set_configuration_parameter -component soc_periph_dw_timers TIM_INTRPT_PLRITY 1; # == default value.
   set_configuration_parameter -component soc_periph_dw_timers TIM_INTR_IO 0; # == default value.
set_current_component /

set instance [export_interface -noauto -name PRESETn -component soc_periph_dw_gpio -interface PRESETn -format %e_%p]

set instance [export_interface -noauto -name apb_gpio_api -component soc_periph_dw_gpio -interface DW_apb_gpio-API -format %e_%p]

set instance [export_interface -noauto -name SIO -component soc_periph_dw_uart -interface SIO -format %e_%p]

set instance [export_interface -noauto -name PCLK -component soc_periph_dw_uart -interface PCLK -format %e_%p]

set instance [export_interface -noauto -name slave0_soc_periph_dw_axi_ACLK -component soc_periph_dw_axi -interface ACLK -format %e_%p]

set instance [export_interface -noauto -name slave0_soc_periph_dw_axi_ARESETn -component soc_periph_dw_axi -interface ARESETn -format %e_%p]

set instance [export_interface -noauto -name lt_axi_s -component soc_periph_dw_axi -interface AXI_Slave -format %e_%p]
set_interface_attribute $instance MinConsumers 1

set instance [export_interface -noauto -name apb_cfg_emmc -component soc_periph_dw_axi -interface APB_Slave -format %e_%p]
set_interface_port_attribute $instance \
    paddr BusAlignment right
set_interface_port_attribute $instance \
    pprot InterfaceLink <open>
set_interface_port_attribute $instance \
    pstrb InterfaceLink <open>

connect_interface -from_interface PCLK -to_component soc_periph_dw_axi -to_interface PCLK
connect_interface -from_interface PCLK -to_component soc_periph_dw_gpio -to_interface PCLK
connect_interface -from_interface PCLK -to_component soc_periph_dw_i2c_0 -to_interface PCLK
connect_interface -from_interface PCLK -to_component soc_periph_dw_i2c_1 -to_interface PCLK
connect_interface -from_interface PCLK -to_component soc_periph_dw_ssi -to_interface PCLK
connect_interface -from_interface PCLK -to_component soc_periph_dw_timers -to_interface PCLK
connect_interface -from_interface PRESETn -to_component soc_periph_dw_axi -to_interface PRESETn
connect_interface -from_interface PRESETn -to_component soc_periph_dw_i2c_0 -to_interface PRESETn
connect_interface -from_interface PRESETn -to_component soc_periph_dw_i2c_1 -to_interface PRESETn
connect_interface -from_interface PRESETn -to_component soc_periph_dw_ssi -to_interface PRESETn
connect_interface -from_interface PRESETn -to_component soc_periph_dw_timers -to_interface PRESETn
connect_interface -from_interface PRESETn -to_component soc_periph_dw_uart -to_interface PRESETn
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_gpio -to_interface APB_Slave
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_i2c_0 -to_interface APB_Slave
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_i2c_1 -to_interface APB_Slave
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_ssi -to_interface APB_Slave
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_timers -to_interface APB_Slave
connect_interface -from_component soc_periph_dw_axi -from_interface APB_Slave -to_component soc_periph_dw_uart -to_interface APB_Slave

set_interface_parameter apb_cfg_emmc APB3 1 -instance
set_interface_parameter apb_cfg_emmc APB4 0 -instance; # == default value
set_interface_parameter lt_axi_s axi_interface_type 1 -instance
set_interface_parameter lt_axi_s axi_awqos =(@axi_interface_type>0)?1:0 -instance; # == default value
set_interface_parameter lt_axi_s axi_arqos =(@axi_interface_type>0)?1:0 -instance; # == default value
set_interface_parameter lt_axi_s axi_awregion =(@axi_interface_type>0)?1:0 -instance; # == default value
set_interface_parameter lt_axi_s axi_arregion =@axi_interface_type>0 -instance; # == default value
set_interface_parameter lt_axi_s axi_aw 32 -instance; # == default value
set_interface_parameter lt_axi_s axi_dw 64 -instance
set_interface_parameter lt_axi_s axi_idw 4 -instance; # == default value
set_interface_parameter lt_axi_s axi_blw 8 -instance
set_interface_parameter lt_axi_s axi_awuser_enable 0 -instance; # == default value
set_interface_parameter lt_axi_s axi_aruser_enable 0 -instance; # == default value
set_interface_parameter lt_axi_s axi_wuser_enable 0 -instance; # == default value
set_interface_parameter lt_axi_s axi_ruser_enable 0 -instance; # == default value
set_interface_parameter lt_axi_s axi_buser_enable 0 -instance; # == default value
set_interface_parameter lt_axi_s awuser_width 0 -instance; # == default value
set_interface_parameter lt_axi_s wuser_width 0 -instance; # == default value
set_interface_parameter lt_axi_s buser_width 0 -instance; # == default value
set_interface_parameter lt_axi_s aruser_width 0 -instance; # == default value
set_interface_parameter lt_axi_s ruser_width 0 -instance; # == default value
set_interface_parameter soc_periph_dw_axi/APB_Slave DataWidth 32 -instance; # == default value
set_interface_parameter soc_periph_dw_i2c_0/APB_Slave APB3 0 -instance; # == default value
set_interface_parameter soc_periph_dw_i2c_0/APB_Slave APB4 1 -instance
set_interface_parameter soc_periph_dw_i2c_1/APB_Slave APB3 0 -instance; # == default value
set_interface_parameter soc_periph_dw_i2c_1/APB_Slave APB4 1 -instance
set_interface_parameter soc_periph_dw_ssi/APB_Slave APB3 0 -instance; # == default value
set_interface_parameter soc_periph_dw_ssi/APB_Slave APB4 1 -instance
set_interface_parameter soc_periph_dw_timers/APB_Slave APB3 0 -instance; # == default value
set_interface_parameter soc_periph_dw_timers/APB_Slave APB4 1 -instance
set_interface_parameter soc_periph_dw_uart/APB_Slave APB3 0 -instance; # == default value
set_interface_parameter soc_periph_dw_uart/APB_Slave APB4 1 -instance

autoconnect_interfaces
set_interface_attribute soc_periph_dw_gpio/APB_Slave SlotOrder 0
set_interface_attribute soc_periph_dw_i2c_0/APB_Slave SlotOrder 1
set_interface_attribute soc_periph_dw_ssi/APB_Slave SlotOrder 2
set_interface_attribute soc_periph_dw_i2c_1/APB_Slave SlotOrder 3
set_interface_attribute soc_periph_dw_uart/APB_Slave SlotOrder 4
set_interface_attribute soc_periph_dw_timers/APB_Slave SlotOrder 5
set_interface_attribute apb_cfg_emmc SlotOrder 6

set_slave_base_address -component soc_periph_dw_gpio -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_gpio -interface APB_Slave -address 0x3030000
set_slave_base_address -component soc_periph_dw_i2c_0 -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_i2c_0 -interface APB_Slave -address 0x3010000
set_slave_base_address -component soc_periph_dw_ssi -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_ssi -interface APB_Slave -address 0x3040000
set_slave_base_address -component soc_periph_dw_i2c_1 -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_i2c_1 -interface APB_Slave -address 0x3020000
set_slave_base_address -component soc_periph_dw_uart -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_uart -interface APB_Slave -address 0x3060000
set_slave_base_address -component soc_periph_dw_timers -interface APB_Slave -range 0x10000
set_slave_base_address -component soc_periph_dw_timers -interface APB_Slave -address 0x3000000
set_slave_base_address -interface apb_cfg_emmc -range 0x10000
set_slave_base_address -interface apb_cfg_emmc -address 0x3050000


set_configuration_parameter -component soc_periph_dw_ssi SSI_XIP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_APB3_ERR_RESP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_SCPH0_SSTOGGLE 1; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_ENH_CLK_RATIO 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_HAS_DDR 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_HAS_RXDS 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_SPI_DM_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_MAX_XFER_SIZE 16; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_NUM_SLAVES 4
set_configuration_parameter -component soc_periph_dw_ssi SSI_HAS_DMA 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_RX_FIFO_DEPTH 0x8; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_TX_FIFO_DEPTH 0x8; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_CLK_EN_MODE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_SPI_MODE 2
set_configuration_parameter -component soc_periph_dw_ssi SSI_SYNC_CLK 1; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_P2S_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_S2P_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_HAS_RX_SAMPLE_DELAY 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_RX_DLY_SR_DEPTH 4; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_ID 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_HC_FRF 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_DFLT_FRF 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_IO_MAP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_INC_ENDCONV 0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_DFLT_SCPOL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_DFLT_SECONV 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_ssi SSI_DFLT_SCPH 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_ADD_ENCODED_PARAMS 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_NUM_PORTS 1
set_configuration_parameter -component soc_periph_dw_gpio GPIO_ID 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_ID_WIDTH 32; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_ID_NUM 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_HW_PORTA 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PORTA_SINGLE_CTL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_DIR_A 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_SRC_A 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DEBOUNCE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PA_SYNC_EXT_DATA 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_SWPORTA_RESET 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PA_SYNC_INTERRUPTS 1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PA_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_INT_BOTH_EDGE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PWIDTH_B 8; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_HW_PORTB 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PORTB_SINGLE_CTL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_DIR_B 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_SRC_B 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PB_SYNC_EXT_DATA 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PB_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_SWPORTB_RESET 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PWIDTH_C 8; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_HW_PORTC 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PORTC_SINGLE_CTL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_DIR_C 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_SRC_C 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PC_SYNC_EXT_DATA 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PC_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_SWPORTC_RESET 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PWIDTH_D 8; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_HW_PORTD 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PORTD_SINGLE_CTL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_DIR_D 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_DFLT_SRC_D 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PD_SYNC_EXT_DATA 0; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_PD_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_gpio GPIO_SWPORTD_RESET 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 SLVERR_RESP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_ULTRA_FAST_MODE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_CLK_FREQ_OPTIMIZATION 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS 0x1
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_MULTI_SAR_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_NUM_SARS 2; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_ADD_ENCODED_PARAMS 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_MAX_SPEED_MODE 0x2; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_10BITADDR_MASTER 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_RESTART_EN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_10BITADDR_SLAVE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_MASTER_MODE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SLAVE_DISABLE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SLAVE_ADDR 0x055; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SLAVE_ADDR2 0x056; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SLAVE_ADDR3 0x057; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SLAVE_ADDR4 0x058; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_TAR_SLAVE_ADDR 0x055; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HS_MASTER_CODE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_TX_BUFFER_DEPTH 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_RX_BUFFER_DEPTH 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HAS_DMA 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_TX_TL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_RX_TL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_USE_COUNTS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_CLOCK_PERIOD 100; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SS_SCL_HIGH_COUNT 0x0028; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SS_SCL_LOW_COUNT 0x002f; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_FS_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_FS_SCL_LOW_COUNT 0x000d; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_CAP_LOADING 100; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HS_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HS_SCL_LOW_COUNT 0x0008; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HC_COUNT_VALUES 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_CLK_TYPE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_HAS_ASYNC_FIFO 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 I2C_DYNAMIC_TAR_UPDATE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SLV_DATA_NACK_ONLY 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_RX_FULL_GEN_NACK 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_EMPTYFIFO_HOLD_MASTER_EN 1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SDA_SETUP 0x64; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_SDA_HOLD 0x000001; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_ACK_GENERAL_CALL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_RX_FULL_HLD_BUS_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SLV_RESTART_DET_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_STOP_DET_IF_MASTER_ACTIVE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_STAT_FOR_CLK_STRETCH 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_TX_CMD_BLOCK 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_TX_CMD_BLOCK_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_FIRST_DATA_BYTE_STATUS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_BUS_CLEAR_FEATURE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SCL_STUCK_TIMEOUT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SDA_STUCK_TIMEOUT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEVICE_ID 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEVICE_ID_VALUE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_CLK_LOW_SEXT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_CLK_LOW_MEXT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_RST_IDLE_CNT_DEFAULT 0xffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_SUSPEND_ALERT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_OPTIONAL_SAR 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_OPTIONAL_SAR_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_ARP 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_UDID_MSB 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SMBUS_UDID_LSB_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_PERSISTANT_SLV_ADDR_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_PERSISTANT_SLV_ADDR2_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_PERSISTANT_SLV_ADDR3_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_PERSISTANT_SLV_ADDR4_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_UFM_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_UFM_SCL_LOW_COUNT 0x0008; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_UFM_TBUF_CNT_DEFAULT 0x8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_FS_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_HS_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_DEFAULT_UFM_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 REG_TIMEOUT_WIDTH 4; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 HC_REG_TIMEOUT_VALUE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 REG_TIMEOUT_VALUE 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_MULTI_SAR_UDID_CTRL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR2_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR2_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff00003fff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR3_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR3_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff00007fff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR4_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_0 IC_SAR4_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff0000bfff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_uart FIFO_MODE 16; # == default value.
set_configuration_parameter -component soc_periph_dw_uart PSLVERR_RESP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart PROT_LEVEL_RST 0x2; # == default value.
set_configuration_parameter -component soc_periph_dw_uart HC_PROT_LEVEL 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart REG_TIMEOUT_WIDTH 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart HC_REG_TIMEOUT_VALUE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart REG_TIMEOUT_VALUE 8; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_RS485_INTERFACE_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_DE_POL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_RE_POL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_9BIT_DATA_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart MEM_SELECT_USER 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart SIR_MODE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart SIR_LP_MODE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart SIR_LP_RX 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart CLOCK_MODE 1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_uart AFCE_MODE 0x1
set_configuration_parameter -component soc_periph_dw_uart RTC_FCT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart THRE_MODE_USER 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart CLK_GATE_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart FIFO_ACCESS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart DMA_EXTRA 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart DMA_POL 1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart DMA_HS_REQ_ON_RESET 1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart DEBUG 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart BAUD_CLK 1; # == default value.
set_configuration_parameter -component soc_periph_dw_uart ADDITIONAL_FEATURES 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart FIFO_STAT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart SHADOW 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_ADD_ENCODED_PARAMS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart UART_16550_COMPATIBLE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart FRACTIONAL_BAUD_DIVISOR_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_uart DLF_SIZE 4; # == default value.
set_configuration_parameter -component soc_periph_dw_uart LSR_STATUS_CLEAR 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_AXI_ENDIANNESS 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_ALLOW_SPARSE_TRANSFER 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_DUAL_CLK_SYNC_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_LOWPWR_NOPX_CNT 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_CMD_QUEUE_DEPTH 4; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_WRITE_BUFFER_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_WRITE_RESP_BUFFER_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_READ_BUFFER_DEPTH 2; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S7 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S8 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S9 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S10 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S11 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S12 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S13 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S14 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_IS_APB3_S15 0; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S0 0x03030000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S0 0x0303ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S1 0x03010000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S1 0x0301ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S2 0x03040000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S2 0x0304ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S3 0x03020000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S3 0x0302ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S4 0x03060000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S4 0x0306ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S5 0x03000000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S5 0x0300ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S6 0x03050000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S6 0x0305ffff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S7 0x00002000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S7 0x000023ff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S8 0x00002400; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S8 0x000027ff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S9 0x00002800; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S9 0x00002bff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S10 0x00002c00; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S10 0x00002fff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S11 0x00003000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S11 0x000033ff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S12 0x00003400; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S12 0x000037ff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S13 0x00003800; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S13 0x00003bff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S14 0x00003c00; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S14 0x00003fff; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_START_PADDR_32_S15 0x00004000; # == default value.
set_configuration_parameter -component soc_periph_dw_axi X2P_END_PADDR_32_S15 0x000043ff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 SLVERR_RESP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_ULTRA_FAST_MODE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_CLK_FREQ_OPTIMIZATION 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS 0x1
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_MULTI_SAR_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_NUM_SARS 2; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_ADD_ENCODED_PARAMS 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_MAX_SPEED_MODE 0x2; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_10BITADDR_MASTER 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_RESTART_EN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_10BITADDR_SLAVE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_MASTER_MODE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SLAVE_DISABLE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SLAVE_ADDR 0x055; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SLAVE_ADDR2 0x056; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SLAVE_ADDR3 0x057; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SLAVE_ADDR4 0x058; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_TAR_SLAVE_ADDR 0x055; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HS_MASTER_CODE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_TX_BUFFER_DEPTH 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_RX_BUFFER_DEPTH 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HAS_DMA 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_TX_TL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_RX_TL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_USE_COUNTS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_CLOCK_PERIOD 100; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SS_SCL_HIGH_COUNT 0x0028; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SS_SCL_LOW_COUNT 0x002f; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_FS_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_FS_SCL_LOW_COUNT 0x000d; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_CAP_LOADING 100; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HS_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HS_SCL_LOW_COUNT 0x0008; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HC_COUNT_VALUES 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_CLK_TYPE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_HAS_ASYNC_FIFO 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 I2C_DYNAMIC_TAR_UPDATE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SLV_DATA_NACK_ONLY 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_RX_FULL_GEN_NACK 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_EMPTYFIFO_HOLD_MASTER_EN 1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SDA_SETUP 0x64; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_SDA_HOLD 0x000001; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_ACK_GENERAL_CALL 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_RX_FULL_HLD_BUS_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SLV_RESTART_DET_EN 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_STOP_DET_IF_MASTER_ACTIVE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_STAT_FOR_CLK_STRETCH 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_TX_CMD_BLOCK 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_TX_CMD_BLOCK_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_FIRST_DATA_BYTE_STATUS 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_BUS_CLEAR_FEATURE 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SCL_STUCK_TIMEOUT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SDA_STUCK_TIMEOUT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEVICE_ID 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEVICE_ID_VALUE 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_CLK_LOW_SEXT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_CLK_LOW_MEXT_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_RST_IDLE_CNT_DEFAULT 0xffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_SUSPEND_ALERT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_OPTIONAL_SAR 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_OPTIONAL_SAR_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_ARP 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_UDID_MSB 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SMBUS_UDID_LSB_DEFAULT 0xffffffff; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_PERSISTANT_SLV_ADDR_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_PERSISTANT_SLV_ADDR2_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_PERSISTANT_SLV_ADDR3_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_PERSISTANT_SLV_ADDR4_DEFAULT 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_UFM_SCL_HIGH_COUNT 0x0006; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_UFM_SCL_LOW_COUNT 0x0008; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_UFM_TBUF_CNT_DEFAULT 0x8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_FS_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_HS_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_DEFAULT_UFM_SPKLEN 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 REG_TIMEOUT_WIDTH 4; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 HC_REG_TIMEOUT_VALUE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 REG_TIMEOUT_VALUE 8; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_MULTI_SAR_UDID_CTRL 0x0; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR2_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR2_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff00003fff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR3_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR3_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff00007fff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR4_SMBUS_UDID_HC 0x1; # == default value.
set_configuration_parameter -component soc_periph_dw_i2c_1 IC_SAR4_SMBUS_UDID_DEFAULT 0xffff0000ffff0000ffff0000bfff0000; # == default value.
set_configuration_parameter -component soc_periph_dw_timers SLVERR_RESP_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers PROT_LEVEL_RST 0x2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers HC_PROT_LEVEL 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_NEWMODE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers INTR_SYNC2PCLK 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_0N100_PWM_MODE 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_0N100_PWM_HC_EN 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_1 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_1 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_1 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_1 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_1 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_1 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_2 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_2 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_2 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_2 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_2 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_2 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_3 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_3 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_3 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_3 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_3 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_3 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_4 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_4 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_4 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_4 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_4 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_4 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_5 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_5 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_5 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_5 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_5 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_5 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_6 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_6 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_6 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_6 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_6 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_6 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_7 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_7 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_7 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_7 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_7 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_7 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_WIDTH_8 32; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIMER_HAS_TOGGLE_8 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_METASTABLE_8 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_SYNC_DEPTH_8 2; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_PULSE_EXTD_8 0; # == default value.
set_configuration_parameter -component soc_periph_dw_timers TIM_COHERENCY_8 0; # == default value.
autocomplete_activity SpecifySubsystem
generate_reports -reports {ComponentSourceCode}
set_current_component /
create_connection -constant open soc_periph_dw_i2c_0/debug_wr
create_connection -constant open {{soc_periph_dw_i2c_0/debug_slv_cstate[3:0]} soc_periph_dw_i2c_0/debug_slave_act soc_periph_dw_i2c_0/debug_s_gen soc_periph_dw_i2c_0/debug_rd soc_periph_dw_i2c_0/debug_p_gen {soc_periph_dw_i2c_0/debug_mst_cstate[4:0]} soc_periph_dw_i2c_0/debug_master_act soc_periph_dw_i2c_0/debug_data soc_periph_dw_i2c_0/debug_hs soc_periph_dw_i2c_0/debug_addr_10bit soc_periph_dw_i2c_0/debug_addr}
create_connection -constant open soc_periph_dw_i2c_0/ic_en
create_connection -constant open {soc_periph_dw_i2c_1/debug_wr {soc_periph_dw_i2c_1/debug_slv_cstate[3:0]} soc_periph_dw_i2c_1/debug_slave_act soc_periph_dw_i2c_1/debug_s_gen soc_periph_dw_i2c_1/debug_rd soc_periph_dw_i2c_1/debug_p_gen {soc_periph_dw_i2c_1/debug_mst_cstate[4:0]} soc_periph_dw_i2c_1/debug_master_act soc_periph_dw_i2c_1/debug_hs soc_periph_dw_i2c_1/debug_data soc_periph_dw_i2c_1/debug_addr_10bit soc_periph_dw_i2c_1/debug_addr soc_periph_dw_i2c_1/ic_en}
create_connection -constant open soc_periph_dw_ssi/ssi_busy
create_connection -constant open soc_periph_dw_ssi/ssi_sleep
create_connection -constant open {soc_periph_dw_uart/out2_n soc_periph_dw_uart/out1_n soc_periph_dw_uart/dma_tx_req_n soc_periph_dw_uart/dma_rx_req_n soc_periph_dw_uart/dtr_n soc_periph_dw_uart/baudout_n}
create_connection -constant open {soc_periph_dw_uart/rxrdy_n soc_periph_dw_uart/txrdy_n}
autocomplete_activity CompleteConnections

set_activity_parameter GenerateSubsystemRTL LanguageChoice SystemVerilog; # == default value.
set_activity_parameter GenerateSubsystemRTL PreferredDataType std_logic; # == default value.
set_activity_parameter GenerateSubsystemRTL IncludeTestbenchProbeSignals 0; # == default value.
set_activity_parameter GenerateSubsystemRTL IncludeSVIncludeFiles 1; # == default value.
set_activity_parameter GenerateSubsystemRTL UseCompactInstanceSyntax 1; # == default value.
set_activity_parameter GenerateSubsystemRTL IncludeModPortInInterfaceConnections 0; # == default value.
set_activity_parameter GenerateSubsystemRTL IncludePortDescriptionsInRTL 0; # == default value.
set_activity_parameter GenerateSubsystemRTL WriteAllExportPinComments 0; # == default value.
set_activity_parameter GenerateSubsystemRTL SignalNameFormat %c_%p; # == default value.
set_activity_parameter GenerateSubsystemRTL UseUniqueLogicNets 0; # == default value.
set_activity_parameter GenerateSubsystemRTL UseNetsForOpenOutputPins 0; # == default value.
set_activity_parameter GenerateSubsystemRTL AssignForInitialization 0; # == default value.
set_activity_parameter GenerateSubsystemRTL AllowReadingOfOutputPorts 0; # == default value.
set_activity_parameter GenerateSubsystemRTL DontWriteHeader 0; # == default value.
set_activity_parameter GenerateSubsystemRTL AllowAggregateAssignments 1; # == default value.
set_activity_parameter GenerateSubsystemRTL DontTieOffInputs 0; # == default value.
set_activity_parameter GenerateSubsystemRTL DefineWiresForAllPorts 0; # == default value.
set_activity_parameter GenerateSubsystemRTL DelimitBitVectors 0; # == default value.
set_activity_parameter GenerateSubsystemRTL ExportConnectionCommentsInline 0; # == default value.
set_activity_parameter GenerateSubsystemRTL UserComment {}; # == default value.
autocomplete_activity  GenerateSubsystemRTL
set_tool_root rtl_shell -root /opt/synopsys/rtla/V-2023.12 -64bit
set_tool_root verdi -root /opt/synopsys/verdi/S-2021.09-SP1-1 -64bit
set_tool_root fm_shell -root /opt/synopsys/fm/Q-2019.12-SP2 -64bit
set_tool_root tmax -root /opt/synopsys/testmax/S-2021.06-SP4 -64bit
set_tool_root vcs -root /opt/synopsys/vcs/S-2021.09-SP1-1
set_tool_root dc_shell -root /opt/synopsys/syn2/S-2021.06-SP1 -64bit
set_tool_root vsim -root /opt/mentor/questa_sim-2023.2_1/questasim
set_tool_root vcstatic -root /opt/synopsys/vc_static/S-2021.09-SP2-4 -64bit
set_tool_root vcsi -root /opt/synopsys/vcs/S-2021.09-SP1-1

set_activity_parameter InitializeSubsystemConstraints PropagateAllConstraints 0; # == default value.
set_activity_parameter InitializeSubsystemConstraints ImplementationContext <top>; # == default value.
set_activity_parameter InitializeSubsystemConstraints PropagateUpwardOnly 0; # == default value.
set_activity_parameter InitializeSubsystemConstraints IgnoreClockDefinitionOrMappingErrors 0; # == default value.
set_activity_parameter InitializeSubsystemConstraints ClockMappingFile {}; # == default value.
set_activity_parameter InitializeSubsystemConstraints ClockDefinitionFileName {}; # == default value.
set_activity_parameter InitializeSubsystemConstraints VirtualClockNamingStyle %h_%c; # == default value.
set_activity_parameter InitializeSubsystemConstraints GeneratedClockNamingStyle %i_%c; # == default value.
set_activity_parameter InitializeSubsystemConstraints RealClockNamingStyle %c; # == default value.
set_activity_parameter InitializeSubsystemConstraints LinkVirtualClocksUsingRealClocks 0; # == default value.
set_activity_parameter InitializeSubsystemConstraints LinkVirtualClocksUsingRealClocksNamingStyle %c_%p; # == default value.

set_current_component /soc_periph_dw_axi
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.81
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_gpio
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_i2c_0
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_i2c_1
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_ssi
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_timers
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /soc_periph_dw_uart
set_upf_voltage -state SINGLE_DOMAIN_ON -supply SINGLE_DOMAIN.primary {0.81}
set_upf_voltage -state SINGLE_DOMAIN_GND -supply SINGLE_DOMAIN.primary {0}
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.power -mode max 0.675
set_upf_supply_voltage -supply SINGLE_DOMAIN.primary.ground -mode max 0
set_current_component /
# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_biu
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_biu

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_regfile
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_regfile

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_sclkgen
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_sclkgen

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_endconv
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_endconv

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_fifo
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_fifo

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_txsr
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_txsr

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_rxsr
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_rxsr

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_shift
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_shift

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_mstfsm_0_1_2_3_4_5_6_7_8_9_a_b_c_d_e_0_1_2_3_4_5_6_7
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_mstfsm_0_1_2_3_4_5_6_7_8_9_a_b_c_d_e_0_1_2_3_4_5_6_7

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_intctl
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_intctl

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi_qstc
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi_qstc

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_ssi_DW_apb_ssi
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_ssi
current_design -quiet soc_periph_dw_ssi_DW_apb_ssi
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk
set_clock_attribute vclk CycleTime 50
create_virtual_clock vclk_rxd
set_clock_attribute vclk_rxd CycleTime 40
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group vclk_rxd -allow_paths} {set_clock_groups -asynchronous -group vclk -allow_paths} {set_clock_groups -asynchronous -group pclk -allow_paths}}
set_design_attribute SDCIgnored {{} {} {}}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_ssi.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-936 VER-318 VER-61 VER-314 UCN-4 VHDL-286 UIO-78 WL-40 UCN-1 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute Uniquify 0
set_port_attribute pready PinLoadCount 3
set_port_attribute pslverr PinLoadCount 3
set_port_attribute prdata PinLoadCount 3
set_port_attribute ssi_sleep PinLoadCount 3
set_port_attribute ssi_busy PinLoadCount 3
set_port_attribute txd PinLoadCount 3
set_port_attribute sclk_out PinLoadCount 3
set_port_attribute ss_0_n PinLoadCount 3
set_port_attribute ss_1_n PinLoadCount 3
set_port_attribute ss_2_n PinLoadCount 3
set_port_attribute ss_3_n PinLoadCount 3
set_port_attribute ssi_oe_n PinLoadCount 3
set_port_attribute spi_mode PinLoadCount 3
set_port_attribute ssi_txe_intr PinLoadCount 3
set_port_attribute ssi_txo_intr PinLoadCount 3
set_port_attribute ssi_rxf_intr PinLoadCount 3
set_port_attribute ssi_rxo_intr PinLoadCount 3
set_port_attribute ssi_rxu_intr PinLoadCount 3
set_port_attribute ssi_mst_intr PinLoadCount 3
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute rxd DrivingCell {=select_by_class sequential median}
set_port_attribute ss_in_n DrivingCell {=select_by_class sequential median}
set_port_attribute ssi_rst_n DrivingCell {=select_by_class sequential median}
set_port_attribute pstrb DrivingCell {=select_by_class sequential median}
set_port_attribute pprot DrivingCell {=select_by_class sequential median}
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 33}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute rxd {MaxFallInputDelay[vclk_rxd]} {=percent_of_period 80}
set_port_attribute ss_in_n {MaxFallInputDelay[vclk]} {=percent_of_period 40}
set_port_attribute ssi_rst_n {MaxFallInputDelay[ssi_clk]} {=percent_of_period 40}
set_port_attribute pstrb {MaxFallInputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pprot {MaxFallInputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pready {MaxFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pslverr {MaxFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_sleep {MaxFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_busy {MaxFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute txd {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute sclk_out {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_0_n {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_1_n {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_2_n {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_3_n {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ssi_oe_n {MaxFallOutputDelay[ssi_clk]} {=percent_of_period 70}
set_port_attribute spi_mode {MaxFallOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute ssi_txe_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_txo_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxf_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxo_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxu_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_mst_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 33}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute rxd {MaxRiseInputDelay[vclk_rxd]} {=percent_of_period 80}
set_port_attribute ss_in_n {MaxRiseInputDelay[vclk]} {=percent_of_period 40}
set_port_attribute ssi_rst_n {MaxRiseInputDelay[ssi_clk]} {=percent_of_period 40}
set_port_attribute pstrb {MaxRiseInputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pprot {MaxRiseInputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pready {MaxRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pslverr {MaxRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_sleep {MaxRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_busy {MaxRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute txd {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute sclk_out {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_0_n {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_1_n {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_2_n {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_3_n {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ssi_oe_n {MaxRiseOutputDelay[ssi_clk]} {=percent_of_period 70}
set_port_attribute spi_mode {MaxRiseOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute ssi_txe_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_txo_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxf_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxo_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxu_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_mst_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 33}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute rxd {MinFallInputDelay[vclk_rxd]} {=percent_of_period 80}
set_port_attribute ss_in_n {MinFallInputDelay[vclk]} {=percent_of_period 40}
set_port_attribute ssi_rst_n {MinFallInputDelay[ssi_clk]} {=percent_of_period 40}
set_port_attribute pstrb {MinFallInputDelay[pclk]} {=percent_of_period 0}
set_port_attribute pprot {MinFallInputDelay[pclk]} {=percent_of_period 0}
set_port_attribute pready {MinFallOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pslverr {MinFallOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_sleep {MinFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_busy {MinFallOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute txd {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute sclk_out {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_0_n {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_1_n {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_2_n {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_3_n {MinFallOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ssi_oe_n {MinFallOutputDelay[ssi_clk]} {=percent_of_period 70}
set_port_attribute spi_mode {MinFallOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute ssi_txe_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_txo_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxf_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxo_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxu_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_mst_intr {MinFallOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 40}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 33}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 70}
set_port_attribute rxd {MinRiseInputDelay[vclk_rxd]} {=percent_of_period 80}
set_port_attribute ss_in_n {MinRiseInputDelay[vclk]} {=percent_of_period 40}
set_port_attribute ssi_rst_n {MinRiseInputDelay[ssi_clk]} {=percent_of_period 40}
set_port_attribute pstrb {MinRiseInputDelay[pclk]} {=percent_of_period 0}
set_port_attribute pprot {MinRiseInputDelay[pclk]} {=percent_of_period 0}
set_port_attribute pready {MinRiseOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute pslverr {MinRiseOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_sleep {MinRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute ssi_busy {MinRiseOutputDelay[pclk]} {=percent_of_period 70}
set_port_attribute txd {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute sclk_out {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_0_n {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_1_n {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_2_n {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ss_3_n {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 90}
set_port_attribute ssi_oe_n {MinRiseOutputDelay[ssi_clk]} {=percent_of_period 70}
set_port_attribute spi_mode {MinRiseOutputDelay[pclk]} {=percent_of_period 30}
set_port_attribute ssi_txe_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_txo_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxf_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxo_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_rxu_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute ssi_mst_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80}
set_port_attribute pready PinLoadType {=select_by_class sequential median}
set_port_attribute pslverr PinLoadType {=select_by_class sequential median}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_sleep PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_busy PinLoadType {=select_by_class sequential median}
set_port_attribute txd PinLoadType {=select_by_class sequential median}
set_port_attribute sclk_out PinLoadType {=select_by_class sequential median}
set_port_attribute ss_0_n PinLoadType {=select_by_class sequential median}
set_port_attribute ss_1_n PinLoadType {=select_by_class sequential median}
set_port_attribute ss_2_n PinLoadType {=select_by_class sequential median}
set_port_attribute ss_3_n PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_oe_n PinLoadType {=select_by_class sequential median}
set_port_attribute spi_mode PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_txe_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_txo_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_rxf_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_rxo_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_rxu_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ssi_mst_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ss_in_n SimTieOff one
set_port_attribute ssi_clk SimTieOff pclk
set_port_attribute ssi_rst_n SimTieOff presetn

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_apbif_0_00000001_00000000_0_00000000_00000000_0_00000000_00000000_0_00000000_00000000_0_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_apbif_0_00000001_00000000_0_00000000_00000000_0_00000000_00000000_0_00000000_00000000_0_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm21_16_2_0_1
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm21_16_2_0_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_ctrl
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_ctrl

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_16_3_1
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_16_3_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_1
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_2
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_3
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio_bcm36_nhs_1_3_1_3

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_gpio_DW_apb_gpio
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_gpio
current_design -quiet soc_periph_dw_gpio_DW_apb_gpio
set_design_attribute DedicatedScanPorts 1
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk
set_clock_attribute vclk CycleTime 8.33
create_virtual_clock vclk1_0
set_clock_attribute vclk1_0 CycleTime 8.33
create_virtual_clock vclk1_1
set_clock_attribute vclk1_1 CycleTime 8.33
create_virtual_clock vclk1_2
set_clock_attribute vclk1_2 CycleTime 8.33
create_virtual_clock vclk1_3
set_clock_attribute vclk1_3 CycleTime 8.33
create_virtual_clock vclk1_4
set_clock_attribute vclk1_4 CycleTime 8.33
create_virtual_clock vclk1_5
set_clock_attribute vclk1_5 CycleTime 8.33
create_virtual_clock vclk1_6
set_clock_attribute vclk1_6 CycleTime 8.33
create_virtual_clock vclk1_7
set_clock_attribute vclk1_7 CycleTime 8.33
create_virtual_clock vclk1_8
set_clock_attribute vclk1_8 CycleTime 8.33
create_virtual_clock vclk1_9
set_clock_attribute vclk1_9 CycleTime 8.33
create_virtual_clock vclk1_10
set_clock_attribute vclk1_10 CycleTime 8.33
create_virtual_clock vclk1_11
set_clock_attribute vclk1_11 CycleTime 8.33
create_virtual_clock vclk1_12
set_clock_attribute vclk1_12 CycleTime 8.33
create_virtual_clock vclk1_13
set_clock_attribute vclk1_13 CycleTime 8.33
create_virtual_clock vclk1_14
set_clock_attribute vclk1_14 CycleTime 8.33
create_virtual_clock vclk1_15
set_clock_attribute vclk1_15 CycleTime 8.33
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group vclk -allow_paths} {set_clock_groups -asynchronous -group pclk -allow_paths} {set_clock_groups -asynchronous -group pclk_intr -allow_paths} {set_clock_groups -asynchronous -group vclk1_0 -allow_paths} {set_clock_groups -asynchronous -group vclk1_1 -allow_paths} {set_clock_groups -asynchronous -group vclk1_2 -allow_paths} {set_clock_groups -asynchronous -group vclk1_3 -allow_paths} {set_clock_groups -asynchronous -group vclk1_4 -allow_paths} {set_clock_groups -asynchronous -group vclk1_5 -allow_paths} {set_clock_groups -asynchronous -group vclk1_6 -allow_paths} {set_clock_groups -asynchronous -group vclk1_7 -allow_paths} {set_clock_groups -asynchronous -group vclk1_8 -allow_paths} {set_clock_groups -asynchronous -group vclk1_9 -allow_paths} {set_clock_groups -asynchronous -group vclk1_10 -allow_paths} {set_clock_groups -asynchronous -group vclk1_11 -allow_paths} {set_clock_groups -asynchronous -group vclk1_12 -allow_paths} {set_clock_groups -asynchronous -group vclk1_13 -allow_paths} {set_clock_groups -asynchronous -group vclk1_14 -allow_paths} {set_clock_groups -asynchronous -group vclk1_15 -allow_paths}}
set_design_attribute SDCIgnored {{} {} {} {} {} {} {} {} {} {} {} {} {} {} {} {} {} {} {}}
set_design_attribute {TclAuxSynthesisScriptComment[dcrmInitial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScriptComment[dftCleanup]} {Set case analysis for scanen_ctrl to 0}
set_design_attribute {TclAuxSynthesisScriptComment[initial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScript[dcrmInitial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute {TclAuxSynthesisScript[dftCleanup]} {=sCstr::expandAuxPath dcDftCaseAnalysis.tcl %item}
set_design_attribute {TclAuxSynthesisScript[initial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_gpio.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute OptimizationPriorities timing
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-936 VER-61 OPT-800 OPT-801 VER-314 UCN-4 UCN-1 VER-318 EQN-10 WL-40 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariable[test_scan_enable_port_naming_style]} scanen_ctrl%s
set_design_attribute {dc_shellVariable[test_scan_in_port_naming_style]} scanin_ctrl%s%s
set_design_attribute {dc_shellVariable[test_scan_out_port_naming_style]} scanout_ctrl%s%s
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute {dc_shellVariableComment[test_scan_enable_port_naming_style]} {test_scan_enable_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_in_port_naming_style]} {test_scan_in_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_out_port_naming_style]} {test_scan_out_port_naming style is changed}
set_design_attribute Uniquify 0
set_port_attribute gpio_porta_dr PinLoadCount 3
set_port_attribute gpio_porta_ddr PinLoadCount 3
set_port_attribute gpio_intr_flag PinLoadCount 3
set_port_attribute gpio_intrclk_en PinLoadCount 3
set_port_attribute prdata PinLoadCount 3
set_port_attribute pclk_intr DrivingCell {=select_by_class sequential median}
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute gpio_ext_porta DrivingCell {=select_by_class sequential median}
set_port_attribute presetn IdealPort 1
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute {gpio_ext_porta[15]} {MaxFallInputDelay[vclk1_15]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[14]} {MaxFallInputDelay[vclk1_14]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[13]} {MaxFallInputDelay[vclk1_13]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[12]} {MaxFallInputDelay[vclk1_12]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[11]} {MaxFallInputDelay[vclk1_11]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[10]} {MaxFallInputDelay[vclk1_10]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[9]} {MaxFallInputDelay[vclk1_9]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[8]} {MaxFallInputDelay[vclk1_8]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[7]} {MaxFallInputDelay[vclk1_7]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[6]} {MaxFallInputDelay[vclk1_6]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[5]} {MaxFallInputDelay[vclk1_5]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[4]} {MaxFallInputDelay[vclk1_4]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[3]} {MaxFallInputDelay[vclk1_3]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[2]} {MaxFallInputDelay[vclk1_2]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[1]} {MaxFallInputDelay[vclk1_1]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[0]} {MaxFallInputDelay[vclk1_0]} {=percent_of_period 30}
set_port_attribute gpio_porta_dr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_porta_ddr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_intr_flag {MaxFallOutputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute gpio_intrclk_en {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute {gpio_ext_porta[15]} {MaxRiseInputDelay[vclk1_15]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[14]} {MaxRiseInputDelay[vclk1_14]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[13]} {MaxRiseInputDelay[vclk1_13]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[12]} {MaxRiseInputDelay[vclk1_12]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[11]} {MaxRiseInputDelay[vclk1_11]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[10]} {MaxRiseInputDelay[vclk1_10]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[9]} {MaxRiseInputDelay[vclk1_9]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[8]} {MaxRiseInputDelay[vclk1_8]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[7]} {MaxRiseInputDelay[vclk1_7]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[6]} {MaxRiseInputDelay[vclk1_6]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[5]} {MaxRiseInputDelay[vclk1_5]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[4]} {MaxRiseInputDelay[vclk1_4]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[3]} {MaxRiseInputDelay[vclk1_3]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[2]} {MaxRiseInputDelay[vclk1_2]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[1]} {MaxRiseInputDelay[vclk1_1]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[0]} {MaxRiseInputDelay[vclk1_0]} {=percent_of_period 30}
set_port_attribute gpio_porta_dr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_porta_ddr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_intr_flag {MaxRiseOutputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute gpio_intrclk_en {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute {gpio_ext_porta[15]} {MinFallInputDelay[vclk1_15]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[14]} {MinFallInputDelay[vclk1_14]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[13]} {MinFallInputDelay[vclk1_13]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[12]} {MinFallInputDelay[vclk1_12]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[11]} {MinFallInputDelay[vclk1_11]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[10]} {MinFallInputDelay[vclk1_10]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[9]} {MinFallInputDelay[vclk1_9]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[8]} {MinFallInputDelay[vclk1_8]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[7]} {MinFallInputDelay[vclk1_7]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[6]} {MinFallInputDelay[vclk1_6]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[5]} {MinFallInputDelay[vclk1_5]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[4]} {MinFallInputDelay[vclk1_4]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[3]} {MinFallInputDelay[vclk1_3]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[2]} {MinFallInputDelay[vclk1_2]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[1]} {MinFallInputDelay[vclk1_1]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[0]} {MinFallInputDelay[vclk1_0]} {=percent_of_period 30}
set_port_attribute gpio_porta_dr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_porta_ddr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_intr_flag {MinFallOutputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute gpio_intrclk_en {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute {gpio_ext_porta[15]} {MinRiseInputDelay[vclk1_15]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[14]} {MinRiseInputDelay[vclk1_14]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[13]} {MinRiseInputDelay[vclk1_13]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[12]} {MinRiseInputDelay[vclk1_12]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[11]} {MinRiseInputDelay[vclk1_11]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[10]} {MinRiseInputDelay[vclk1_10]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[9]} {MinRiseInputDelay[vclk1_9]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[8]} {MinRiseInputDelay[vclk1_8]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[7]} {MinRiseInputDelay[vclk1_7]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[6]} {MinRiseInputDelay[vclk1_6]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[5]} {MinRiseInputDelay[vclk1_5]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[4]} {MinRiseInputDelay[vclk1_4]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[3]} {MinRiseInputDelay[vclk1_3]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[2]} {MinRiseInputDelay[vclk1_2]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[1]} {MinRiseInputDelay[vclk1_1]} {=percent_of_period 30}
set_port_attribute {gpio_ext_porta[0]} {MinRiseInputDelay[vclk1_0]} {=percent_of_period 30}
set_port_attribute gpio_porta_dr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_porta_ddr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_intr_flag {MinRiseOutputDelay[pclk]} {=percent_of_period 10 pclk}
set_port_attribute gpio_intrclk_en {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute gpio_porta_dr PinLoadType {=select_by_class sequential median}
set_port_attribute gpio_porta_ddr PinLoadType {=select_by_class sequential median}
set_port_attribute gpio_intr_flag PinLoadType {=select_by_class sequential median}
set_port_attribute gpio_intrclk_en PinLoadType {=select_by_class sequential median}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute pclk_intr SimTieOff pclk

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_toggle
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_toggle

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_sync
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_sync

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_intctl
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_intctl

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_tx_shift
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_tx_shift

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_rx_shift
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_rx_shift

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_biu
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_biu

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_slvfsm_0_1_2_3_5_7_6_4_8_9_a_b_c_d_e_f
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_slvfsm_0_1_2_3_5_7_6_4_8_9_a_b_c_d_e_f

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_mstfsm_00_01_03_02_06_07_05_04_0c_0d_0e_0b_0a_09_08_0f_15_1b_17_14_11_12_13
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_mstfsm_00_01_03_02_06_07_05_04_0c_0d_0e_0b_0a_09_08_0f_15_1b_17_14_11_12_13

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_rx_filter
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_rx_filter

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_clk_gen
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_clk_gen

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_regfile
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_regfile

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c_fifo
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c_fifo

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_0_DW_apb_i2c
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_0
current_design -quiet soc_periph_dw_i2c_0_DW_apb_i2c
set_design_attribute DedicatedScanPorts 1
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk1
set_clock_attribute vclk1 CycleTime 10.11
create_virtual_clock vclk2
set_clock_attribute vclk2 CycleTime 10.11
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group vclk1 -allow_paths} {set_clock_groups -asynchronous -group vclk2 -allow_paths} {set_clock_groups -asynchronous -group pclk -allow_paths} {set_clock_groups -asynchronous -group ic_clk -allow_paths}}
set_design_attribute SDCIgnored {{} {} {} {}}
set_design_attribute {TclAuxSynthesisScriptComment[dcrmInitial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScriptComment[dftCleanup]} {Set case analysis for scanen_ctrl to 0}
set_design_attribute {TclAuxSynthesisScriptComment[initial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScript[dcrmInitial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute {TclAuxSynthesisScript[dftCleanup]} {=sCstr::expandAuxPath dcDftCaseAnalysis.tcl %item}
set_design_attribute {TclAuxSynthesisScript[initial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_i2c.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 EQN-10 VER-936 VER-318 ELAB-349 LINT-0 OPT-800 OPT-801 UCN-4 EQN-10 UCN-1 VHDL-286 WL-40 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariable[test_scan_enable_port_naming_style]} scanen_ctrl%s
set_design_attribute {dc_shellVariable[test_scan_in_port_naming_style]} scanin_ctrl%s%s
set_design_attribute {dc_shellVariable[test_scan_out_port_naming_style]} scanout_ctrl%s%s
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute {dc_shellVariableComment[test_scan_enable_port_naming_style]} {test_scan_enable_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_in_port_naming_style]} {test_scan_in_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_out_port_naming_style]} {test_scan_out_port_naming style is changed}
set_design_attribute {fm_shellVariable[hdlin_warn_on_mismatch_message]} FMR_ELAB-147
set_design_attribute {fm_shellVariableComment[hdlin_warn_on_mismatch_message]} {This variable has been set to give warning, when there are possible mismatches between simulation and synthesis}
set_design_attribute Uniquify 0
set_port_attribute ic_start_det_intr PinLoadCount 3
set_port_attribute ic_stop_det_intr PinLoadCount 3
set_port_attribute ic_scl_stuck_at_low_intr PinLoadCount 3
set_port_attribute ic_smbus_clk_sext_intr PinLoadCount 3
set_port_attribute ic_smbus_clk_mext_intr PinLoadCount 3
set_port_attribute ic_smbus_quick_cmd_det_intr PinLoadCount 3
set_port_attribute ic_smbus_host_notify_intr PinLoadCount 3
set_port_attribute ic_activity_intr PinLoadCount 3
set_port_attribute ic_rx_done_intr PinLoadCount 3
set_port_attribute ic_tx_abrt_intr PinLoadCount 3
set_port_attribute ic_rd_req_intr PinLoadCount 3
set_port_attribute ic_tx_empty_intr PinLoadCount 3
set_port_attribute ic_tx_over_intr PinLoadCount 3
set_port_attribute ic_rx_full_intr PinLoadCount 3
set_port_attribute ic_rx_over_intr PinLoadCount 3
set_port_attribute ic_rx_under_intr PinLoadCount 3
set_port_attribute ic_gen_call_intr PinLoadCount 3
set_port_attribute prdata PinLoadCount 3
set_port_attribute pready PinLoadCount 3
set_port_attribute pslverr PinLoadCount 3
set_port_attribute debug_s_gen PinLoadCount 3
set_port_attribute debug_p_gen PinLoadCount 3
set_port_attribute debug_data PinLoadCount 3
set_port_attribute debug_addr PinLoadCount 3
set_port_attribute debug_rd PinLoadCount 3
set_port_attribute debug_wr PinLoadCount 3
set_port_attribute debug_hs PinLoadCount 3
set_port_attribute debug_master_act PinLoadCount 3
set_port_attribute debug_slave_act PinLoadCount 3
set_port_attribute debug_addr_10bit PinLoadCount 3
set_port_attribute debug_mst_cstate PinLoadCount 3
set_port_attribute debug_slv_cstate PinLoadCount 3
set_port_attribute ic_clk_oe PinLoadCount 3
set_port_attribute ic_data_oe PinLoadCount 3
set_port_attribute ic_en PinLoadCount 3
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute pstrb DrivingCell {=select_by_class sequential median}
set_port_attribute pprot DrivingCell {=select_by_class sequential median}
set_port_attribute ic_clk_in_a DrivingCell {=select_by_class sequential median}
set_port_attribute ic_data_in_a DrivingCell {=select_by_class sequential median}
set_port_attribute ic_rst_n DrivingCell {=select_by_class sequential median}
set_port_attribute presetn IdealPort 1
set_port_attribute ic_rst_n IdealPort 1
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MaxFallInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MaxFallInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MaxFallInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MaxRiseInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MaxRiseInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MaxRiseInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MinFallInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MinFallInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MinFallInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MinRiseInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MinRiseInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MinRiseInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute ic_start_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_stop_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_scl_stuck_at_low_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_clk_sext_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_clk_mext_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_quick_cmd_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_host_notify_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_activity_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_done_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_abrt_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rd_req_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_empty_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_over_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_full_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_over_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_under_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_gen_call_intr PinLoadType {=select_by_class sequential median}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute pready PinLoadType {=select_by_class sequential median}
set_port_attribute pslverr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_s_gen PinLoadType {=select_by_class sequential median}
set_port_attribute debug_p_gen PinLoadType {=select_by_class sequential median}
set_port_attribute debug_data PinLoadType {=select_by_class sequential median}
set_port_attribute debug_addr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_rd PinLoadType {=select_by_class sequential median}
set_port_attribute debug_wr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_hs PinLoadType {=select_by_class sequential median}
set_port_attribute debug_master_act PinLoadType {=select_by_class sequential median}
set_port_attribute debug_slave_act PinLoadType {=select_by_class sequential median}
set_port_attribute debug_addr_10bit PinLoadType {=select_by_class sequential median}
set_port_attribute debug_mst_cstate PinLoadType {=select_by_class sequential median}
set_port_attribute debug_slv_cstate PinLoadType {=select_by_class sequential median}
set_port_attribute ic_clk_oe PinLoadType {=select_by_class sequential median}
set_port_attribute ic_data_oe PinLoadType {=select_by_class sequential median}
set_port_attribute ic_en PinLoadType {=select_by_class sequential median}
set_port_attribute ic_clk SimTieOff pclk
set_port_attribute ic_rst_n SimTieOff presetn

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_biu_8
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_biu_8

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_rst
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_rst

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_regfile_10_2
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_regfile_10_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_fifo
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_fifo

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_mc_sync
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_mc_sync

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_bclk_gen
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_bclk_gen

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_tx_0_1_2_3_4_5_6_7_8_9_a_b_c_d_e
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_tx_0_1_2_3_4_5_6_7_8_9_a_b_c_d_e

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_rx_8_9_a_0_1_2_3_4_5_6_7_b_e_f_0_1_2_3
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_rx_8_9_a_0_1_2_3_4_5_6_7_b_e_f_0_1_2_3

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart_to_det
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart_to_det

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_uart_DW_apb_uart
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_uart
current_design -quiet soc_periph_dw_uart_DW_apb_uart
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk1
set_clock_attribute vclk1 CycleTime 8.33
create_virtual_clock vclk2
set_clock_attribute vclk2 CycleTime 8.33
create_virtual_clock vclk3
set_clock_attribute vclk3 CycleTime 8.33
create_virtual_clock vclk4
set_clock_attribute vclk4 CycleTime 8.33
create_virtual_clock vclk5
set_clock_attribute vclk5 CycleTime 8.33
create_virtual_clock vclk6
set_clock_attribute vclk6 CycleTime 8.33
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group pclk -allow_paths} {set_clock_groups -asynchronous -group vclk1 -allow_paths} {set_clock_groups -asynchronous -group vclk2 -allow_paths} {set_clock_groups -asynchronous -group vclk3 -allow_paths} {set_clock_groups -asynchronous -group vclk4 -allow_paths} {set_clock_groups -asynchronous -group vclk5 -allow_paths} {set_clock_groups -asynchronous -group vclk6 -allow_paths}}
set_design_attribute SDCIgnored {{} {} {} {} {} {} {}}
set_design_attribute {TclAuxSynthesisScriptComment[incr2]} {Please refer to the above file}
set_design_attribute {TclAuxSynthesisScript[incr2]} {=sCstr::expandAuxPath disable_clock_gating_check.tcl %item}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_uart.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[fsm_auto_inferring]} false
set_design_attribute {dc_shellVariable[hdlin_infer_complex_set_reset]} true
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-318 VER-173 VER-61 UCN-4 UCN-1 VHDL-86 VHDL-286 LINT-8 UIO-78 DDB-24 OPT-601 WL-40 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[fsm_auto_inferring]} {This has been set to false keep the FSM encoding style in present in the design}
set_design_attribute {dc_shellVariableComment[hdlin_infer_complex_set_reset]} {This variable is set to true to improve QoR}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute Uniquify 0
set_port_attribute prdata PinLoadCount 3
set_port_attribute pready PinLoadCount 3
set_port_attribute pslverr PinLoadCount 3
set_port_attribute tx_ram_in PinLoadCount 3
set_port_attribute tx_ram_rd_addr PinLoadCount 3
set_port_attribute tx_ram_wr_addr PinLoadCount 3
set_port_attribute tx_ram_we_n PinLoadCount 3
set_port_attribute tx_ram_re_n PinLoadCount 3
set_port_attribute tx_ram_rd_ce_n PinLoadCount 3
set_port_attribute rx_ram_in PinLoadCount 3
set_port_attribute rx_ram_rd_addr PinLoadCount 3
set_port_attribute rx_ram_wr_addr PinLoadCount 3
set_port_attribute rx_ram_we_n PinLoadCount 3
set_port_attribute rx_ram_re_n PinLoadCount 3
set_port_attribute rx_ram_rd_ce_n PinLoadCount 3
set_port_attribute dtr_n PinLoadCount 3
set_port_attribute rts_n PinLoadCount 3
set_port_attribute out2_n PinLoadCount 3
set_port_attribute out1_n PinLoadCount 3
set_port_attribute dma_tx_req_n PinLoadCount 3
set_port_attribute dma_rx_req_n PinLoadCount 3
set_port_attribute txrdy_n PinLoadCount 3
set_port_attribute rxrdy_n PinLoadCount 3
set_port_attribute sout PinLoadCount 3
set_port_attribute baudout_n PinLoadCount 3
set_port_attribute intr PinLoadCount 3
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute pprot DrivingCell {=select_by_class sequential median}
set_port_attribute pstrb DrivingCell {=select_by_class sequential median}
set_port_attribute scan_mode DrivingCell {=select_by_class sequential median}
set_port_attribute tx_ram_out DrivingCell {=select_by_class sequential median}
set_port_attribute rx_ram_out DrivingCell {=select_by_class sequential median}
set_port_attribute cts_n DrivingCell {=select_by_class sequential median}
set_port_attribute dsr_n DrivingCell {=select_by_class sequential median}
set_port_attribute dcd_n DrivingCell {=select_by_class sequential median}
set_port_attribute ri_n DrivingCell {=select_by_class sequential median}
set_port_attribute sin DrivingCell {=select_by_class sequential median}
set_port_attribute scan_mode CaseAnalysisValue 0
set_port_attribute presetn {DftExistingSignalActiveState[0]} 0
set_port_attribute scan_mode {DftExistingSignalActiveState[0]} 1
set_port_attribute presetn {DftExistingSignalType[0]} Reset
set_port_attribute scan_mode {DftExistingSignalType[0]} Constant
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pprot {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MaxFallInputDelay[vclk1]} {=percent_of_period 20 vclk1}
set_port_attribute tx_ram_out {MaxFallInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute rx_ram_out {MaxFallInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute cts_n {MaxFallInputDelay[vclk2]} {=percent_of_period 20 vclk2}
set_port_attribute dsr_n {MaxFallInputDelay[vclk3]} {=percent_of_period 20 vclk3}
set_port_attribute dcd_n {MaxFallInputDelay[vclk4]} {=percent_of_period 20 vclk4}
set_port_attribute ri_n {MaxFallInputDelay[vclk5]} {=percent_of_period 20 vclk5}
set_port_attribute sin {MaxFallInputDelay[vclk6]} {=percent_of_period 40 vclk6}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute pready {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute pslverr {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute tx_ram_in {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_addr {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_wr_addr {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_we_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_re_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_ce_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_in {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_addr {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_wr_addr {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_we_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_re_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_ce_n {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute dtr_n {MaxFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute rts_n {MaxFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out2_n {MaxFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out1_n {MaxFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute dma_tx_req_n {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute dma_rx_req_n {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute txrdy_n {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute rxrdy_n {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute sout {MaxFallOutputDelay[pclk]} {=percent_of_period 85 pclk}
set_port_attribute baudout_n {MaxFallOutputDelay[pclk]} {=percent_of_period 5 pclk}
set_port_attribute intr {MaxFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pprot {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MaxRiseInputDelay[vclk1]} {=percent_of_period 20 vclk1}
set_port_attribute tx_ram_out {MaxRiseInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute rx_ram_out {MaxRiseInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute cts_n {MaxRiseInputDelay[vclk2]} {=percent_of_period 20 vclk2}
set_port_attribute dsr_n {MaxRiseInputDelay[vclk3]} {=percent_of_period 20 vclk3}
set_port_attribute dcd_n {MaxRiseInputDelay[vclk4]} {=percent_of_period 20 vclk4}
set_port_attribute ri_n {MaxRiseInputDelay[vclk5]} {=percent_of_period 20 vclk5}
set_port_attribute sin {MaxRiseInputDelay[vclk6]} {=percent_of_period 40 vclk6}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute pready {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute pslverr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute tx_ram_in {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_addr {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_wr_addr {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_we_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_re_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_ce_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_in {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_addr {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_wr_addr {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_we_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_re_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_ce_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute dtr_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute rts_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out2_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out1_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute dma_tx_req_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute dma_rx_req_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute txrdy_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute rxrdy_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute sout {MaxRiseOutputDelay[pclk]} {=percent_of_period 85 pclk}
set_port_attribute baudout_n {MaxRiseOutputDelay[pclk]} {=percent_of_period 5 pclk}
set_port_attribute intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pprot {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MinFallInputDelay[vclk1]} {=percent_of_period 20 vclk1}
set_port_attribute tx_ram_out {MinFallInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute rx_ram_out {MinFallInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute cts_n {MinFallInputDelay[vclk2]} {=percent_of_period 20 vclk2}
set_port_attribute dsr_n {MinFallInputDelay[vclk3]} {=percent_of_period 20 vclk3}
set_port_attribute dcd_n {MinFallInputDelay[vclk4]} {=percent_of_period 20 vclk4}
set_port_attribute ri_n {MinFallInputDelay[vclk5]} {=percent_of_period 20 vclk5}
set_port_attribute sin {MinFallInputDelay[vclk6]} {=percent_of_period 40 vclk6}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute pready {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute pslverr {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute tx_ram_in {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_addr {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_wr_addr {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_we_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_re_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_ce_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_in {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_addr {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_wr_addr {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_we_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_re_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_ce_n {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute dtr_n {MinFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute rts_n {MinFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out2_n {MinFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out1_n {MinFallOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute dma_tx_req_n {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute dma_rx_req_n {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute txrdy_n {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute rxrdy_n {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute sout {MinFallOutputDelay[pclk]} {=percent_of_period 85 pclk}
set_port_attribute baudout_n {MinFallOutputDelay[pclk]} {=percent_of_period 5 pclk}
set_port_attribute intr {MinFallOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pprot {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MinRiseInputDelay[vclk1]} {=percent_of_period 20 vclk1}
set_port_attribute tx_ram_out {MinRiseInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute rx_ram_out {MinRiseInputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute cts_n {MinRiseInputDelay[vclk2]} {=percent_of_period 20 vclk2}
set_port_attribute dsr_n {MinRiseInputDelay[vclk3]} {=percent_of_period 20 vclk3}
set_port_attribute dcd_n {MinRiseInputDelay[vclk4]} {=percent_of_period 20 vclk4}
set_port_attribute ri_n {MinRiseInputDelay[vclk5]} {=percent_of_period 20 vclk5}
set_port_attribute sin {MinRiseInputDelay[vclk6]} {=percent_of_period 40 vclk6}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute pready {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute pslverr {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute tx_ram_in {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_addr {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_wr_addr {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_we_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_re_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute tx_ram_rd_ce_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_in {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_addr {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_wr_addr {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_we_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_re_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rx_ram_rd_ce_n {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute dtr_n {MinRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute rts_n {MinRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out2_n {MinRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute out1_n {MinRiseOutputDelay[pclk]} {=percent_of_period 70 pclk}
set_port_attribute dma_tx_req_n {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute dma_rx_req_n {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute txrdy_n {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute rxrdy_n {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute sout {MinRiseOutputDelay[pclk]} {=percent_of_period 85 pclk}
set_port_attribute baudout_n {MinRiseOutputDelay[pclk]} {=percent_of_period 5 pclk}
set_port_attribute intr {MinRiseOutputDelay[pclk]} {=percent_of_period 80 pclk}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute pready PinLoadType {=select_by_class sequential median}
set_port_attribute pslverr PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_in PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_rd_addr PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_wr_addr PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_we_n PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_re_n PinLoadType {=select_by_class sequential median}
set_port_attribute tx_ram_rd_ce_n PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_in PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_rd_addr PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_wr_addr PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_we_n PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_re_n PinLoadType {=select_by_class sequential median}
set_port_attribute rx_ram_rd_ce_n PinLoadType {=select_by_class sequential median}
set_port_attribute dtr_n PinLoadType {=select_by_class sequential median}
set_port_attribute rts_n PinLoadType {=select_by_class sequential median}
set_port_attribute out2_n PinLoadType {=select_by_class sequential median}
set_port_attribute out1_n PinLoadType {=select_by_class sequential median}
set_port_attribute dma_tx_req_n PinLoadType {=select_by_class sequential median}
set_port_attribute dma_rx_req_n PinLoadType {=select_by_class sequential median}
set_port_attribute txrdy_n PinLoadType {=select_by_class sequential median}
set_port_attribute rxrdy_n PinLoadType {=select_by_class sequential median}
set_port_attribute sout PinLoadType {=select_by_class sequential median}
set_port_attribute baudout_n PinLoadType {=select_by_class sequential median}
set_port_attribute intr PinLoadType {=select_by_class sequential median}
set_port_attribute dsr_n SimTieOff one
set_port_attribute dcd_n SimTieOff one
set_port_attribute ri_n SimTieOff one

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_mux
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_mux

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_p_4_32_64_8_49_73_8
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_p_4_32_64_8_49_73_8

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_arb_0_1_2_4
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_arb_0_1_2_4

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_cmd_queue_50_4_2_2_1_2_2_0_2_3_2_4_4_4_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_cmd_queue_50_4_2_2_1_2_2_0_2_3_2_4_4_4_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_write_data_buffer_2_73_2_2_2_2_2_0_2_1_2_2_2_2_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_write_data_buffer_2_73_2_2_2_2_2_0_2_1_2_2_2_2_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_resp_buffer_5_2_2_2_2_2_2_0_2_1_2_2_2_2_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_resp_buffer_5_2_2_2_2_2_2_0_2_1_2_2_2_2_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_read_data_buffer_70_2_2_2_2_2_2_0_2_1_2_2_2_2_0
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_read_data_buffer_70_2_2_2_2_2_2_0_2_1_2_2_2_2_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_first_last_strobe_64_32_02_2
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_first_last_strobe_64_32_02_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s_control_00_12_13_10_14_18_1c_30_0c_02_03_2c_04_20
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s_control_00_12_13_10_14_18_1c_30_0c_02_03_2c_04_20

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s_packer
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s_packer

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s_unpack
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s_unpack

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s_response
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s_response

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_dcdr_0000000003030000_000000000303ffff_0000000003010000_000000000301ffff_0000000003040000_000000000304ffff_0000000003020000_000000000302ffff_0000000003060000_000000000306ffff_0000000003000000_000000000300ffff_0000000003050000_000000000305ffff_0000000000002000_00000000000023ff_0000000000002400_00000000000027ff_0000000000002800_0000000000002bff_0000000000002c00_0000000000002fff_0000000000003000_00000000000033ff_0000000000003400_00000000000037ff_0000000000003800_0000000000003bff_0000000000003c00_0000000000003fff_0000000000004000_00000000000043ff
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_dcdr_0000000003030000_000000000303ffff_0000000003010000_000000000301ffff_0000000003040000_000000000304ffff_0000000003020000_000000000302ffff_0000000003060000_000000000306ffff_0000000003000000_000000000300ffff_0000000003050000_000000000305ffff_0000000000002000_00000000000023ff_0000000000002400_00000000000027ff_0000000000002800_0000000000002bff_0000000000002c00_0000000000002fff_0000000000003000_00000000000033ff_0000000000003400_00000000000037ff_0000000000003800_0000000000003bff_0000000000003c00_0000000000003fff_0000000000004000_00000000000043ff

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s_addr_dcd_3_004
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s_addr_dcd_3_004

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p_s
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p_s

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_axi_DW_axi_x2p
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_axi
current_design -quiet soc_periph_dw_axi_DW_axi_x2p
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group aclk -allow_paths} {set_clock_groups -asynchronous -group pclk -allow_paths}}
set_design_attribute SDCIgnored {{} {}}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_axi_x2p.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 ELAB-393 VER-314 VER-318 OPT-800 OPT-801 UCN-4 VER-61 ELAB-349 WL-40 LINT-1 UCN-1 VER-136}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Controls final DRC fixing stage of the compile command to fix DRC violations}
set_design_attribute Uniquify 0
set_port_attribute rdata PinLoadCount 3
set_port_attribute bresp PinLoadCount 3
set_port_attribute rresp PinLoadCount 3
set_port_attribute bid PinLoadCount 3
set_port_attribute rid PinLoadCount 3
set_port_attribute awready PinLoadCount 3
set_port_attribute wready PinLoadCount 3
set_port_attribute bvalid PinLoadCount 3
set_port_attribute arready PinLoadCount 3
set_port_attribute rlast PinLoadCount 3
set_port_attribute rvalid PinLoadCount 3
set_port_attribute psel_s0 PinLoadCount 3
set_port_attribute psel_s1 PinLoadCount 3
set_port_attribute psel_s2 PinLoadCount 3
set_port_attribute psel_s3 PinLoadCount 3
set_port_attribute psel_s4 PinLoadCount 3
set_port_attribute psel_s5 PinLoadCount 3
set_port_attribute psel_s6 PinLoadCount 3
set_port_attribute paddr PinLoadCount 3
set_port_attribute penable PinLoadCount 3
set_port_attribute pwdata PinLoadCount 3
set_port_attribute pwrite PinLoadCount 3
set_port_attribute awaddr DrivingCell {=select_by_class sequential high}
set_port_attribute wdata DrivingCell {=select_by_class sequential high}
set_port_attribute araddr DrivingCell {=select_by_class sequential high}
set_port_attribute awvalid DrivingCell {=select_by_class sequential high}
set_port_attribute arvalid DrivingCell {=select_by_class sequential high}
set_port_attribute wlast DrivingCell {=select_by_class sequential high}
set_port_attribute wvalid DrivingCell {=select_by_class sequential high}
set_port_attribute bready DrivingCell {=select_by_class sequential high}
set_port_attribute rready DrivingCell {=select_by_class sequential high}
set_port_attribute awburst DrivingCell {=select_by_class sequential high}
set_port_attribute awlock DrivingCell {=select_by_class sequential high}
set_port_attribute arburst DrivingCell {=select_by_class sequential high}
set_port_attribute arlock DrivingCell {=select_by_class sequential high}
set_port_attribute awsize DrivingCell {=select_by_class sequential high}
set_port_attribute awprot DrivingCell {=select_by_class sequential high}
set_port_attribute arsize DrivingCell {=select_by_class sequential high}
set_port_attribute arprot DrivingCell {=select_by_class sequential high}
set_port_attribute awid DrivingCell {=select_by_class sequential high}
set_port_attribute awlen DrivingCell {=select_by_class sequential high}
set_port_attribute awcache DrivingCell {=select_by_class sequential high}
set_port_attribute wstrb DrivingCell {=select_by_class sequential high}
set_port_attribute arid DrivingCell {=select_by_class sequential high}
set_port_attribute arlen DrivingCell {=select_by_class sequential high}
set_port_attribute arcache DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s0 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s1 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s2 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s3 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s4 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s5 DrivingCell {=select_by_class sequential high}
set_port_attribute pready_s6 DrivingCell {=select_by_class sequential high}
set_port_attribute prdata_s6 DrivingCell {=select_by_class sequential high}
set_port_attribute pslverr_s6 DrivingCell {=select_by_class sequential high}
set_port_attribute aresetn IdealPort 1
set_port_attribute presetn IdealPort 1
set_port_attribute aresetn {MaxFallInputDelay[aclk]} {=percent_of_period 0}
set_port_attribute awaddr {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wdata {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute araddr {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awvalid {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arvalid {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wlast {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wvalid {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute bready {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute rready {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awburst {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlock {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arburst {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlock {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awsize {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awprot {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arsize {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arprot {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awid {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlen {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awcache {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wstrb {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arid {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlen {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arcache {MaxFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute prdata_s0 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s1 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s2 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s3 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s4 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s5 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pready_s6 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s6 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pslverr_s6 {MaxFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute rdata {MaxFallOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute bresp {MaxFallOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rresp {MaxFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute bid {MaxFallOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute rid {MaxFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute awready {MaxFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute wready {MaxFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute bvalid {MaxFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute arready {MaxFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute rlast {MaxFallOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rvalid {MaxFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute psel_s0 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s1 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s2 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s3 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s4 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s5 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s6 {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute paddr {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute penable {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwdata {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwrite {MaxFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute aresetn {MaxRiseInputDelay[aclk]} {=percent_of_period 0}
set_port_attribute awaddr {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wdata {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute araddr {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awvalid {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arvalid {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wlast {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wvalid {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute bready {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute rready {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awburst {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlock {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arburst {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlock {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awsize {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awprot {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arsize {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arprot {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awid {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlen {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awcache {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wstrb {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arid {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlen {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arcache {MaxRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute prdata_s0 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s1 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s2 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s3 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s4 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s5 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pready_s6 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s6 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pslverr_s6 {MaxRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute rdata {MaxRiseOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute bresp {MaxRiseOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rresp {MaxRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute bid {MaxRiseOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute rid {MaxRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute awready {MaxRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute wready {MaxRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute bvalid {MaxRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute arready {MaxRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute rlast {MaxRiseOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rvalid {MaxRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute psel_s0 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s1 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s2 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s3 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s4 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s5 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s6 {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute paddr {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute penable {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwrite {MaxRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute aresetn {MinFallInputDelay[aclk]} {=percent_of_period 0}
set_port_attribute awaddr {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wdata {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute araddr {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awvalid {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arvalid {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wlast {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wvalid {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute bready {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute rready {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awburst {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlock {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arburst {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlock {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awsize {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awprot {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arsize {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arprot {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awid {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlen {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awcache {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wstrb {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arid {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlen {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arcache {MinFallInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute prdata_s0 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s1 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s2 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s3 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s4 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s5 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pready_s6 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s6 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pslverr_s6 {MinFallInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute rdata {MinFallOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute bresp {MinFallOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rresp {MinFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute bid {MinFallOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute rid {MinFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute awready {MinFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute wready {MinFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute bvalid {MinFallOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute arready {MinFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute rlast {MinFallOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rvalid {MinFallOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute psel_s0 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s1 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s2 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s3 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s4 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s5 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s6 {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute paddr {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute penable {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwdata {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwrite {MinFallOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute aresetn {MinRiseInputDelay[aclk]} {=percent_of_period 0}
set_port_attribute awaddr {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wdata {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute araddr {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awvalid {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arvalid {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wlast {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wvalid {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute bready {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute rready {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awburst {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlock {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arburst {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlock {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awsize {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awprot {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arsize {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arprot {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awid {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awlen {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute awcache {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute wstrb {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arid {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arlen {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute arcache {MinRiseInputDelay[aclk]} {=percent_of_period 25 aclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 0 pclk}
set_port_attribute prdata_s0 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s1 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s2 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s3 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s4 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s5 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pready_s6 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute prdata_s6 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute pslverr_s6 {MinRiseInputDelay[pclk]} {=percent_of_period 25 pclk}
set_port_attribute rdata {MinRiseOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute bresp {MinRiseOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rresp {MinRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute bid {MinRiseOutputDelay[aclk]} {=percent_of_period 20 aclk}
set_port_attribute rid {MinRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute awready {MinRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute wready {MinRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute bvalid {MinRiseOutputDelay[aclk]} {=percent_of_period 45 aclk}
set_port_attribute arready {MinRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute rlast {MinRiseOutputDelay[aclk]} {=percent_of_period 40 aclk}
set_port_attribute rvalid {MinRiseOutputDelay[aclk]} {=percent_of_period 50 aclk}
set_port_attribute psel_s0 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s1 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s2 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s3 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s4 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s5 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute psel_s6 {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute paddr {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute penable {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwdata {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute pwrite {MinRiseOutputDelay[pclk]} {=percent_of_period 50 pclk}
set_port_attribute rdata PinLoadType {=select_by_class sequential median}
set_port_attribute bresp PinLoadType {=select_by_class sequential median}
set_port_attribute rresp PinLoadType {=select_by_class sequential median}
set_port_attribute bid PinLoadType {=select_by_class sequential median}
set_port_attribute rid PinLoadType {=select_by_class sequential median}
set_port_attribute awready PinLoadType {=select_by_class sequential median}
set_port_attribute wready PinLoadType {=select_by_class sequential median}
set_port_attribute bvalid PinLoadType {=select_by_class sequential median}
set_port_attribute arready PinLoadType {=select_by_class sequential median}
set_port_attribute rlast PinLoadType {=select_by_class sequential median}
set_port_attribute rvalid PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s0 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s1 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s2 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s3 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s4 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s5 PinLoadType {=select_by_class sequential median}
set_port_attribute psel_s6 PinLoadType {=select_by_class sequential median}
set_port_attribute paddr PinLoadType {=select_by_class sequential median}
set_port_attribute penable PinLoadType {=select_by_class sequential median}
set_port_attribute pwdata PinLoadType {=select_by_class sequential median}
set_port_attribute pwrite PinLoadType {=select_by_class sequential median}

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_toggle
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_toggle

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_sync
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_sync

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_intctl
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_intctl

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_tx_shift
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_tx_shift

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_rx_shift
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_rx_shift

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_biu
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_biu

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_slvfsm_0_1_2_3_5_7_6_4_8_9_a_b_c_d_e_f
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_slvfsm_0_1_2_3_5_7_6_4_8_9_a_b_c_d_e_f

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_mstfsm_00_01_03_02_06_07_05_04_0c_0d_0e_0b_0a_09_08_0f_15_1b_17_14_11_12_13
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_mstfsm_00_01_03_02_06_07_05_04_0c_0d_0e_0b_0a_09_08_0f_15_1b_17_14_11_12_13

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_rx_filter
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_rx_filter

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_clk_gen
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_clk_gen

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_regfile
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_regfile

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c_fifo
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c_fifo

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_i2c_1_DW_apb_i2c
# Generator version: 2.0
# Generated at: 17:56:33 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_i2c_1
current_design -quiet soc_periph_dw_i2c_1_DW_apb_i2c
set_design_attribute DedicatedScanPorts 1
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk1
set_clock_attribute vclk1 CycleTime 10.11
create_virtual_clock vclk2
set_clock_attribute vclk2 CycleTime 10.11
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group vclk1 -allow_paths} {set_clock_groups -asynchronous -group vclk2 -allow_paths} {set_clock_groups -asynchronous -group pclk -allow_paths} {set_clock_groups -asynchronous -group ic_clk -allow_paths}}
set_design_attribute SDCIgnored {{} {} {} {}}
set_design_attribute {TclAuxSynthesisScriptComment[dcrmInitial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScriptComment[dftCleanup]} {Set case analysis for scanen_ctrl to 0}
set_design_attribute {TclAuxSynthesisScriptComment[initial]} {Setting enable_clock_to_data_analysis true}
set_design_attribute {TclAuxSynthesisScript[dcrmInitial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute {TclAuxSynthesisScript[dftCleanup]} {=sCstr::expandAuxPath dcDftCaseAnalysis.tcl %item}
set_design_attribute {TclAuxSynthesisScript[initial]} {=sCstr::expandAuxPath dcAuxScript.tcl %item}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_i2c.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 EQN-10 VER-936 VER-318 ELAB-349 LINT-0 OPT-800 OPT-801 UCN-4 EQN-10 UCN-1 VHDL-286 WL-40 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariable[test_scan_enable_port_naming_style]} scanen_ctrl%s
set_design_attribute {dc_shellVariable[test_scan_in_port_naming_style]} scanin_ctrl%s%s
set_design_attribute {dc_shellVariable[test_scan_out_port_naming_style]} scanout_ctrl%s%s
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute {dc_shellVariableComment[test_scan_enable_port_naming_style]} {test_scan_enable_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_in_port_naming_style]} {test_scan_in_port_naming style is changed}
set_design_attribute {dc_shellVariableComment[test_scan_out_port_naming_style]} {test_scan_out_port_naming style is changed}
set_design_attribute {fm_shellVariable[hdlin_warn_on_mismatch_message]} FMR_ELAB-147
set_design_attribute {fm_shellVariableComment[hdlin_warn_on_mismatch_message]} {This variable has been set to give warning, when there are possible mismatches between simulation and synthesis}
set_design_attribute Uniquify 0
set_port_attribute ic_start_det_intr PinLoadCount 3
set_port_attribute ic_stop_det_intr PinLoadCount 3
set_port_attribute ic_scl_stuck_at_low_intr PinLoadCount 3
set_port_attribute ic_smbus_clk_sext_intr PinLoadCount 3
set_port_attribute ic_smbus_clk_mext_intr PinLoadCount 3
set_port_attribute ic_smbus_quick_cmd_det_intr PinLoadCount 3
set_port_attribute ic_smbus_host_notify_intr PinLoadCount 3
set_port_attribute ic_activity_intr PinLoadCount 3
set_port_attribute ic_rx_done_intr PinLoadCount 3
set_port_attribute ic_tx_abrt_intr PinLoadCount 3
set_port_attribute ic_rd_req_intr PinLoadCount 3
set_port_attribute ic_tx_empty_intr PinLoadCount 3
set_port_attribute ic_tx_over_intr PinLoadCount 3
set_port_attribute ic_rx_full_intr PinLoadCount 3
set_port_attribute ic_rx_over_intr PinLoadCount 3
set_port_attribute ic_rx_under_intr PinLoadCount 3
set_port_attribute ic_gen_call_intr PinLoadCount 3
set_port_attribute prdata PinLoadCount 3
set_port_attribute pready PinLoadCount 3
set_port_attribute pslverr PinLoadCount 3
set_port_attribute debug_s_gen PinLoadCount 3
set_port_attribute debug_p_gen PinLoadCount 3
set_port_attribute debug_data PinLoadCount 3
set_port_attribute debug_addr PinLoadCount 3
set_port_attribute debug_rd PinLoadCount 3
set_port_attribute debug_wr PinLoadCount 3
set_port_attribute debug_hs PinLoadCount 3
set_port_attribute debug_master_act PinLoadCount 3
set_port_attribute debug_slave_act PinLoadCount 3
set_port_attribute debug_addr_10bit PinLoadCount 3
set_port_attribute debug_mst_cstate PinLoadCount 3
set_port_attribute debug_slv_cstate PinLoadCount 3
set_port_attribute ic_clk_oe PinLoadCount 3
set_port_attribute ic_data_oe PinLoadCount 3
set_port_attribute ic_en PinLoadCount 3
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute pstrb DrivingCell {=select_by_class sequential median}
set_port_attribute pprot DrivingCell {=select_by_class sequential median}
set_port_attribute ic_clk_in_a DrivingCell {=select_by_class sequential median}
set_port_attribute ic_data_in_a DrivingCell {=select_by_class sequential median}
set_port_attribute ic_rst_n DrivingCell {=select_by_class sequential median}
set_port_attribute presetn IdealPort 1
set_port_attribute ic_rst_n IdealPort 1
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MaxFallInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MaxFallInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MaxFallInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MaxFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MaxFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MaxRiseInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MaxRiseInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MaxRiseInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MaxRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MaxRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MinFallInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MinFallInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MinFallInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MinFallOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MinFallOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pstrb {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute ic_clk_in_a {MinRiseInputDelay[vclk1]} {=percent_of_period 40 vclk1}
set_port_attribute ic_data_in_a {MinRiseInputDelay[vclk2]} {=percent_of_period 40 vclk2}
set_port_attribute ic_rst_n {MinRiseInputDelay[ic_clk]} {=percent_of_period 40 ic_clk}
set_port_attribute ic_start_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_stop_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_scl_stuck_at_low_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_sext_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_clk_mext_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_quick_cmd_det_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_smbus_host_notify_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_activity_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_done_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_abrt_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rd_req_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_empty_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_tx_over_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_full_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_over_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_rx_under_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute ic_gen_call_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pready {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute pslverr {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute debug_s_gen {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_p_gen {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_data {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_rd {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_wr {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_hs {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_master_act {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slave_act {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_addr_10bit {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_mst_cstate {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute debug_slv_cstate {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_clk_oe {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_data_oe {MinRiseOutputDelay[ic_clk]} {=percent_of_period 30 ic_clk}
set_port_attribute ic_en {MinRiseOutputDelay[pclk]} {=percent_of_period 60 pclk}
set_port_attribute ic_start_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_stop_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_scl_stuck_at_low_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_clk_sext_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_clk_mext_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_quick_cmd_det_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_smbus_host_notify_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_activity_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_done_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_abrt_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rd_req_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_empty_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_tx_over_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_full_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_over_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_rx_under_intr PinLoadType {=select_by_class sequential median}
set_port_attribute ic_gen_call_intr PinLoadType {=select_by_class sequential median}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute pready PinLoadType {=select_by_class sequential median}
set_port_attribute pslverr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_s_gen PinLoadType {=select_by_class sequential median}
set_port_attribute debug_p_gen PinLoadType {=select_by_class sequential median}
set_port_attribute debug_data PinLoadType {=select_by_class sequential median}
set_port_attribute debug_addr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_rd PinLoadType {=select_by_class sequential median}
set_port_attribute debug_wr PinLoadType {=select_by_class sequential median}
set_port_attribute debug_hs PinLoadType {=select_by_class sequential median}
set_port_attribute debug_master_act PinLoadType {=select_by_class sequential median}
set_port_attribute debug_slave_act PinLoadType {=select_by_class sequential median}
set_port_attribute debug_addr_10bit PinLoadType {=select_by_class sequential median}
set_port_attribute debug_mst_cstate PinLoadType {=select_by_class sequential median}
set_port_attribute debug_slv_cstate PinLoadType {=select_by_class sequential median}
set_port_attribute ic_clk_oe PinLoadType {=select_by_class sequential median}
set_port_attribute ic_data_oe PinLoadType {=select_by_class sequential median}
set_port_attribute ic_en PinLoadType {=select_by_class sequential median}
set_port_attribute ic_clk SimTieOff pclk
set_port_attribute ic_rst_n SimTieOff presetn

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_2
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_3
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_3

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_4
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_4

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_5
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_5

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_6
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_6

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_7
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_1_3_1_7

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_2
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_3
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_3

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_4
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_4

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_5
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_5

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_6
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_6

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_7
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm36_nhs_32_3_1_7

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_regb_32_32_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_regb_32_32_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_regb_32_32_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_regb_32_32_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_regb_3_32_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_regb_3_32_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_regb_3_32_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_regb_3_32_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_apbif_2
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_apbif_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_2
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_2

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_frc_32_2_0_0
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_frc_32_2_0_0

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_3
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_bcm21_1_2_1_1_3

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers_frc_32_2_0_1
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers_frc_32_2_0_1

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_timers_DW_apb_timers
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component /soc_periph_dw_timers
current_design -quiet soc_periph_dw_timers_DW_apb_timers
set_design_attribute ScanCompressionConfiguration { -minimum_compression 2}
create_virtual_clock vclk
set_clock_attribute vclk CycleTime 8.33
set_design_attribute SDCIgnoredForClocks {{set_clock_groups -asynchronous -group pclk -allow_paths} {set_clock_groups -asynchronous -group vclk -allow_paths}}
set_design_attribute SDCIgnored {{} {}}
set_design_attribute UPFFile {=sUPF::get_UPF_file DW_apb_timers.upf}
set_design_attribute PowerConstraintsFile {=sUPF::get_UPF_file basic.set_voltage.tcl}
set_design_attribute {dc_shellVariable[compile_final_drc_fix]} fanout
set_design_attribute {dc_shellVariable[hdlin_vrlg_std]} 2005
set_design_attribute {dc_shellVariable[suppress_errors]} {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-314 VER-61 UCN-4 EQN-10 OPT-800 OPT-801 WL-40 UCN-1 TIM-175 LINT-1 ATTR-1}
set_design_attribute {dc_shellVariable[template_parameter_style]} %d
set_design_attribute {dc_shellVariableComment[compile_final_drc_fix]} {SG Req: Force additional DRC fixing during compile ? setting impacts DC-Topo only.}
set_design_attribute {dc_shellVariableComment[suppress_errors]} {These messages have been deemed to be benign in the context of this IP}
set_design_attribute {dc_shellVariableComment[template_parameter_style]} {Truncate unique name of parameterised designs generated by DC to remove parameter names}
set_design_attribute Uniquify 0
set_port_attribute timer_en PinLoadCount 3
set_port_attribute timer_intr PinLoadCount 3
set_port_attribute pready PinLoadCount 3
set_port_attribute pslverr PinLoadCount 3
set_port_attribute prdata PinLoadCount 3
set_port_attribute presetn DrivingCell {=select_by_class sequential median}
set_port_attribute penable DrivingCell {=select_by_class sequential median}
set_port_attribute psel DrivingCell {=select_by_class sequential median}
set_port_attribute pwrite DrivingCell {=select_by_class sequential median}
set_port_attribute paddr DrivingCell {=select_by_class sequential median}
set_port_attribute pwdata DrivingCell {=select_by_class sequential median}
set_port_attribute pprot DrivingCell {=select_by_class sequential median}
set_port_attribute pstrb DrivingCell {=select_by_class sequential median}
set_port_attribute scan_mode DrivingCell {=select_by_class sequential median}
set_port_attribute timer_1_resetn DrivingCell {=select_by_class sequential median}
set_port_attribute timer_2_resetn DrivingCell {=select_by_class sequential median}
set_port_attribute presetn IdealPort 1
set_port_attribute timer_1_resetn IdealPort 1
set_port_attribute timer_2_resetn IdealPort 1
set_port_attribute scan_mode CaseAnalysisValue 0
set_port_attribute presetn {DftExistingSignalActiveState[0]} 0
set_port_attribute scan_mode {DftExistingSignalActiveState[0]} 1
set_port_attribute timer_1_resetn {DftExistingSignalActiveState[0]} 0
set_port_attribute timer_2_resetn {DftExistingSignalActiveState[0]} 0
set_port_attribute presetn {DftExistingSignalType[0]} Reset
set_port_attribute scan_mode {DftExistingSignalType[0]} Constant
set_port_attribute timer_1_resetn {DftExistingSignalType[0]} Reset
set_port_attribute timer_2_resetn {DftExistingSignalType[0]} Reset
set_port_attribute presetn {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MaxFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MaxFallInputDelay[vclk]} {=percent_of_period 40 vclk}
set_port_attribute timer_1_resetn {MaxFallInputDelay[timer_1_clk]} {=percent_of_period 40 timer_1_clk}
set_port_attribute timer_2_resetn {MaxFallInputDelay[timer_2_clk]} {=percent_of_period 40 timer_2_clk}
set_port_attribute timer_en {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute timer_intr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pready {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pslverr {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MaxRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MaxRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MaxRiseInputDelay[vclk]} {=percent_of_period 40 vclk}
set_port_attribute timer_1_resetn {MaxRiseInputDelay[timer_1_clk]} {=percent_of_period 40 timer_1_clk}
set_port_attribute timer_2_resetn {MaxRiseInputDelay[timer_2_clk]} {=percent_of_period 40 timer_2_clk}
set_port_attribute timer_en {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute timer_intr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pready {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pslverr {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MaxRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinFallInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MinFallInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MinFallInputDelay[vclk]} {=percent_of_period 40 vclk}
set_port_attribute timer_1_resetn {MinFallInputDelay[timer_1_clk]} {=percent_of_period 40 timer_1_clk}
set_port_attribute timer_2_resetn {MinFallInputDelay[timer_2_clk]} {=percent_of_period 40 timer_2_clk}
set_port_attribute timer_en {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute timer_intr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pready {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pslverr {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinFallOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute presetn {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute penable {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute psel {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwrite {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute paddr {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pwdata {MinRiseInputDelay[pclk]} {=percent_of_period 40 pclk}
set_port_attribute pprot {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pstrb {MinRiseInputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute scan_mode {MinRiseInputDelay[vclk]} {=percent_of_period 40 vclk}
set_port_attribute timer_1_resetn {MinRiseInputDelay[timer_1_clk]} {=percent_of_period 40 timer_1_clk}
set_port_attribute timer_2_resetn {MinRiseInputDelay[timer_2_clk]} {=percent_of_period 40 timer_2_clk}
set_port_attribute timer_en {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute timer_intr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pready {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute pslverr {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute prdata {MinRiseOutputDelay[pclk]} {=percent_of_period 30 pclk}
set_port_attribute timer_en PinLoadType {=select_by_class sequential median}
set_port_attribute timer_intr PinLoadType {=select_by_class sequential median}
set_port_attribute pready PinLoadType {=select_by_class sequential median}
set_port_attribute pslverr PinLoadType {=select_by_class sequential median}
set_port_attribute prdata PinLoadType {=select_by_class sequential median}
set_port_attribute timer_1_clk SimTieOff pclk
set_port_attribute timer_2_clk SimTieOff pclk
set_port_attribute timer_1_resetn SimTieOff presetn
set_port_attribute timer_2_resetn SimTieOff presetn

# ****************************************************
# coreConsultant generated intent command file for design: soc_periph_dw_peripherals
# Generator version: 2.0
# Generated at: 17:56:34 on 11/14/24
# ****************************************************

set_current_component
current_design -quiet soc_periph_dw_peripherals
set_design_attribute MapSubblocksIndividually 1


set_strategy_parameter Design_Compiler_Reference_Methodology QorEffort medium; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology OptimizationFlow {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ReducedEffortOptimizationFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableOptimizeNetlist 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology OptimizeNetlistArgs { -area}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology AdaptiveRetiming 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CompileUltraInitOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CompileUltraIncrOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteSDCArgs { -compress}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableStaticAwareFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology StaticAwareDBPath ../vcspyglass/cdc/vcst_rtdb/static_aware_synthesis_db/cdc; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechnologyNode {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteSDF 1
set_strategy_parameter Design_Compiler_Reference_Methodology WriteICC2Files 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NetlistFormat .v; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ChangeNamesRuleName verilog; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology RemoveUnconnectedPorts 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsDefault 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsFeedthroughs 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsOutputs 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsConstants 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsBufferConstants 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerOptimization 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerConstraint set_max_leakage_power; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableSaifAnnotation 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SaifFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SaifInstanceName {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ReportPowerOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TestReadyCompile 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology InsertDft 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NumberOfScanChains 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ClockMixing no_mix; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableScanCompression 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionIOCount 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NumberOfScanCompressionChains 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionUsage scan_compression; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionTestClock {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionConfiguration { -xtolerance default -min_power true}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DFTSynthesisOptimization all; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CTLModels {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PhysicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableSPG 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FloorplanFileDataFormat floorplan; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PhysicalConstraintFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnablePortSideConstraint 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UtilizationRatio 0.7; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinRoutingLayer {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxRoutingLayer {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CongestionOptimizationFactor 0.9; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UseNDM 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NDMLibraryName soc_periph_dw_peripherals_dc.ndm; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NDMReferenceLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateLibDesignOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UseMilkyway 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayDesignLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateMilkywayDesign 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechFileFormat tf; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayReferenceLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxTluPlusFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinTluPlusFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology Tech2ItfMap {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ExtendMWLayers 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxEmulationTluPlus {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinEmulationTluPlus {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateMwDesignOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayLogic0Net {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayLogic1Net {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteMilkywayCell 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateCongestionMap 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltageGroups {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltagePercentage 100; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltageConstraintType soft; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ClockGating 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SelfGating 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingMinimumBitWidth 3; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingLatchCellName {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingAndFunction and; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IntegratedAndCell {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingOrFunction or; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IntegratedOrCell {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingSetupTime 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingHoldTime 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingControlPoint none; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingControlSignal {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingObservationLogicDepth 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingCellMaxFanout {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableUPFFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UPFFlowType UPFPrime; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IncompleteUPFAllowed 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UPFFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerConstraintsFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableHierarchicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IncrementalCompileForHierarchicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology AutomotiveSynthesisFlowType disabled; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TMRSeparationDistance {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DCLSDistance {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GenerateRMReports 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DisableCongestionReport 1; # == default value.

set_activity_parameter Synthesize ScriptsOnly 0; # == default value.
set_activity_parameter Synthesize StrategyName Design_Compiler_Reference_Methodology; # == default value.
set_activity_parameter Synthesize RunStyle local; # == default value.
set_activity_parameter Synthesize RunOptions {}; # == default value.
set_activity_parameter Synthesize WaitForLicenses 0; # == default value.
set_activity_parameter Synthesize DC_Ultra_Opt 1; # == default value.
set_activity_parameter Synthesize DC_Ultra_Features 1; # == default value.
set_activity_parameter Synthesize DesignWare 1; # == default value.
set_activity_parameter Synthesize BOA_BRT 1; # == default value.
set_activity_parameter Synthesize Test_Compiler 1; # == default value.
set_activity_parameter Synthesize ParallelJobCpuLimit 1; # == default value.
set_activity_parameter Synthesize Test_Compiler_Plus 0; # == default value.
set_activity_parameter Synthesize Test_DFTC_TMAX 1; # == default value.
set_activity_parameter Synthesize DC_Expert 1; # == default value.
set_activity_parameter Synthesize PrimeTime 1; # == default value.
set_activity_parameter Synthesize EmailAddress morris
set_activity_parameter Synthesize DcThroughPathReport 0
set_activity_parameter Synthesize DcRegisteredIOReport 0
set_activity_parameter Synthesize DcSetupReport 0
set_activity_parameter Synthesize DcCheckDesignReport 1; # == default value.
set_activity_parameter Synthesize DcLatchReport 1; # == default value.
set_activity_parameter Synthesize DcLoopsReport 1; # == default value.
set_activity_parameter Synthesize DcCheckTestReport 1; # == default value.
set_activity_parameter Synthesize DcConstraintReport 0
set_activity_parameter Synthesize DcInternalTimingReport 1; # == default value.
set_activity_parameter Synthesize DcQtoDTimingReport 0; # == default value.
set_activity_parameter Synthesize DcShortIoTimingReport 0
set_activity_parameter Synthesize DcLongIoTimingReport 0
set_activity_parameter Synthesize DcQorReport 1; # == default value.
set_activity_parameter Synthesize DcClockReport 1; # == default value.
set_activity_parameter Synthesize DcTimingExceptionsReport 0; # == default value.
set_activity_parameter Synthesize DcPathGroups 1; # == default value.
set_activity_parameter Synthesize DcHierarchyReport 0
set_activity_parameter Synthesize DcClockGatingReport 1; # == default value.
set_activity_parameter Synthesize DcSelfGatingReport 0; # == default value.
set_activity_parameter Synthesize DcReferenceReport 1; # == default value.
set_activity_parameter Synthesize DcPowerDomainsReport 1; # == default value.
set_activity_parameter Synthesize DcResourcesReport 0
set_activity_parameter Synthesize DcRegisterCountReport 1; # == default value.
set_activity_parameter Synthesize DcFaninFanoutReport 0; # == default value.
set_activity_parameter Synthesize GenerateAreaReport 1; # == default value.
set_activity_parameter Synthesize GenerateIgnoredLayersReport 1; # == default value.
set_activity_parameter Synthesize DFTCoverageEstimateReport 1; # == default value.
set_activity_parameter Synthesize ReportSafetyRegisterRules 0; # == default value.
set_activity_parameter Synthesize ReportSafetyRegisterGroups 0; # == default value.
set_activity_parameter Synthesize ReportSafetyStatus 0; # == default value.
set_activity_parameter Synthesize PlacementFileFormat PDEF; # == default value.
set_activity_parameter Synthesize ReadDefOptions {}; # == default value.
set_activity_parameter Synthesize RouterFileFormat PDEF; # == default value.
set_activity_parameter Synthesize WriteDefOptions {}; # == default value.
set_activity_parameter Synthesize NoHomeInit 0; # == default value.
set_activity_parameter Synthesize UseDCNXT 0; # == default value.
set_activity_parameter Synthesize EnableAutoReadDC 0; # == default value.



set_activity_parameter GenerateTestVectors StrategyName ATPG_basic_scan_strategy; # == default value.
set_activity_parameter GenerateTestVectors OutputStageName {}; # == default value.
set_activity_parameter GenerateTestVectors InputStageName {}; # == default value.
set_activity_parameter GenerateTestVectors InputNetlistFormat .v; # == default value.
set_activity_parameter GenerateTestVectors TestLibraries {}; # == default value.
set_activity_parameter GenerateTestVectors LibsMissingCellDefine 0; # == default value.
set_activity_parameter GenerateTestVectors WriteTestPatterns 1; # == default value.
set_activity_parameter GenerateTestVectors TestPatternFormat {}; # == default value.
set_activity_parameter GenerateTestVectors UserStrategyFile {}; # == default value.
set_activity_parameter GenerateTestVectors ScriptsOnly 0; # == default value.
set_activity_parameter GenerateTestVectors ParallelJobCpuLimit 1; # == default value.
set_activity_parameter GenerateTestVectors RunStyle local; # == default value.
set_activity_parameter GenerateTestVectors RunOptions {}; # == default value.
set_activity_parameter GenerateTestVectors EmailAddress morris; # == default value.
set_activity_parameter GenerateTestVectors UseTestMAX_ATPG 0; # == default value.

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_timers

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_i2c_1

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_axi

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_uart

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_i2c_0

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel UngroupAll 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_gpio

set_activity_parameter GenerateGtechModel TopDownCompile 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter GenerateGtechModel ScriptsOnly 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter GenerateGtechModel RunStyle local -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter GenerateGtechModel RunOptions {} -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter GenerateGtechModel UseHomeInit 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter GenerateGtechModel EmailAddress morris -component /soc_periph_dw_ssi

set_activity_parameter FormalVerification ReferenceStageName RTL; # == default value.
set_activity_parameter FormalVerification UseReferenceStageNetlist 0; # == default value.
set_activity_parameter FormalVerification ReferenceStageNetlist {}; # == default value.
set_activity_parameter FormalVerification TargetStageName {}; # == default value.
set_activity_parameter FormalVerification UseTargetStageNetlist 0; # == default value.
set_activity_parameter FormalVerification UseUPFPGNetlist 0; # == default value.
set_activity_parameter FormalVerification TargetStageNetlist {}; # == default value.
set_activity_parameter FormalVerification UPFAuxiliaryScriptName {}; # == default value.
set_activity_parameter FormalVerification AuxiliaryScriptName {}; # == default value.
set_activity_parameter FormalVerification UseGeneratedSvf 1; # == default value.
set_activity_parameter FormalVerification AlternateStrategies {}; # == default value.
set_activity_parameter FormalVerification RunAllValidAlternateStrategies 0; # == default value.
set_activity_parameter FormalVerification ParallelAlternateStrategies 4; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesExtraArgs {}; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesRunStyle lsf; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesRunOptions {}; # == default value.
set_activity_parameter FormalVerification EnableDPXFlow 0; # == default value.
set_activity_parameter FormalVerification DPXRunStyle lsf; # == default value.
set_activity_parameter FormalVerification DPXRunOptions {}; # == default value.
set_activity_parameter FormalVerification MaxWorkers 4; # == default value.
set_activity_parameter FormalVerification MaxCores 4; # == default value.
set_activity_parameter FormalVerification ScriptsOnly 0; # == default value.
set_activity_parameter FormalVerification RunStyle local; # == default value.
set_activity_parameter FormalVerification RunOptions {}; # == default value.
set_activity_parameter FormalVerification ParallelJobCpuLimit 1; # == default value.
set_activity_parameter FormalVerification EmailAddress morris; # == default value.
set_activity_parameter FormalVerification ForceUPFSuppliesOn 1; # == default value.

set_activity_parameter StaticTimingAnalysis UseExternalNetlist 0; # == default value.
set_activity_parameter StaticTimingAnalysis UseUPFPGNetlist 0; # == default value.
set_activity_parameter StaticTimingAnalysis InputStageName {}; # == default value.
set_activity_parameter StaticTimingAnalysis NetlistFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis ConstraintsFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotatedData None; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotatedDataFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotationOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis AnalysisType on_chip_variation; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateDelayType none; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateValue 1; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis UsePropagatedClocks 0; # == default value.
set_activity_parameter StaticTimingAnalysis AnalyzeInMissionMode 1; # == default value.
set_activity_parameter StaticTimingAnalysis EnableECOFlow 0; # == default value.
set_activity_parameter StaticTimingAnalysis FixECOTimingArgs { -type setup}; # == default value.
set_activity_parameter StaticTimingAnalysis AuxiliaryScriptName {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportDesign 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClocks 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportRegisterInfo 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSyncPaths 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportCaseAnalysis 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportExceptions 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportExceptionsOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportAnalysisCoverageCheckType {setup recovery removal min_pulse_width clock_gating_setup}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMaxTiming 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMaxTimingOptions { -delay_type max -nworst 10 -max_paths 100 -input -net -trans -cap -nosplit -cross -path full -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinTiming 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinTimingOptions { -delay_type min -nworst 10 -max_paths 100 -input -net -trans -cap -nosplit -cross -path full -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportConstraints 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportConstraintsOptions { -all_violators -max_delay -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportCrossDomainPaths 0; # == default value.
set_activity_parameter StaticTimingAnalysis NumCrossDomainPaths 100; # == default value.
set_activity_parameter StaticTimingAnalysis CrossDomainReportFormat full; # == default value.
set_activity_parameter StaticTimingAnalysis SuppressDuplicateBusPaths 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportBottleneck 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportBottleneckOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockTiming 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinPulseWidth 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinPulseWidthOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGatingCheck 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGatingCheckOptions { -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis PTScriptFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportPower 0; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportPowerOptions { -hierarchy}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSwitchingActivity 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSwitchingActivityOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGateSavings 0; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisFlow vector-free; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisMode averaged; # == default value.
set_activity_parameter StaticTimingAnalysis SwitchingActivityFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis SimulationType rtl; # == default value.
set_activity_parameter StaticTimingAnalysis SaifNameMapFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis StripPath {}; # == default value.
set_activity_parameter StaticTimingAnalysis StartTime 0; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideSearchPath {}; # == default value.
set_activity_parameter StaticTimingAnalysis EndTime { -1}; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideLinkLibraryMapping {}; # == default value.
set_activity_parameter StaticTimingAnalysis LinkToATPG 0; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideDefaultOperatingCondition {}; # == default value.
set_activity_parameter StaticTimingAnalysis ScriptsOnly 0; # == default value.
set_activity_parameter StaticTimingAnalysis RunStyle local; # == default value.
set_activity_parameter StaticTimingAnalysis RunOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ParallelJobCpuLimit 1; # == default value.
set_activity_parameter StaticTimingAnalysis EmailAddress morris; # == default value.

set_activity_parameter ConstraintAnalysis IncrementalConstraintsFile {}; # == default value.
set_activity_parameter ConstraintAnalysis WaiversFile {}; # == default value.
set_activity_parameter ConstraintAnalysis UseExternalNetlist 0; # == default value.
set_activity_parameter ConstraintAnalysis InputStageName {}; # == default value.
set_activity_parameter ConstraintAnalysis NetlistFile {}; # == default value.
set_activity_parameter ConstraintAnalysis ConstraintsFile {}; # == default value.
set_activity_parameter ConstraintAnalysis ScriptsOnly 0; # == default value.
set_activity_parameter ConstraintAnalysis RunStyle local; # == default value.
set_activity_parameter ConstraintAnalysis RunOptions {}; # == default value.
set_activity_parameter ConstraintAnalysis EmailAddress morris; # == default value.

set_activity_parameter CreateTestbenchWorkspace TestbenchWorkspaceName tb_soc_periph_dw_peripherals; # == default value.
set_activity_parameter CreateTestbenchWorkspace TestbenchWorkspaceDir /home/projects/workspace/morris/work_soc_periph/europa/hw/impl/europa/blocks/soc_periph
set_activity_parameter CreateTestbenchWorkspace TestbenchType uvm_subsystem; # == default value.
set_activity_parameter CreateTestbenchWorkspace TestbenchInstantiateVIP 1; # == default value.
set_activity_parameter CreateTestbenchWorkspace TestbenchCloseDUT 1; # == default value.

set_activity_parameter BuildSubsystemcoreKit ScriptsOnly 1; # == default value.
set_activity_parameter BuildSubsystemcoreKit coreKitName soc_periph_dw_peripherals; # == default value.
set_activity_parameter BuildSubsystemcoreKit coreKitVersion 1.0; # == default value.
set_activity_parameter BuildSubsystemcoreKit KitVendor ThirdParty; # == default value.
set_activity_parameter BuildSubsystemcoreKit KitLibrary ThirdParty; # == default value.
set_activity_parameter BuildSubsystemcoreKit SupportFile {}; # == default value.
set_activity_parameter BuildSubsystemcoreKit LicenseFile {}; # == default value.
set_activity_parameter BuildSubsystemcoreKit ScriptName {}; # == default value.
set_activity_parameter BuildSubsystemcoreKit CompleteOnError 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit GenerateIPXACTComponent 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit PreventDesignPrefix 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit PreventSVPrefix 1; # == default value.
set_activity_parameter BuildSubsystemcoreKit PreventFilePrefix 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit PreventMacroPrefix 1; # == default value.
set_activity_parameter BuildSubsystemcoreKit dc_shellImplementationAllowed 1; # == default value.
set_activity_parameter BuildSubsystemcoreKit fc_shellImplementationAllowed 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit fm_shellImplementationAllowed 1; # == default value.
set_activity_parameter BuildSubsystemcoreKit dft_shellImplementationAllowed 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit tcm_shellImplementationAllowed 0; # == default value.
set_activity_parameter BuildSubsystemcoreKit RunStyle local; # == default value.
set_activity_parameter BuildSubsystemcoreKit RunOptions {}; # == default value.
set_activity_parameter BuildSubsystemcoreKit EmailAddress morris

set_activity_parameter DW_axi_x2p_Simulate DumpEnabled 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate DumpDepth 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate AutoreadEnabled 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate DesignView RTL -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate vip:amba_svt S-2021.12 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate vip:svt S-2021.09 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate run_test_x2p_random 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate ScriptsOnly 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate RunStyle local -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate RunOptions {} -component /soc_periph_dw_axi; # == default value.
set_activity_parameter DW_axi_x2p_Simulate EmailAddress morris -component /soc_periph_dw_axi

set_activity_parameter DW_apb_timers_Simulate DumpEnabled 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate DumpDepth 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate DumpFileFormat FSDB -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate AutoreadEnabled 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate DesignView RTL -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate vip:amba_svt S-2021.12 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate vip:svt S-2021.09 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate run_test_100_reg_reset_bit_bash 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate run_test_101_random 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate run_test_102_pwm 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate ScriptsOnly 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate RunStyle local -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate RunOptions {} -component /soc_periph_dw_timers; # == default value.
set_activity_parameter DW_apb_timers_Simulate EmailAddress morris -component /soc_periph_dw_timers

set_activity_parameter DW_apb_gpio_Simulate DumpEnabled 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate DumpDepth 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate DumpFileFormat FSDB -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate AutoreadEnabled 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate DesignView RTL -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate vip:amba_svt S-2021.12 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate vip:svt S-2021.09 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate run_test_100_reg_reset_bit_bash 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate run_test_101_random_sw_hw 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate run_test_102_interrupt_stability 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate run_test_103_debounce 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate run_test_104_synchronization 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate ScriptsOnly 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate RunStyle local -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate RunOptions {} -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter DW_apb_gpio_Simulate EmailAddress morris -component /soc_periph_dw_gpio

set_activity_parameter DW_apb_uart_Simulate VeraVroCache /home/projects/workspace/morris/work_soc_periph/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_uart/scratch -component /soc_periph_dw_uart
set_activity_parameter DW_apb_uart_Simulate DumpEnabled 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate DumpDepth 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate DumpFileFormat FSDB -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate AutoreadEnabled 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate DesignView RTL -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate vip:amba latest -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate vip:sio latest -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate vip:vmt latest -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate run_test_crm 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate run_test_uart 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate ScriptsOnly 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate RunStyle local -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate RunOptions {} -component /soc_periph_dw_uart; # == default value.
set_activity_parameter DW_apb_uart_Simulate EmailAddress morris -component /soc_periph_dw_uart

set_activity_parameter DW_apb_i2c_Simulate VeraVroCache /home/projects/workspace/morris/work_soc_periph/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_i2c_0/scratch -component /soc_periph_dw_i2c_0
set_activity_parameter DW_apb_i2c_Simulate DumpEnabled 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DumpDepth 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DumpFileFormat FSDB -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate AutoreadEnabled 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DesignView RTL -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate vip:amba latest -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate vip:vmt latest -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate TimeoutDefault 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate TimeoutCycles 999999 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c_extd 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c_ufm 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_prog_udid 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate ScriptsOnly 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate RunStyle local -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate RunOptions {} -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter DW_apb_i2c_Simulate EmailAddress morris -component /soc_periph_dw_i2c_0

set_activity_parameter DW_apb_i2c_Simulate VeraVroCache /home/projects/workspace/morris/work_soc_periph/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_i2c_1/scratch -component /soc_periph_dw_i2c_1
set_activity_parameter DW_apb_i2c_Simulate DumpEnabled 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DumpDepth 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DumpFileFormat FSDB -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate AutoreadEnabled 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate DesignView RTL -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate vip:amba latest -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate vip:vmt latest -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate TimeoutDefault 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate TimeoutCycles 999999 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c_extd 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_i2c_ufm 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate run_test_prog_udid 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate ScriptsOnly 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate RunStyle local -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate RunOptions {} -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter DW_apb_i2c_Simulate EmailAddress morris -component /soc_periph_dw_i2c_1

set_activity_parameter DW_apb_ssi_Simulate VeraVroCache /home/projects/workspace/morris/work_soc_periph/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_ssi/scratch -component /soc_periph_dw_ssi
set_activity_parameter DW_apb_ssi_Simulate DumpEnabled 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate DumpDepth 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate DumpFileFormat FSDB -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate AutoreadEnabled 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate DesignView RTL -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate vip:amba latest -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate vip:vmt latest -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate TimeoutDefault 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate TimeoutCycles 999999 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate run_test_ssi 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate ScriptsOnly 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate RunStyle local -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate RunOptions {} -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter DW_apb_ssi_Simulate EmailAddress morris -component /soc_periph_dw_ssi

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_i2c_0/src/DW_apb_i2c.lst -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_i2c_0
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_i2c_0; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_i2c_0; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_gpio/src/DW_apb_gpio.lst -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_gpio
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_gpio; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_gpio; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_ssi/src/DW_apb_ssi.lst -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_ssi
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_ssi; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_ssi; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_uart/src/DW_apb_uart.lst -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_uart
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_uart; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_uart; # == default value.

set_activity_parameter runSpyglass EnableVcSpyGlassSgum 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass CompileDwLibrary 0 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass VC_STATIC_HOME /opt/synopsys/vc_static/S-2021.09-SP2-4 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2019.06 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_axi/src/DW_axi_x2p.lst -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_axi
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_axi; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_axi; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_i2c_1/src/DW_apb_i2c.lst -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_i2c_1
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_i2c_1; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_i2c_1; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass RunStyle local -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass RunOptions {} -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SPYGLASS_HOME {} -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2020.03 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass RtlListFile /home/projects/workspace/jmartins/europa/hw/impl/europa/blocks/soc_periph/soc_periph_dw_peripherals/components/soc_periph_dw_timers/src/DW_apb_timers.lst -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {} -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass EmailAddress morris -component /soc_periph_dw_timers
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1 -component /soc_periph_dw_timers; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {} -component /soc_periph_dw_timers; # == default value.
