Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: reorder_buffer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reorder_buffer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reorder_buffer"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : reorder_buffer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg1BitR.vhd" in Library work.
Architecture behavioral of Entity reg1bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg4BitR.vhd" in Library work.
Architecture behavioral of Entity reg4bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg5BitR.vhd" in Library work.
Architecture behavioral of Entity reg5bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg32BitR.vhd" in Library work.
Architecture structural of Entity reg32bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/buffer_line.vhd" in Library work.
Entity <buffer_line> compiled.
Entity <buffer_line> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" in Library work.
Architecture behavioral of Entity rob_control is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/reorder_buffer.vhd" in Library work.
Entity <reorder_buffer> compiled.
Entity <reorder_buffer> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reorder_buffer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <buffer_line> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rob_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg32BitR> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <reorder_buffer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/arxitektonikh1/HRY415-project-3/code/reorder_buffer.vhd" line 142: Unconnected output port 'exception_control' of component 'rob_control'.
Entity <reorder_buffer> analyzed. Unit <reorder_buffer> generated.

Analyzing Entity <buffer_line> in library <work> (Architecture <behavioral>).
Entity <buffer_line> analyzed. Unit <buffer_line> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <Reg32BitR> in library <work> (Architecture <structural>).
Entity <Reg32BitR> analyzed. Unit <Reg32BitR> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.

Analyzing Entity <rob_control> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <free>
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 108: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <head>
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 124: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <commit_sel>
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 152: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <commit_sel>
Entity <rob_control> analyzed. Unit <rob_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rob_control>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd".
WARNING:Xst:1305 - Output <exception_control> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <exception_valid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Rj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <exception_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <exception_sel> is never assigned. Tied to value 000.
WARNING:Xst:653 - Signal <head_rotate_control> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <delete_exception> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 8-bit register for signal <free>.
    Found 8-bit register for signal <head>.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0000> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0001> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0002> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0003> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0004> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0005> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0006> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0007> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0000> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0001> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0002> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0003> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0004> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0005> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0006> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0007> created at line 170.
    Found 32-bit adder for signal <pointer$addsub0000> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0001> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0002> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0003> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0004> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0005> created at line 137.
    Found 32-bit adder for signal <pointer$addsub0006> created at line 137.
    Found 3-bit adder carry out for signal <pointer$addsub0007> created at line 137.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <rob_control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <Reg32BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg32BitR.vhd".
Unit <Reg32BitR> synthesized.


Synthesizing Unit <buffer_line>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/buffer_line.vhd".
    Found 1-bit xor2 for signal <j_equal$xor0000>.
    Found 1-bit xor2 for signal <j_equal$xor0001>.
    Found 1-bit xor2 for signal <j_equal$xor0002>.
    Found 1-bit xor2 for signal <j_equal$xor0003>.
    Found 1-bit xor2 for signal <j_equal$xor0004>.
    Found 1-bit xor2 for signal <k_equal$xor0000>.
    Found 1-bit xor2 for signal <k_equal$xor0001>.
    Found 1-bit xor2 for signal <k_equal$xor0002>.
    Found 1-bit xor2 for signal <k_equal$xor0003>.
    Found 1-bit xor2 for signal <k_equal$xor0004>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0000>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0001>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0002>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0003>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0004>.
Unit <buffer_line> synthesized.


Synthesizing Unit <reorder_buffer>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/reorder_buffer.vhd".
    Found 5-bit 8-to-1 multiplexer for signal <Qj>.
    Found 5-bit 8-to-1 multiplexer for signal <Qk>.
    Found 32-bit 8-to-1 multiplexer for signal <forward_data_j>.
    Found 32-bit 8-to-1 multiplexer for signal <forward_data_k>.
    Found 5-bit 8-to-1 multiplexer for signal <commit_reg>.
    Found 32-bit 8-to-1 multiplexer for signal <commit_data>.
    Found 32-bit 8-to-1 multiplexer for signal <PC_exception>.
    Summary:
	inferred 143 Multiplexer(s).
Unit <reorder_buffer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 7
# Registers                                            : 594
 1-bit register                                        : 592
 8-bit register                                        : 2
# Multiplexers                                         : 23
 1-bit 8-to-1 multiplexer                              : 16
 32-bit 8-to-1 multiplexer                             : 4
 5-bit 8-to-1 multiplexer                              : 3
# Xors                                                 : 120
 1-bit xor2                                            : 120

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[0].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[0].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[0].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[1].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[1].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[1].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[2].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[2].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[2].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[3].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[3].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[3].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[4].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[4].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[4].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[5].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[5].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[5].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[6].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[6].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[6].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type0> is unconnected in block <gen[7].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Fu_type1> is unconnected in block <gen[7].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <exception_reg> is unconnected in block <gen[7].buffer_line>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch head_0 hinder the constant cleaning in the block rob_control0.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <head_1> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_2> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_3> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_4> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_5> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_6> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_7> has a constant value of 0 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_0> has a constant value of 1 in block <rob_control0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 7
# Registers                                            : 608
 Flip-Flops                                            : 608
# Multiplexers                                         : 23
 1-bit 8-to-1 multiplexer                              : 16
 32-bit 8-to-1 multiplexer                             : 4
 5-bit 8-to-1 multiplexer                              : 3
# Xors                                                 : 120
 1-bit xor2                                            : 120

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch head_0 hinder the constant cleaning in the block rob_control.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <head_1> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_2> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_3> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_4> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_5> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_6> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_7> has a constant value of 0 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <head_0> has a constant value of 1 in block <rob_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <reorder_buffer> ...

Optimizing unit <rob_control> ...

Optimizing unit <Reg32BitR> ...
WARNING:Xst:2677 - Node <gen[7].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[0].buffer_line/Fu_type0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[0].buffer_line/Fu_type1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[0].buffer_line/exception_reg/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[1].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[2].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[3].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[4].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[5].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[6].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR7/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR7/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR7/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR7/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR6/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR6/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR6/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR6/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR5/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR5/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR5/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR5/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR4/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR4/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR4/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR4/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR3/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR3/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR3/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR3/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR2/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR2/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR2/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR2/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR1/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR1/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR1/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR1/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR0/Reg1BitR1/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR0/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
WARNING:Xst:2677 - Node <gen[7].buffer_line/PC_reg/Reg4BitR0/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <reorder_buffer>.
Found area constraint ratio of 100 (+ 5) on block reorder_buffer, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch gen[7].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[6].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[5].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[4].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[3].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[2].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch gen[1].buffer_line/valid_reg/flipflop0/q hinder the constant cleaning in the block reorder_buffer.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 352
 Flip-Flops                                            : 352

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reorder_buffer.ngr
Top Level Output File Name         : reorder_buffer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 237

Cell Usage :
# BELS                             : 872
#      GND                         : 1
#      LUT2                        : 14
#      LUT3                        : 549
#      LUT4                        : 105
#      LUT4_L                      : 8
#      MUXF5                       : 130
#      MUXF6                       : 64
#      VCC                         : 1
# FlipFlops/Latches                : 352
#      FDC                         : 9
#      FDCE                        : 335
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 234
#      IBUF                        : 86
#      OBUF                        : 148
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      367  out of  14752     2%  
 Number of Slice Flip Flops:            352  out of  29504     1%  
 Number of 4 input LUTs:                676  out of  29504     2%  
 Number of IOs:                         237
 Number of bonded IOBs:                 235  out of    250    94%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 352   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                | Load  |
-----------------------------------+----------------------------------------------------------------+-------+
N0(XST_GND:G)                      | NONE(gen[0].buffer_line/PC_reg/Reg4BitR0/Reg1BitR0/flipflop0/q)| 344   |
-----------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.215ns (Maximum Frequency: 311.052MHz)
   Minimum input arrival time before clock: 6.491ns
   Maximum output required time after clock: 11.597ns
   Maximum combinational path delay: 12.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.215ns (frequency: 311.052MHz)
  Total number of paths / destination ports: 633 / 352
-------------------------------------------------------------------------
Delay:               3.215ns (Levels of Logic = 1)
  Source:            gen[0].buffer_line/valid_reg/flipflop0/q (FF)
  Destination:       gen[0].buffer_line/Value_reg/Reg4BitR7/Reg1BitR0/flipflop0/q (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: gen[0].buffer_line/valid_reg/flipflop0/q to gen[0].buffer_line/Value_reg/Reg4BitR7/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.514   0.727  gen[0].buffer_line/valid_reg/flipflop0/q (gen[0].buffer_line/valid_reg/flipflop0/q)
     LUT4:I2->O           16   0.612   0.879  gen[0].buffer_line/comparator_and0000_2 (gen[0].buffer_line/comparator_and00001)
     FDCE:CE                   0.483          gen[0].buffer_line/Value_reg/Reg4BitR4/Reg1BitR3/flipflop0/q
    ----------------------------------------
    Total                      3.215ns (1.609ns logic, 1.606ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2008 / 680
-------------------------------------------------------------------------
Offset:              6.491ns (Levels of Logic = 4)
  Source:            cdb_valid (PAD)
  Destination:       gen[3].buffer_line/Value_reg/Reg4BitR7/Reg1BitR0/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: cdb_valid to gen[3].buffer_line/Value_reg/Reg4BitR7/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  cdb_valid_IBUF (cdb_valid_IBUF)
     LUT3:I0->O            7   0.612   0.754  gen[0].buffer_line/comparator_and000011 (N64)
     LUT3:I0->O           10   0.612   0.902  gen[3].buffer_line/comparator_and000011 (N108)
     LUT4:I0->O           16   0.612   0.879  gen[3].buffer_line/comparator_and00002_2 (gen[3].buffer_line/comparator_and000021)
     FDCE:CE                   0.483          gen[3].buffer_line/Value_reg/Reg4BitR4/Reg1BitR3/flipflop0/q
    ----------------------------------------
    Total                      6.491ns (3.425ns logic, 3.066ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 21995 / 145
-------------------------------------------------------------------------
Offset:              11.597ns (Levels of Logic = 7)
  Source:            gen[7].buffer_line/valid_reg/flipflop0/q (FF)
  Destination:       Qj<4> (PAD)
  Source Clock:      Clk rising

  Data Path: gen[7].buffer_line/valid_reg/flipflop0/q to Qj<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.514   0.795  gen[7].buffer_line/valid_reg/flipflop0/q (gen[7].buffer_line/valid_reg/flipflop0/q)
     LUT3:I0->O            1   0.612   0.426  gen[7].buffer_line/k_equal40 (gen[7].buffer_line/k_equal40)
     LUT3:I1->O            4   0.612   0.651  gen[7].buffer_line/k_equal82 (k_flags<7>)
     LUT4:I0->O            1   0.612   0.360  rob_control0/forward_sel_k<2>_SW0 (N10)
     LUT4:I3->O           38   0.612   1.226  rob_control0/forward_sel_k<2> (forward_sel_k<2>)
     LUT4:I0->O            1   0.612   0.426  Mmux_Qk1038 (Mmux_Qk1038)
     LUT4:I1->O            1   0.612   0.357  Mmux_Qk1070 (Qk_4_OBUF)
     OBUF:I->O                 3.169          Qk_4_OBUF (Qk<4>)
    ----------------------------------------
    Total                     11.597ns (7.355ns logic, 4.242ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20844 / 106
-------------------------------------------------------------------------
Delay:               12.282ns (Levels of Logic = 9)
  Source:            cdb_valid (PAD)
  Destination:       forward_data_j<31> (PAD)

  Data Path: cdb_valid to forward_data_j<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  cdb_valid_IBUF (cdb_valid_IBUF)
     LUT3:I0->O            7   0.612   0.754  gen[0].buffer_line/comparator_and000011 (N64)
     LUT3:I0->O           10   0.612   0.902  gen[3].buffer_line/comparator_and000011 (N108)
     LUT4:I0->O           32   0.612   1.225  gen[4].buffer_line/comparator_and00001 (gen[4].buffer_line/comparator)
     LUT3:I0->O            2   0.612   0.449  gen[4].buffer_line/V_out<9>1 (V_out<4><9>)
     LUT3:I1->O            1   0.612   0.000  Mmux_forward_data_k_562 (Mmux_forward_data_k_562)
     MUXF5:I0->O           1   0.278   0.000  Mmux_forward_data_k_3_f5_30 (Mmux_forward_data_k_3_f531)
     MUXF6:I1->O           1   0.451   0.357  Mmux_forward_data_k_2_f6_30 (forward_data_k_9_OBUF)
     OBUF:I->O                 3.169          forward_data_k_9_OBUF (forward_data_k<9>)
    ----------------------------------------
    Total                     12.282ns (8.064ns logic, 4.218ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.93 secs
 
--> 

Total memory usage is 296428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  327 (   0 filtered)
Number of infos    :    0 (   0 filtered)

