-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pool is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_cin_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_cin_V_V_empty_n : IN STD_LOGIC;
    fifo_cin_V_V_read : OUT STD_LOGIC;
    fifo_config_in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    fifo_config_in_V_V_empty_n : IN STD_LOGIC;
    fifo_config_in_V_V_read : OUT STD_LOGIC;
    fifo_cout_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    fifo_cout_V_V_full_n : IN STD_LOGIC;
    fifo_cout_V_V_write : OUT STD_LOGIC;
    fifo_config_out_V_V_din : OUT STD_LOGIC_VECTOR (191 downto 0);
    fifo_config_out_V_V_full_n : IN STD_LOGIC;
    fifo_config_out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of pool is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (51 downto 0) := "0000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (51 downto 0) := "0000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (51 downto 0) := "0000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (51 downto 0) := "0000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (51 downto 0) := "0000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (51 downto 0) := "0000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (51 downto 0) := "0001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (51 downto 0) := "0010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (51 downto 0) := "0100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (51 downto 0) := "1000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_cin_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal done1_reg_274 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_config_in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_phi_mux_done_phi_fu_220_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_layer_start_phi_fu_208_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal layer_start_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_cout_V_V_blk_n : STD_LOGIC;
    signal fifo_config_out_V_V_blk_n : STD_LOGIC;
    signal o_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_263 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_BATCH_V_reg_984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal p_Val2_9_reg_989 : STD_LOGIC_VECTOR (191 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal LAYER_IN_NUM_V_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_V_reg_995 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_NUM_V_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_H_V_reg_1007 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_V_reg_1012 : STD_LOGIC_VECTOR (31 downto 0);
    signal STRIDE_V_reg_1017 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_T_V_fu_386_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_IN_NUM_T_V_reg_1024 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_OUT_NUM_T_V_reg_1030 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_IN_H_T_V_reg_1035 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_T_V_reg_1042 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_pool_reg_1049 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_37_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_37_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_15_fu_498_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_15_reg_1065 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_126_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_1070 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_14_fu_546_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_14_reg_1074 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_129_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ret_V_reg_1083 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_18_reg_1088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_fu_564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_19_reg_1093 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_reg_1098 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_134_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state47_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_done1_phi_fu_278_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_4_fu_591_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_4_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_1_fu_597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal o_3_fu_641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_2_fu_655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal done1_3_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_num_iter_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_num_iter_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal in_h_iter_2_fu_677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_2_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_2_fu_682_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_2_reg_1148 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_num_iter_2_fu_690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_num_iter_2_reg_1154 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_reg_1160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal tmp_300_reg_1164 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_reg_1169 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal tmp_139_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_reg_1176 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_iter_2_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_iter_2_reg_1194 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp22_demorgan_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_demorgan_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_demorgan_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_demorgan_reg_1206 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel13_fu_802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal newSel16_fu_825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel19_fu_848_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel22_fu_871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel24_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_start_be_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_be_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state47 : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_ap_start : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_ap_done : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_ap_idle : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_ap_ready : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_fifo_in_V_V_read : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_fifo_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_maxpool_w2_fu_286_fifo_out_V_V_write : STD_LOGIC;
    signal grp_maxpool_w2_fu_286_max_en : STD_LOGIC;
    signal i_op_assign_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal out_num_iter_reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_reg_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_reg_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_iter_reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_reg_216 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_start_1_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op85_read_state6 : BOOLEAN;
    signal ap_predicate_op86_write_state6 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal ap_phi_mux_h_phi_fu_255_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_w2_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal ap_block_state9 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_fu_104 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_V_33_fu_108 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_V_34_fu_112 : STD_LOGIC_VECTOR (191 downto 0);
    signal grp_fu_314_p1 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_297_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_288_fu_442_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_fu_452_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_434_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_123_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_fu_490_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal rhs_V_fu_494_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_299_fu_504_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_290_fu_514_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_289_fu_508_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_125_fu_524_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_3_fu_538_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal rhs_V_3_fu_542_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_128_fu_552_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal w_4_fu_580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal o_5_fu_609_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_633_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_fu_687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_130_fu_696_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sel_tmp14_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_291_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel14_fu_810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel15_fu_817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel17_fu_833_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel18_fu_840_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel20_fu_856_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel21_fu_863_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel23_fu_879_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_not_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_not_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp5_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp131_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_not_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp6_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp133_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp132_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_560_ap_start : STD_LOGIC;
    signal grp_fu_560_ap_done : STD_LOGIC;
    signal grp_fu_564_ap_start : STD_LOGIC;
    signal grp_fu_564_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_predicate_op255_call_state51 : BOOLEAN;
    signal ap_block_state51_on_subcall_done : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component maxpool_w2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        fifo_in_V_V_empty_n : IN STD_LOGIC;
        fifo_in_V_V_read : OUT STD_LOGIC;
        fifo_out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        fifo_out_V_V_full_n : IN STD_LOGIC;
        fifo_out_V_V_write : OUT STD_LOGIC;
        stride : IN STD_LOGIC_VECTOR (31 downto 0);
        max_en : IN STD_LOGIC;
        layer_out_num_t : IN STD_LOGIC_VECTOR (15 downto 0);
        layer_in_h_t : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_in_w_t : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_kernel_udiv_3kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_maxpool_w2_fu_286 : component maxpool_w2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_maxpool_w2_fu_286_ap_start,
        ap_done => grp_maxpool_w2_fu_286_ap_done,
        ap_idle => grp_maxpool_w2_fu_286_ap_idle,
        ap_ready => grp_maxpool_w2_fu_286_ap_ready,
        fifo_in_V_V_dout => fifo_cin_V_V_dout,
        fifo_in_V_V_empty_n => fifo_cin_V_V_empty_n,
        fifo_in_V_V_read => grp_maxpool_w2_fu_286_fifo_in_V_V_read,
        fifo_out_V_V_din => grp_maxpool_w2_fu_286_fifo_out_V_V_din,
        fifo_out_V_V_full_n => fifo_cout_V_V_full_n,
        fifo_out_V_V_write => grp_maxpool_w2_fu_286_fifo_out_V_V_write,
        stride => STRIDE_V_reg_1017,
        max_en => grp_maxpool_w2_fu_286_max_en,
        layer_out_num_t => LAYER_IN_NUM_T_V_reg_1024,
        layer_in_h_t => LAYER_IN_H_T_V_reg_1035,
        layer_in_w_t => LAYER_IN_W_T_V_reg_1042);

    top_kernel_udiv_3kbM_U299 : component top_kernel_udiv_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_560_ap_start,
        done => grp_fu_560_ap_done,
        din0 => LAYER_IN_W_T_V_reg_1042,
        din1 => STRIDE_V_reg_1017,
        ce => ap_const_logic_1,
        dout => grp_fu_560_p2);

    top_kernel_udiv_3kbM_U300 : component top_kernel_udiv_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_564_ap_start,
        done => grp_fu_564_ap_done,
        din0 => LAYER_IN_H_T_V_reg_1035,
        din1 => STRIDE_V_reg_1017,
        ce => ap_const_logic_1,
        dout => grp_fu_564_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_phi_fu_220_p4 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state47))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state47))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state47);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_w2_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_maxpool_w2_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state50) and ((tmp_126_reg_1070 = ap_const_lv1_1) or (tmp_131_fu_699_p2 = ap_const_lv1_0)))) then 
                    grp_maxpool_w2_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_w2_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_w2_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    done1_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
                done1_reg_274 <= done1_3_fu_662_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                done1_reg_274 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done_reg_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                done_reg_216 <= done_be_fu_960_p2;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                done_reg_216 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    h_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
                h_reg_251 <= h_2_fu_655_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                h_reg_251 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                i_op_assign_reg_144 <= newSel13_fu_802_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_op_assign_reg_144 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_h_iter_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                in_h_iter_reg_168 <= newSel19_fu_848_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_h_iter_reg_168 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_w_iter_reg_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                in_w_iter_reg_180 <= newSel22_fu_871_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_w_iter_reg_180 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    layer_iter_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                layer_iter_reg_192 <= newSel24_fu_886_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                layer_iter_reg_192 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    layer_start_1_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_layer_start_phi_fu_208_p4 = ap_const_lv1_0) and (done_reg_216 = ap_const_lv1_0))) then 
                layer_start_1_reg_227 <= layer_start_reg_204;
            elsif ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_reg_204 = ap_const_lv1_1))) then 
                layer_start_1_reg_227 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    layer_start_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                layer_start_reg_204 <= layer_start_be_fu_932_p2;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                layer_start_reg_204 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    o_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
                o_reg_239 <= o_3_fu_641_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                o_reg_239 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    out_num_iter_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                out_num_iter_reg_156 <= newSel16_fu_825_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                out_num_iter_reg_156 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    w_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_phi_mux_done1_phi_fu_278_p4 = ap_const_lv1_0))) then 
                w_reg_263 <= w_1_fu_597_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                w_reg_263 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                LAYER_BATCH_V_reg_984 <= fifo_config_in_V_V_dout(191 downto 160);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                LAYER_IN_H_T_V_reg_1035 <= tmp_V_fu_104(127 downto 96);
                LAYER_IN_H_V_reg_1007 <= tmp_V_34_fu_112(95 downto 64);
                LAYER_IN_NUM_T_V_reg_1024 <= tmp_V_fu_104(79 downto 64);
                LAYER_IN_NUM_V_reg_995 <= LAYER_IN_NUM_V_fu_342_p1;
                LAYER_IN_W_T_V_reg_1042 <= tmp_V_fu_104(159 downto 128);
                LAYER_IN_W_V_reg_1012 <= tmp_V_34_fu_112(127 downto 96);
                LAYER_OUT_NUM_T_V_reg_1030 <= tmp_V_fu_104(95 downto 80);
                LAYER_OUT_NUM_V_reg_1002 <= tmp_V_34_fu_112(63 downto 32);
                STRIDE_V_reg_1017 <= tmp_V_33_fu_108(191 downto 160);
                max_pool_reg_1049 <= max_pool_fu_460_p2;
                p_Val2_9_reg_989 <= tmp_V_fu_104;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_done1_phi_fu_278_p4 = ap_const_lv1_0))) then
                h_4_reg_1110 <= h_4_fu_591_p2;
                tmp_134_reg_1103 <= tmp_134_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                in_h_iter_2_reg_1142 <= in_h_iter_2_fu_677_p2;
                in_num_iter_reg_1136 <= in_num_iter_fu_671_p2;
                in_w_iter_2_reg_1148 <= in_w_iter_2_fu_682_p2;
                out_num_iter_2_reg_1154 <= out_num_iter_2_fu_690_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                layer_iter_2_reg_1194 <= layer_iter_2_fu_720_p2;
                sel_tmp22_demorgan_reg_1200 <= sel_tmp22_demorgan_fu_726_p2;
                sel_tmp29_demorgan_reg_1206 <= sel_tmp29_demorgan_fu_732_p2;
                tmp_137_reg_1169 <= tmp_137_fu_704_p2;
                tmp_139_reg_1176 <= tmp_139_fu_708_p2;
                tmp_140_reg_1182 <= tmp_140_fu_712_p2;
                tmp_142_reg_1188 <= tmp_142_fu_716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fu_314_p3 = ap_const_lv1_0))) then
                or_cond_37_reg_1057 <= or_cond_37_fu_478_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fu_314_p3 = ap_const_lv1_1) and (tmp_126_fu_532_p2 = ap_const_lv1_0) and (max_pool_fu_460_p2 = ap_const_lv1_0))) then
                ret_V_14_reg_1074 <= ret_V_14_fu_546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_127_fu_484_p2 = ap_const_lv1_1) and (or_cond_37_fu_478_p2 = ap_const_lv1_0) and (grp_fu_314_p3 = ap_const_lv1_0))) then
                ret_V_15_reg_1065 <= ret_V_15_fu_498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                ret_V_18_reg_1088 <= grp_fu_560_p2;
                ret_V_19_reg_1093 <= grp_fu_564_p2;
                    tmp_132_reg_1098(12 downto 0) <= tmp_132_fu_577_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((or_cond_37_reg_1057 = ap_const_lv1_1) or (tmp_129_fu_555_p2 = ap_const_lv1_0)))) then
                ret_V_reg_1083 <= p_Val2_9_reg_989(95 downto 83);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fu_314_p3 = ap_const_lv1_1))) then
                tmp_126_reg_1070 <= tmp_126_fu_532_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (tmp_126_reg_1070 = ap_const_lv1_0))) then
                tmp_131_reg_1160 <= tmp_131_fu_699_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and ((tmp_126_reg_1070 = ap_const_lv1_1) or (tmp_131_fu_699_p2 = ap_const_lv1_0)))) then
                tmp_300_reg_1164 <= grp_fu_314_p1(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then
                tmp_V_33_fu_108 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then
                tmp_V_34_fu_112 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                tmp_V_fu_104 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    tmp_132_reg_1098(31 downto 13) <= "0000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_phi_mux_done_phi_fu_220_p4, ap_phi_mux_layer_start_phi_fu_208_p4, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_reg_204, max_pool_fu_460_p2, grp_fu_314_p3, or_cond_37_fu_478_p2, or_cond_37_reg_1057, tmp_127_fu_484_p2, tmp_126_fu_532_p2, tmp_129_fu_555_p2, ap_CS_fsm_state11, ap_phi_mux_done1_phi_fu_278_p4, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, done_reg_216, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6, ap_CS_fsm_state51, ap_block_state51_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_phi_fu_220_p4 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_layer_start_phi_fu_208_p4 = ap_const_lv1_0) and (done_reg_216 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_reg_204 = ap_const_lv1_1) and (done_reg_216 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fu_314_p3 = ap_const_lv1_1) and (max_pool_fu_460_p2 = ap_const_lv1_1) and (tmp_126_fu_532_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                elsif ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (((tmp_126_fu_532_p2 = ap_const_lv1_1) and (grp_fu_314_p3 = ap_const_lv1_1)) or ((grp_fu_314_p3 = ap_const_lv1_1) and (max_pool_fu_460_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                elsif ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_127_fu_484_p2 = ap_const_lv1_0) and (or_cond_37_fu_478_p2 = ap_const_lv1_0) and (grp_fu_314_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                elsif ((not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (((or_cond_37_fu_478_p2 = ap_const_lv1_1) and (grp_fu_314_p3 = ap_const_lv1_0)) or ((tmp_127_fu_484_p2 = ap_const_lv1_1) and (grp_fu_314_p3 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_129_fu_555_p2 = ap_const_lv1_1) and (or_cond_37_reg_1057 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_phi_mux_done1_phi_fu_278_p4 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_phi_mux_done1_phi_fu_278_p4 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_boolean_0 = ap_block_state51_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    LAYER_IN_NUM_T_V_fu_386_p4 <= tmp_V_fu_104(79 downto 64);
    LAYER_IN_NUM_V_fu_342_p1 <= tmp_V_34_fu_112(32 - 1 downto 0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(46);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state49 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(48);
    ap_CS_fsm_state51 <= ap_CS_fsm(49);
    ap_CS_fsm_state52 <= ap_CS_fsm(50);
    ap_CS_fsm_state53 <= ap_CS_fsm(51);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done1_reg_274)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fifo_cout_V_V_full_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0)) or ((fifo_cin_V_V_empty_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done1_reg_274)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fifo_cout_V_V_full_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0)) or ((fifo_cin_V_V_empty_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done1_reg_274)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fifo_cout_V_V_full_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0)) or ((fifo_cin_V_V_empty_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state10_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, layer_start_reg_204)
    begin
                ap_block_state10 <= (((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)));
    end process;


    ap_block_state2_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state2 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state3 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state4 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state47_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state48_pp0_stage0_iter1_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, done1_reg_274)
    begin
                ap_block_state48_pp0_stage0_iter1 <= (((fifo_cout_V_V_full_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0)) or ((fifo_cin_V_V_empty_n = ap_const_logic_0) and (done1_reg_274 = ap_const_lv1_0)));
    end process;


    ap_block_state5_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state5 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state51_on_subcall_done_assign_proc : process(grp_maxpool_w2_fu_286_ap_done, ap_predicate_op255_call_state51)
    begin
                ap_block_state51_on_subcall_done <= ((ap_predicate_op255_call_state51 = ap_const_boolean_1) and (grp_maxpool_w2_fu_286_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6)
    begin
                ap_block_state6 <= (((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state7_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state7 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state8 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state9 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state47_assign_proc : process(ap_phi_mux_done1_phi_fu_278_p4)
    begin
        if ((ap_phi_mux_done1_phi_fu_278_p4 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state47 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state47 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state6, ap_phi_mux_done_phi_fu_220_p4, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6)
    begin
        if ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_phi_fu_220_p4 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_done1_phi_fu_278_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done1_reg_274, done1_3_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            ap_phi_mux_done1_phi_fu_278_p4 <= done1_3_fu_662_p2;
        else 
            ap_phi_mux_done1_phi_fu_278_p4 <= done1_reg_274;
        end if; 
    end process;

    ap_phi_mux_done_phi_fu_220_p4 <= done_reg_216;

    ap_phi_mux_h_phi_fu_255_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done1_reg_274, h_reg_251, h_2_fu_655_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            ap_phi_mux_h_phi_fu_255_p4 <= h_2_fu_655_p3;
        else 
            ap_phi_mux_h_phi_fu_255_p4 <= h_reg_251;
        end if; 
    end process;

    ap_phi_mux_layer_start_phi_fu_208_p4 <= layer_start_reg_204;

    ap_predicate_op255_call_state51_assign_proc : process(max_pool_reg_1049, tmp_126_reg_1070, tmp_131_reg_1160)
    begin
                ap_predicate_op255_call_state51 <= ((tmp_126_reg_1070 = ap_const_lv1_1) or ((tmp_131_reg_1160 = ap_const_lv1_0) and (max_pool_reg_1049 = ap_const_lv1_0)));
    end process;


    ap_predicate_op85_read_state6_assign_proc : process(layer_start_reg_204, done_reg_216)
    begin
                ap_predicate_op85_read_state6 <= ((layer_start_reg_204 = ap_const_lv1_1) and (done_reg_216 = ap_const_lv1_0));
    end process;


    ap_predicate_op86_write_state6_assign_proc : process(layer_start_reg_204, done_reg_216)
    begin
                ap_predicate_op86_write_state6 <= ((layer_start_reg_204 = ap_const_lv1_1) and (done_reg_216 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state6, ap_phi_mux_done_phi_fu_220_p4, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6)
    begin
        if ((not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_phi_fu_220_p4 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    done1_3_fu_662_p2 <= (tmp_138_fu_615_p2 and sel_tmp_fu_628_p2);
    done_be_fu_960_p2 <= (tmp133_fu_954_p2 and tmp132_fu_948_p2);

    fifo_cin_V_V_blk_n_assign_proc : process(fifo_cin_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done1_reg_274)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            fifo_cin_V_V_blk_n <= fifo_cin_V_V_empty_n;
        else 
            fifo_cin_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_cin_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done1_reg_274, max_pool_reg_1049, tmp_126_reg_1070, ap_block_pp0_stage0_11001, tmp_131_reg_1160, grp_maxpool_w2_fu_286_fifo_in_V_V_read, ap_CS_fsm_state51)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            fifo_cin_V_V_read <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) and ((tmp_126_reg_1070 = ap_const_lv1_1) or ((tmp_131_reg_1160 = ap_const_lv1_0) and (max_pool_reg_1049 = ap_const_lv1_0))))) then 
            fifo_cin_V_V_read <= grp_maxpool_w2_fu_286_fifo_in_V_V_read;
        else 
            fifo_cin_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_config_in_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_reg_204, done_reg_216)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_reg_204 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_reg_204 = ap_const_lv1_1) and (done_reg_216 = ap_const_lv1_0)))) then 
            fifo_config_in_V_V_blk_n <= fifo_config_in_V_V_empty_n;
        else 
            fifo_config_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_config_in_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_reg_204, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_reg_204 = ap_const_lv1_1)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_predicate_op85_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            fifo_config_in_V_V_read <= ap_const_logic_1;
        else 
            fifo_config_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_config_out_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_reg_204, done_reg_216)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_reg_204 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_reg_204 = ap_const_lv1_1) and (done_reg_216 = ap_const_lv1_0)))) then 
            fifo_config_out_V_V_blk_n <= fifo_config_out_V_V_full_n;
        else 
            fifo_config_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_config_out_V_V_din <= fifo_config_in_V_V_dout;

    fifo_config_out_V_V_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_reg_204, ap_predicate_op85_read_state6, ap_predicate_op86_write_state6)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not((((fifo_config_out_V_V_full_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_reg_204 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_reg_204 = ap_const_lv1_1)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((((ap_predicate_op86_write_state6 = ap_const_boolean_1) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((ap_predicate_op85_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_predicate_op86_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            fifo_config_out_V_V_write <= ap_const_logic_1;
        else 
            fifo_config_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_cout_V_V_blk_n_assign_proc : process(fifo_cout_V_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done1_reg_274)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            fifo_cout_V_V_blk_n <= fifo_cout_V_V_full_n;
        else 
            fifo_cout_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_cout_V_V_din_assign_proc : process(fifo_cin_V_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done1_reg_274, max_pool_reg_1049, tmp_126_reg_1070, tmp_131_reg_1160, grp_maxpool_w2_fu_286_fifo_out_V_V_din, ap_CS_fsm_state51, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            fifo_cout_V_V_din <= fifo_cin_V_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) and ((tmp_126_reg_1070 = ap_const_lv1_1) or ((tmp_131_reg_1160 = ap_const_lv1_0) and (max_pool_reg_1049 = ap_const_lv1_0))))) then 
            fifo_cout_V_V_din <= grp_maxpool_w2_fu_286_fifo_out_V_V_din;
        else 
            fifo_cout_V_V_din <= grp_maxpool_w2_fu_286_fifo_out_V_V_din;
        end if; 
    end process;


    fifo_cout_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done1_reg_274, max_pool_reg_1049, tmp_126_reg_1070, ap_block_pp0_stage0_11001, tmp_131_reg_1160, grp_maxpool_w2_fu_286_fifo_out_V_V_write, ap_CS_fsm_state51)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (done1_reg_274 = ap_const_lv1_0))) then 
            fifo_cout_V_V_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) and ((tmp_126_reg_1070 = ap_const_lv1_1) or ((tmp_131_reg_1160 = ap_const_lv1_0) and (max_pool_reg_1049 = ap_const_lv1_0))))) then 
            fifo_cout_V_V_write <= grp_maxpool_w2_fu_286_fifo_out_V_V_write;
        else 
            fifo_cout_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_314_p1_assign_proc : process(ap_CS_fsm_state10, p_Val2_9_reg_989, ap_CS_fsm_state50, tmp_V_fu_104)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_314_p1 <= p_Val2_9_reg_989;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_314_p1 <= tmp_V_fu_104;
        else 
            grp_fu_314_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_314_p3 <= grp_fu_314_p1(5 downto 5);

    grp_fu_560_ap_start_assign_proc : process(or_cond_37_reg_1057, tmp_129_fu_555_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((or_cond_37_reg_1057 = ap_const_lv1_1) or (tmp_129_fu_555_p2 = ap_const_lv1_0)))) then 
            grp_fu_560_ap_start <= ap_const_logic_1;
        else 
            grp_fu_560_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_564_ap_start_assign_proc : process(or_cond_37_reg_1057, tmp_129_fu_555_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((or_cond_37_reg_1057 = ap_const_lv1_1) or (tmp_129_fu_555_p2 = ap_const_lv1_0)))) then 
            grp_fu_564_ap_start <= ap_const_logic_1;
        else 
            grp_fu_564_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_maxpool_w2_fu_286_ap_start <= grp_maxpool_w2_fu_286_ap_start_reg;
    grp_maxpool_w2_fu_286_max_en <= tmp_300_reg_1164(0);
    h_2_fu_655_p3 <= 
        sel_tmp5_fu_648_p3 when (tmp_134_reg_1103(0) = '1') else 
        h_reg_251;
    h_4_fu_591_p2 <= std_logic_vector(unsigned(ap_phi_mux_h_phi_fu_255_p4) + unsigned(ap_const_lv32_1));
    in_h_iter_2_fu_677_p2 <= std_logic_vector(unsigned(in_h_iter_reg_168) + unsigned(LAYER_IN_H_T_V_reg_1035));
    in_num_iter_fu_671_p2 <= std_logic_vector(unsigned(tmp_136_fu_668_p1) + unsigned(i_op_assign_reg_144));
    in_w_iter_2_fu_682_p2 <= std_logic_vector(unsigned(in_w_iter_reg_180) + unsigned(LAYER_IN_W_T_V_reg_1042));
    layer_iter_2_fu_720_p2 <= std_logic_vector(unsigned(layer_iter_reg_192) + unsigned(ap_const_lv32_1));
    layer_start_be_fu_932_p2 <= (sel_tmp21_fu_926_p2 or layer_start_1_reg_227);
    lhs_V_3_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_reg_144),33));
    lhs_V_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_reg_144),33));
    max_pool_fu_460_p2 <= "1" when (tmp_122_fu_452_p3 = ap_const_lv3_0) else "0";
    newSel13_fu_802_p3 <= 
        newSel_fu_789_p3 when (or_cond4_fu_796_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel14_fu_810_p3 <= 
        out_num_iter_2_reg_1154 when (sel_tmp19_fu_767_p2(0) = '1') else 
        out_num_iter_reg_156;
    newSel15_fu_817_p3 <= 
        newSel14_fu_810_p3 when (or_cond_fu_772_p2(0) = '1') else 
        out_num_iter_reg_156;
    newSel16_fu_825_p3 <= 
        newSel15_fu_817_p3 when (or_cond4_fu_796_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel17_fu_833_p3 <= 
        in_h_iter_2_reg_1142 when (sel_tmp15_fu_747_p2(0) = '1') else 
        in_h_iter_reg_168;
    newSel18_fu_840_p3 <= 
        ap_const_lv32_0 when (or_cond_fu_772_p2(0) = '1') else 
        newSel17_fu_833_p3;
    newSel19_fu_848_p3 <= 
        newSel18_fu_840_p3 when (or_cond4_fu_796_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel20_fu_856_p3 <= 
        ap_const_lv32_0 when (sel_tmp19_fu_767_p2(0) = '1') else 
        in_w_iter_2_reg_1148;
    newSel21_fu_863_p3 <= 
        newSel20_fu_856_p3 when (or_cond_fu_772_p2(0) = '1') else 
        in_w_iter_reg_180;
    newSel22_fu_871_p3 <= 
        newSel21_fu_863_p3 when (or_cond4_fu_796_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel23_fu_879_p3 <= 
        ap_const_lv32_0 when (tmp_143_fu_738_p2(0) = '1') else 
        layer_iter_2_reg_1194;
    newSel24_fu_886_p3 <= 
        layer_iter_reg_192 when (or_cond4_fu_796_p2(0) = '1') else 
        newSel23_fu_879_p3;
    newSel_fu_789_p3 <= 
        ap_const_lv32_0 when (tmp_291_fu_783_p2(0) = '1') else 
        in_num_iter_reg_1136;
    not_sel_tmp5_fu_915_p2 <= (tmp_142_not_fu_910_p2 or sel_tmp29_demorgan_reg_1206);
    not_sel_tmp6_fu_943_p2 <= (tmp_139_not_fu_938_p2 or tmp_137_reg_1169);
    not_sel_tmp_fu_905_p2 <= (tmp_140_not_fu_900_p2 or sel_tmp22_demorgan_reg_1200);
    o_3_fu_641_p3 <= 
        sel_tmp1_fu_633_p3 when (tmp_134_reg_1103(0) = '1') else 
        o_reg_239;
    o_5_fu_609_p2 <= std_logic_vector(unsigned(o_reg_239) + unsigned(ap_const_lv32_1));
    or_cond3_fu_778_p2 <= (tmp_137_reg_1169 or sel_tmp15_fu_747_p2);
    or_cond4_fu_796_p2 <= (or_cond_fu_772_p2 or or_cond3_fu_778_p2);
    or_cond_37_fu_478_p2 <= (tmp_124_fu_472_p2 and tmp_123_fu_466_p2);
    or_cond_fu_772_p2 <= (sel_tmp19_fu_767_p2 or sel_tmp17_fu_757_p2);
    out_num_iter_2_fu_690_p2 <= std_logic_vector(unsigned(tmp_141_fu_687_p1) + unsigned(out_num_iter_reg_156));
    p_s_fu_620_p3 <= 
        ap_const_lv32_0 when (tmp_138_fu_615_p2(0) = '1') else 
        o_5_fu_609_p2;
    ret_V_14_fu_546_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_538_p1) + unsigned(rhs_V_3_fu_542_p1));
    ret_V_15_fu_498_p2 <= std_logic_vector(unsigned(lhs_V_fu_490_p1) + unsigned(rhs_V_fu_494_p1));
    rhs_V_3_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_T_V_fu_386_p4),33));
    rhs_V_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_T_V_fu_386_p4),33));
    sel_tmp14_fu_742_p2 <= (tmp_137_reg_1169 xor ap_const_lv1_1);
    sel_tmp15_fu_747_p2 <= (tmp_139_reg_1176 and sel_tmp14_fu_742_p2);
    sel_tmp16_fu_752_p2 <= (sel_tmp22_demorgan_reg_1200 xor ap_const_lv1_1);
    sel_tmp17_fu_757_p2 <= (tmp_140_reg_1182 and sel_tmp16_fu_752_p2);
    sel_tmp18_fu_762_p2 <= (sel_tmp29_demorgan_reg_1206 xor ap_const_lv1_1);
    sel_tmp19_fu_767_p2 <= (tmp_142_reg_1188 and sel_tmp18_fu_762_p2);
    sel_tmp1_fu_633_p3 <= 
        p_s_fu_620_p3 when (sel_tmp_fu_628_p2(0) = '1') else 
        o_reg_239;
    sel_tmp20_fu_894_p2 <= (sel_tmp15_fu_747_p2 xor sel_tmp14_fu_742_p2);
    sel_tmp21_fu_926_p2 <= (tmp131_fu_920_p2 and sel_tmp20_fu_894_p2);
    sel_tmp22_demorgan_fu_726_p2 <= (tmp_139_fu_708_p2 or tmp_137_fu_704_p2);
    sel_tmp29_demorgan_fu_732_p2 <= (tmp_140_fu_712_p2 or sel_tmp22_demorgan_fu_726_p2);
    sel_tmp5_fu_648_p3 <= 
        ap_const_lv32_0 when (sel_tmp_fu_628_p2(0) = '1') else 
        h_4_reg_1110;
    sel_tmp_fu_628_p2 <= (tmp_135_fu_605_p2 and tmp_134_reg_1103);
    tmp131_fu_920_p2 <= (not_sel_tmp_fu_905_p2 and not_sel_tmp5_fu_915_p2);
    tmp132_fu_948_p2 <= (tmp_143_fu_738_p2 and sel_tmp14_fu_742_p2);
    tmp133_fu_954_p2 <= (tmp131_fu_920_p2 and not_sel_tmp6_fu_943_p2);
    tmp_122_fu_452_p3 <= (tmp_288_fu_442_p4 & ap_const_lv1_0);
    tmp_123_fu_466_p2 <= "0" when (tmp_s_fu_434_p3 = ap_const_lv7_0) else "1";
    tmp_124_fu_472_p2 <= "1" when (out_num_iter_reg_156 = ap_const_lv32_0) else "0";
    tmp_125_fu_524_p3 <= (tmp_290_fu_514_p4 & tmp_289_fu_508_p2);
    tmp_126_fu_532_p2 <= "1" when (tmp_125_fu_524_p3 = ap_const_lv32_0) else "0";
    tmp_127_fu_484_p2 <= "1" when (tmp_s_fu_434_p3 = ap_const_lv7_0) else "0";
    tmp_128_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_V_reg_995),33));
    tmp_129_fu_555_p2 <= "1" when (unsigned(ret_V_15_reg_1065) < unsigned(tmp_128_fu_552_p1)) else "0";
    tmp_130_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_V_reg_995),33));
    tmp_131_fu_699_p2 <= "1" when (unsigned(ret_V_14_reg_1074) < unsigned(tmp_130_fu_696_p1)) else "0";
    tmp_132_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_reg_1083),32));
    tmp_134_fu_586_p2 <= "1" when (w_4_fu_580_p2 = ret_V_18_reg_1088) else "0";
    tmp_135_fu_605_p2 <= "1" when (h_4_reg_1110 = ret_V_19_reg_1093) else "0";
    tmp_136_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_T_V_reg_1024),32));
    tmp_137_fu_704_p2 <= "1" when (unsigned(in_num_iter_reg_1136) < unsigned(LAYER_IN_NUM_V_reg_995)) else "0";
    tmp_138_fu_615_p2 <= "1" when (o_5_fu_609_p2 = tmp_132_reg_1098) else "0";
    tmp_139_fu_708_p2 <= "1" when (unsigned(in_h_iter_2_reg_1142) < unsigned(LAYER_IN_H_V_reg_1007)) else "0";
    tmp_139_not_fu_938_p2 <= (tmp_139_reg_1176 xor ap_const_lv1_1);
    tmp_140_fu_712_p2 <= "1" when (unsigned(in_w_iter_2_reg_1148) < unsigned(LAYER_IN_W_V_reg_1012)) else "0";
    tmp_140_not_fu_900_p2 <= (tmp_140_reg_1182 xor ap_const_lv1_1);
    tmp_141_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T_V_reg_1030),32));
    tmp_142_fu_716_p2 <= "1" when (unsigned(out_num_iter_2_reg_1154) < unsigned(LAYER_OUT_NUM_V_reg_1002)) else "0";
    tmp_142_not_fu_910_p2 <= (tmp_142_reg_1188 xor ap_const_lv1_1);
    tmp_143_fu_738_p2 <= "1" when (layer_iter_2_reg_1194 = LAYER_BATCH_V_reg_984) else "0";
    tmp_288_fu_442_p4 <= tmp_V_fu_104(2 downto 1);
    tmp_289_fu_508_p2 <= (tmp_299_fu_504_p1 or tmp_122_fu_452_p3);
    tmp_290_fu_514_p4 <= out_num_iter_reg_156(31 downto 3);
    tmp_291_fu_783_p2 <= (sel_tmp15_fu_747_p2 or or_cond_fu_772_p2);
    tmp_297_fu_426_p3 <= tmp_V_fu_104(6 downto 6);
    tmp_299_fu_504_p1 <= out_num_iter_reg_156(3 - 1 downto 0);
    tmp_s_fu_434_p3 <= (tmp_297_fu_426_p3 & ap_const_lv6_0);
    w_1_fu_597_p3 <= 
        ap_const_lv32_0 when (tmp_134_fu_586_p2(0) = '1') else 
        w_4_fu_580_p2;
    w_4_fu_580_p2 <= std_logic_vector(unsigned(w_reg_263) + unsigned(ap_const_lv32_1));
end behav;
