\hypertarget{struct_f_i_r_e_w_a_l_l___type_def}{}\doxysection{FIREWALL\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_i_r_e_w_a_l_l___type_def}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}


Firewall.  




{\ttfamily \#include $<$stm32l432xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}{CSSA}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}{CSL}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}{NVDSSA}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}{NVDSL}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}{VDSSA}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}{VDSL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Firewall. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Configuration register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}\label{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSL@{CSL}}
\index{CSL@{CSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSL}{CSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSL}

Code Segment Length register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}\label{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSSA@{CSSA}}
\index{CSSA@{CSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSSA}{CSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSSA}

Code Segment Start Address register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}\label{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSL@{NVDSL}}
\index{NVDSL@{NVDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSL}{NVDSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVDSL}

NON volatile data Segment Length register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}\label{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSSA@{NVDSSA}}
\index{NVDSSA@{NVDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSSA}{NVDSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVDSSA}

NON volatile data Segment Start Address register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved1, Address offset\+: 0x18 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved2, Address offset\+: 0x1C \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}\label{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSL@{VDSL}}
\index{VDSL@{VDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSL}{VDSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VDSL}

Volatile data Segment Length register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}\label{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSSA@{VDSSA}}
\index{VDSSA@{VDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSSA}{VDSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VDSSA}

Volatile data Segment Start Address register, Address offset\+: 0x10 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\end{DoxyCompactItemize}
