// Seed: 615161455
module module_0;
  tri1 id_1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_1) id_1)
  else $display(id_2, id_1, id_2 & 1 & 1'b0 & 1 ** id_1 & 1 + 1);
  supply1 id_3 = 1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_3)
  );
  assign id_4 = id_4;
  wand id_6 = 1;
  id_7(
      1, id_2, 1, 1 == 1, id_6, 1 - id_2
  );
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 ();
  tri0 id_11;
  generate
    assign id_11 = 1;
  endgenerate
endmodule
