#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 14 01:54:38 2024
# Process ID: 39704
# Current directory: C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/top_module.vds
# Journal file: C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1\vivado.jou
# Running On        :LAPTOP-QJ9BJU4G
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900HX
# CPU Frequency     :2419 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :68446 MB
# Swap memory       :4294 MB
# Total Virtual     :72741 MB
# Available Virtual :27438 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.965 ; gain = 447.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_button' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/debounce_button.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_button' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/debounce_button.v:3]
INFO: [Synth 8-6157] synthesizing module 'pillar_display' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/pillar_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'pillar_dm' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/.Xil/Vivado-39704-LAPTOP-QJ9BJU4G/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pillar_dm' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/.Xil/Vivado-39704-LAPTOP-QJ9BJU4G/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pillar_display' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/pillar_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'bomberman_module' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/bomberman_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'bm_sprite_br' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/.Xil/Vivado-39704-LAPTOP-QJ9BJU4G/realtime/bm_sprite_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bm_sprite_br' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/.Xil/Vivado-39704-LAPTOP-QJ9BJU4G/realtime/bm_sprite_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomberman_module' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/bomberman_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/vga_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga_low_level' [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/vga_low_level.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_low_level' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/vga_low_level.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/vga_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:3]
WARNING: [Synth 8-3848] Net enemy_rgb in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:49]
WARNING: [Synth 8-3848] Net block_rgb in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:48]
WARNING: [Synth 8-3848] Net bomb_rgb in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:49]
WARNING: [Synth 8-3848] Net exp_rgb in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:49]
WARNING: [Synth 8-3848] Net background_rgb in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:50]
WARNING: [Synth 8-3848] Net score_on in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:54]
WARNING: [Synth 8-3848] Net exp_on in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:53]
WARNING: [Synth 8-3848] Net bomb_on in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:53]
WARNING: [Synth 8-3848] Net block_on in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:52]
WARNING: [Synth 8-3848] Net enemy_on in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:53]
WARNING: [Synth 8-3848] Net bm_blocked in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:60]
WARNING: [Synth 8-3848] Net gameover in module/entity top_module does not have driver. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/top_module.v:63]
WARNING: [Synth 8-7129] Port x_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[5] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[5] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2Clk in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2Data in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.309 ; gain = 564.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.309 ; gain = 564.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.309 ; gain = 564.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1525.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.gen/sources_1/ip/pillar_dm/pillar_dm/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Finished Parsing XDC File [c:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.gen/sources_1/ip/pillar_dm/pillar_dm/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Parsing XDC File [c:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.gen/sources_1/ip/bm_sprite_br/bm_sprite_br/bm_sprite_br_in_context.xdc] for cell 'bm_module/bm_s_unit'
Finished Parsing XDC File [c:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.gen/sources_1/ip/bm_sprite_br/bm_sprite_br/bm_sprite_br_in_context.xdc] for cell 'bm_module/bm_s_unit'
Parsing XDC File [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc:65]
Finished Parsing XDC File [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1631.281 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bm_module/bm_s_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pillar_disp_unit/pillar_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bm_module/bm_s_unit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input   26 Bit        Muxes := 1     
	   5 Input   26 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   7 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port x_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[5] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[5] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2Clk in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2Data in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bm_sprite_br  |         1|
|2     |pillar_dm     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bm_sprite_br |     1|
|2     |pillar_dm    |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    57|
|5     |LUT1         |     7|
|6     |LUT2         |   133|
|7     |LUT3         |    36|
|8     |LUT4         |    87|
|9     |LUT5         |    43|
|10    |LUT6         |    92|
|11    |FDCE         |   123|
|12    |FDPE         |     4|
|13    |FDRE         |    95|
|14    |FDSE         |     8|
|15    |IBUF         |     6|
|16    |OBUF         |    14|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1631.281 ; gain = 564.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1631.281 ; gain = 670.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1631.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 802c7a98
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1631.281 ; gain = 1073.027
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1631.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nico/Documents/Projects/Firmware/FPGA_Bomberman/FPGA_Bomberman.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 01:55:05 2024...
