<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="400" />
   <clocksource preferredWidth="401" />
   <frequency preferredWidth="394" />
  </columns>
 </clocktable>
<<<<<<< HEAD
 <window width="1680" height="1030" x="0" y="0" />
 <library
   expandedCategories="Library/University Program/Memory,Library/Processors and Peripherals/Peripherals,Library/Basic Functions/DMA,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/DSP,Library/Interface Protocols/PCI Express/Example Design Components,Project,Library/Memory Interfaces and Controllers,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/University Program/Clock,Library/Interface Protocols/PCI Express,Library/Processors and Peripherals/Inter-Process Communication,Library/Basic Functions/Simulation; Debug and Verification,Library/Memory Interfaces and Controllers/Flash,Library/University Program,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Qsys Interconnect,Library/Basic Functions/On Chip Memory,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/University Program/Bridges,Library/Processors and Peripherals,Library/University Program/Audio &amp; Video,Library/DSP/Video and Image Processing,Library/Memory Interfaces and Controllers/SDRAM,Library/Basic Functions,Library/Basic Functions/Configuration and Programming,Library,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/University Program/Generic IO,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/University Program/Communications,Library/University Program/Audio &amp; Video/Video,Library/Qsys Interconnect/Memory-Mapped,Library/Interface Protocols/Serial" />
=======
 <window width="1940" height="1032" x="-9" y="1" />
 <library expandedCategories="Project,Library" />
>>>>>>> main
 <generation synthesis="VHDL" />
</preferences>
