{
  "design": {
    "design_info": {
      "boundary_crc": "0x1110A7F9F928E70D",
      "device": "xc7vx485tffg1761-2",
      "name": "test_clk_m",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": ""
    },
    "interface_ports": {
      "diff_clk_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "user_prop"
          }
        }
      }
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "test_clk_m_sim_clk_gen_0_0",
        "parameters": {
          "CLOCK_TYPE": {
            "value": "Differential"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "interface_nets": {
      "sim_clk_gen_0_diff_clk": {
        "interface_ports": [
          "diff_clk_0",
          "sim_clk_gen_0/diff_clk"
        ]
      }
    }
  }
}