
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd38  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bc8  0800bee4  0800bee4  0000cee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800daac  0800daac  0000f164  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800daac  0800daac  0000eaac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dab4  0800dab4  0000f164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dab4  0800dab4  0000eab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dab8  0800dab8  0000eab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000164  20000000  0800dabc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f164  2**0
                  CONTENTS
 10 .bss          0000119c  20000164  20000164  0000f164  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001300  20001300  0000f164  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f164  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026d84  00000000  00000000  0000f194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005577  00000000  00000000  00035f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002238  00000000  00000000  0003b490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a84  00000000  00000000  0003d6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b6a1  00000000  00000000  0003f14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002860d  00000000  00000000  0006a7ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0e95  00000000  00000000  00092dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00183c8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009204  00000000  00000000  00183cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0018ced8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000164 	.word	0x20000164
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800becc 	.word	0x0800becc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000168 	.word	0x20000168
 80001e8:	0800becc 	.word	0x0800becc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <AudioEngine_Init>:
extern TIM_HandleTypeDef htim6;




void AudioEngine_Init(void){
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af02      	add	r7, sp, #8
    // Clear voices
    memset(voices, 0, sizeof(voices));
 800051e:	2280      	movs	r2, #128	@ 0x80
 8000520:	2100      	movs	r1, #0
 8000522:	4811      	ldr	r0, [pc, #68]	@ (8000568 <AudioEngine_Init+0x50>)
 8000524:	f00b fca6 	bl	800be74 <memset>

    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 8000528:	2300      	movs	r3, #0
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	e008      	b.n	8000540 <AudioEngine_Init+0x28>
        audio_buffer[i] = 2048; // Silence (middle point for 12-bit DAC)
 800052e:	4a0f      	ldr	r2, [pc, #60]	@ (800056c <AudioEngine_Init+0x54>)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000536:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	3301      	adds	r3, #1
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2bff      	cmp	r3, #255	@ 0xff
 8000544:	ddf3      	ble.n	800052e <AudioEngine_Init+0x16>
    }

    // Start DAC with DMA
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)audio_buffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_12B_R);
 8000546:	2300      	movs	r3, #0
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800054e:	4a07      	ldr	r2, [pc, #28]	@ (800056c <AudioEngine_Init+0x54>)
 8000550:	2110      	movs	r1, #16
 8000552:	4807      	ldr	r0, [pc, #28]	@ (8000570 <AudioEngine_Init+0x58>)
 8000554:	f002 fbc8 	bl	8002ce8 <HAL_DAC_Start_DMA>

    // Start timer for sample rate
    HAL_TIM_Base_Start(&htim6);
 8000558:	4806      	ldr	r0, [pc, #24]	@ (8000574 <AudioEngine_Init+0x5c>)
 800055a:	f007 fa65 	bl	8007a28 <HAL_TIM_Base_Start>
}
 800055e:	bf00      	nop
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000180 	.word	0x20000180
 800056c:	20000200 	.word	0x20000200
 8000570:	20000400 	.word	0x20000400
 8000574:	20000608 	.word	0x20000608

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f002 f9ea 	bl	8002954 <HAL_Init>
  // Start timer dla próbkowania audio
 // HAL_TIM_Base_Start(&htim6);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f874 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 fb00 	bl	8000b88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000588:	f000 fa8e 	bl	8000aa8 <MX_DMA_Init>
  MX_DAC_Init();
 800058c:	f000 f8d8 	bl	8000740 <MX_DAC_Init>
  MX_TIM6_Init();
 8000590:	f000 fa2a 	bl	80009e8 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000594:	f000 fa5e 	bl	8000a54 <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8000598:	f000 f8fc 	bl	8000794 <MX_DMA2D_Init>
  MX_FMC_Init();
 800059c:	f000 faa4 	bl	8000ae8 <MX_FMC_Init>
  MX_I2C3_Init();
 80005a0:	f000 f92a 	bl	80007f8 <MX_I2C3_Init>
  MX_LTDC_Init();
 80005a4:	f000 f968 	bl	8000878 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 80005a8:	f00b f81c 	bl	800b5e4 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 80005ac:	f000 f9e6 	bl	800097c <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  AudioEngine_Init();
 80005b0:	f7ff ffb2 	bl	8000518 <AudioEngine_Init>
  //AudioEngine_PlayTestTone();

    /* KROK A: Inicjalizacja pamięci SDRAM */
    /* To musi być pierwsze! BSP wysyła komendy startowe do kości pamięci. */
    if (BSP_SDRAM_Init() != SDRAM_OK)
 80005b4:	f002 f804 	bl	80025c0 <BSP_SDRAM_Init>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <main+0x4a>
    {
      Error_Handler(); // Zatrzymanie programu w razie błędu pamięci
 80005be:	f000 fbf3 	bl	8000da8 <Error_Handler>
    }

    /* KROK B: Inicjalizacja LCD */
    /* To włącza sterownik ILI9341 i uruchamia zegary LTDC */
    if (BSP_LCD_Init() != LCD_OK)
 80005c2:	f001 fb93 	bl	8001cec <BSP_LCD_Init>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <main+0x58>
    {
      Error_Handler();
 80005cc:	f000 fbec 	bl	8000da8 <Error_Handler>
    }

    /* KROK C: Konfiguracja Warstwy (Layer) */
    /* Mówimy kontrolerowi: "Piksele bierz z adresu 0xD0000000" */
    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 80005d0:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 80005d4:	2000      	movs	r0, #0
 80005d6:	f001 fc0b 	bl	8001df0 <BSP_LCD_LayerDefaultInit>

    /* KROK D: Wybór aktywnej warstwy */
    BSP_LCD_SelectLayer(0);
 80005da:	2000      	movs	r0, #0
 80005dc:	f001 fc6c 	bl	8001eb8 <BSP_LCD_SelectLayer>

    /* KROK E: Włączenie wyświetlania i czyszczenie ekranu */
    BSP_LCD_DisplayOn(); // Upewnij się, że podświetlenie i logika są włączone
 80005e0:	f001 fdf0 	bl	80021c4 <BSP_LCD_DisplayOn>
    BSP_LCD_Clear(LCD_COLOR_WHITE); // Wyczyść "śmieci" z pamięci RAM
 80005e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005e8:	f001 fcc2 	bl	8001f70 <BSP_LCD_Clear>

    /* Testowy napis statyczny (przed pętlą) */
    BSP_LCD_SetFont(&Font24); // Upewnij się, że masz Fonts/font24.c w projekcie
 80005ec:	481a      	ldr	r0, [pc, #104]	@ (8000658 <main+0xe0>)
 80005ee:	f001 fca5 	bl	8001f3c <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80005f2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80005f6:	f001 fc6f 	bl	8001ed8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80005fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005fe:	f001 fc83 	bl	8001f08 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(0, 10, (uint8_t *)"STM32 INIT OK", CENTER_MODE);
 8000602:	2301      	movs	r3, #1
 8000604:	4a15      	ldr	r2, [pc, #84]	@ (800065c <main+0xe4>)
 8000606:	210a      	movs	r1, #10
 8000608:	2000      	movs	r0, #0
 800060a:	f001 fd1d 	bl	8002048 <BSP_LCD_DisplayStringAt>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Tutaj wklej kod migania kolorami z poprzedniej odpowiedzi */
	       BSP_LCD_Clear(LCD_COLOR_GREEN);
 800060e:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000612:	f001 fcad 	bl	8001f70 <BSP_LCD_Clear>
	       BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8000616:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800061a:	f001 fc75 	bl	8001f08 <BSP_LCD_SetBackColor>
	       BSP_LCD_DisplayStringAt(0, 120, (uint8_t *)"I HATE", CENTER_MODE);
 800061e:	2301      	movs	r3, #1
 8000620:	4a0f      	ldr	r2, [pc, #60]	@ (8000660 <main+0xe8>)
 8000622:	2178      	movs	r1, #120	@ 0x78
 8000624:	2000      	movs	r0, #0
 8000626:	f001 fd0f 	bl	8002048 <BSP_LCD_DisplayStringAt>
	       HAL_Delay(1000);
 800062a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800062e:	f002 fa03 	bl	8002a38 <HAL_Delay>

	       BSP_LCD_Clear(LCD_COLOR_RED);
 8000632:	480c      	ldr	r0, [pc, #48]	@ (8000664 <main+0xec>)
 8000634:	f001 fc9c 	bl	8001f70 <BSP_LCD_Clear>
	       BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8000638:	480a      	ldr	r0, [pc, #40]	@ (8000664 <main+0xec>)
 800063a:	f001 fc65 	bl	8001f08 <BSP_LCD_SetBackColor>
	       BSP_LCD_DisplayStringAt(0, 120, (uint8_t *)"Cze", CENTER_MODE);
 800063e:	2301      	movs	r3, #1
 8000640:	4a09      	ldr	r2, [pc, #36]	@ (8000668 <main+0xf0>)
 8000642:	2178      	movs	r1, #120	@ 0x78
 8000644:	2000      	movs	r0, #0
 8000646:	f001 fcff 	bl	8002048 <BSP_LCD_DisplayStringAt>
	       HAL_Delay(1000);
 800064a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800064e:	f002 f9f3 	bl	8002a38 <HAL_Delay>
	       BSP_LCD_Clear(LCD_COLOR_GREEN);
 8000652:	bf00      	nop
 8000654:	e7db      	b.n	800060e <main+0x96>
 8000656:	bf00      	nop
 8000658:	20000040 	.word	0x20000040
 800065c:	0800bf14 	.word	0x0800bf14
 8000660:	0800bf24 	.word	0x0800bf24
 8000664:	ffff0000 	.word	0xffff0000
 8000668:	0800bf2c 	.word	0x0800bf2c

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b094      	sub	sp, #80	@ 0x50
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2230      	movs	r2, #48	@ 0x30
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f00b fbfa 	bl	800be74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <SystemClock_Config+0xcc>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000698:	4a27      	ldr	r2, [pc, #156]	@ (8000738 <SystemClock_Config+0xcc>)
 800069a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800069e:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a0:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <SystemClock_Config+0xcc>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <SystemClock_Config+0xd0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a21      	ldr	r2, [pc, #132]	@ (800073c <SystemClock_Config+0xd0>)
 80006b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b1f      	ldr	r3, [pc, #124]	@ (800073c <SystemClock_Config+0xd0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c8:	2301      	movs	r3, #1
 80006ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006dc:	2304      	movs	r3, #4
 80006de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006e0:	23a8      	movs	r3, #168	@ 0xa8
 80006e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e4:	2302      	movs	r3, #2
 80006e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006e8:	2307      	movs	r3, #7
 80006ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	f107 0320 	add.w	r3, r7, #32
 80006f0:	4618      	mov	r0, r3
 80006f2:	f005 fc59 	bl	8005fa8 <HAL_RCC_OscConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006fc:	f000 fb54 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000700:	230f      	movs	r3, #15
 8000702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000704:	2302      	movs	r3, #2
 8000706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800070c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2105      	movs	r1, #5
 800071e:	4618      	mov	r0, r3
 8000720:	f005 feba 	bl	8006498 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800072a:	f000 fb3d 	bl	8000da8 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000746:	463b      	mov	r3, r7
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_DAC_Init+0x4c>)
 8000750:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <MX_DAC_Init+0x50>)
 8000752:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <MX_DAC_Init+0x4c>)
 8000756:	f002 faa4 	bl	8002ca2 <HAL_DAC_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000760:	f000 fb22 	bl	8000da8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000764:	2300      	movs	r3, #0
 8000766:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000768:	2300      	movs	r3, #0
 800076a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800076c:	463b      	mov	r3, r7
 800076e:	2210      	movs	r2, #16
 8000770:	4619      	mov	r1, r3
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <MX_DAC_Init+0x4c>)
 8000774:	f002 fb96 	bl	8002ea4 <HAL_DAC_ConfigChannel>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800077e:	f000 fb13 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000400 	.word	0x20000400
 8000790:	40007400 	.word	0x40007400

08000794 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000798:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 800079a:	4a16      	ldr	r2, [pc, #88]	@ (80007f4 <MX_DMA2D_Init+0x60>)
 800079c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800079e:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80007a4:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80007c8:	4809      	ldr	r0, [pc, #36]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007ca:	f003 f81d 	bl	8003808 <HAL_DMA2D_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80007d4:	f000 fae8 	bl	8000da8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80007d8:	2101      	movs	r1, #1
 80007da:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <MX_DMA2D_Init+0x5c>)
 80007dc:	f003 f972 	bl	8003ac4 <HAL_DMA2D_ConfigLayer>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80007e6:	f000 fadf 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000474 	.word	0x20000474
 80007f4:	4002b000 	.word	0x4002b000

080007f8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80007fc:	4b1b      	ldr	r3, [pc, #108]	@ (800086c <MX_I2C3_Init+0x74>)
 80007fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000870 <MX_I2C3_Init+0x78>)
 8000800:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_I2C3_Init+0x74>)
 8000804:	4a1b      	ldr	r2, [pc, #108]	@ (8000874 <MX_I2C3_Init+0x7c>)
 8000806:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000808:	4b18      	ldr	r3, [pc, #96]	@ (800086c <MX_I2C3_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_I2C3_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000814:	4b15      	ldr	r3, [pc, #84]	@ (800086c <MX_I2C3_Init+0x74>)
 8000816:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800081a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <MX_I2C3_Init+0x74>)
 800081e:	2200      	movs	r2, #0
 8000820:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000822:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_I2C3_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000828:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_I2C3_Init+0x74>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800082e:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_I2C3_Init+0x74>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000834:	480d      	ldr	r0, [pc, #52]	@ (800086c <MX_I2C3_Init+0x74>)
 8000836:	f003 fd45 	bl	80042c4 <HAL_I2C_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000840:	f000 fab2 	bl	8000da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000844:	2100      	movs	r1, #0
 8000846:	4809      	ldr	r0, [pc, #36]	@ (800086c <MX_I2C3_Init+0x74>)
 8000848:	f003 fe80 	bl	800454c <HAL_I2CEx_ConfigAnalogFilter>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000852:	f000 faa9 	bl	8000da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000856:	2100      	movs	r1, #0
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_I2C3_Init+0x74>)
 800085a:	f003 feb3 	bl	80045c4 <HAL_I2CEx_ConfigDigitalFilter>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000864:	f000 faa0 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200004b4 	.word	0x200004b4
 8000870:	40005c00 	.word	0x40005c00
 8000874:	000186a0 	.word	0x000186a0

08000878 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08e      	sub	sp, #56	@ 0x38
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2234      	movs	r2, #52	@ 0x34
 8000882:	2100      	movs	r1, #0
 8000884:	4618      	mov	r0, r3
 8000886:	f00b faf5 	bl	800be74 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800088a:	4b3a      	ldr	r3, [pc, #232]	@ (8000974 <MX_LTDC_Init+0xfc>)
 800088c:	4a3a      	ldr	r2, [pc, #232]	@ (8000978 <MX_LTDC_Init+0x100>)
 800088e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000890:	4b38      	ldr	r3, [pc, #224]	@ (8000974 <MX_LTDC_Init+0xfc>)
 8000892:	2200      	movs	r2, #0
 8000894:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000896:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <MX_LTDC_Init+0xfc>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 800089c:	4b35      	ldr	r3, [pc, #212]	@ (8000974 <MX_LTDC_Init+0xfc>)
 800089e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80008a2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80008a4:	4b33      	ldr	r3, [pc, #204]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80008aa:	4b32      	ldr	r3, [pc, #200]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008ac:	2209      	movs	r2, #9
 80008ae:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 80008b0:	4b30      	ldr	r3, [pc, #192]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008b2:	2202      	movs	r2, #2
 80008b4:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 80008b6:	4b2f      	ldr	r3, [pc, #188]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008b8:	221e      	movs	r2, #30
 80008ba:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 80008bc:	4b2d      	ldr	r3, [pc, #180]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008be:	2204      	movs	r2, #4
 80008c0:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 80008c2:	4b2c      	ldr	r3, [pc, #176]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008c4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80008c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 80008ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008cc:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 80008d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 80008d2:	4b28      	ldr	r3, [pc, #160]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008d4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80008d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 80008da:	4b26      	ldr	r3, [pc, #152]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008dc:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 80008e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80008e2:	4b24      	ldr	r3, [pc, #144]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80008ea:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80008f2:	4b20      	ldr	r3, [pc, #128]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80008fa:	481e      	ldr	r0, [pc, #120]	@ (8000974 <MX_LTDC_Init+0xfc>)
 80008fc:	f003 fea1 	bl	8004642 <HAL_LTDC_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8000906:	f000 fa4f 	bl	8000da8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 800090e:	23f0      	movs	r3, #240	@ 0xf0
 8000910:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000916:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800091a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800091c:	2302      	movs	r3, #2
 800091e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000920:	23ff      	movs	r3, #255	@ 0xff
 8000922:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800092e:	2305      	movs	r3, #5
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000932:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000938:	23f0      	movs	r3, #240	@ 0xf0
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800093c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000942:	2300      	movs	r3, #0
 8000944:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	4619      	mov	r1, r3
 800095a:	4806      	ldr	r0, [pc, #24]	@ (8000974 <MX_LTDC_Init+0xfc>)
 800095c:	f003 ff0e 	bl	800477c <HAL_LTDC_ConfigLayer>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8000966:	f000 fa1f 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	3738      	adds	r7, #56	@ 0x38
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000508 	.word	0x20000508
 8000978:	40016800 	.word	0x40016800

0800097c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000980:	4b17      	ldr	r3, [pc, #92]	@ (80009e0 <MX_SPI5_Init+0x64>)
 8000982:	4a18      	ldr	r2, [pc, #96]	@ (80009e4 <MX_SPI5_Init+0x68>)
 8000984:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000986:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <MX_SPI5_Init+0x64>)
 8000988:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800098c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800098e:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <MX_SPI5_Init+0x64>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000994:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <MX_SPI5_Init+0x64>)
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <MX_SPI5_Init+0x64>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ac:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009ae:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009b0:	2218      	movs	r2, #24
 80009b2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009b4:	4b0a      	ldr	r3, [pc, #40]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009bc:	2200      	movs	r2, #0
 80009be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009c0:	4b07      	ldr	r3, [pc, #28]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80009c6:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009c8:	220a      	movs	r2, #10
 80009ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80009cc:	4804      	ldr	r0, [pc, #16]	@ (80009e0 <MX_SPI5_Init+0x64>)
 80009ce:	f006 f9d4 	bl	8006d7a <HAL_SPI_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80009d8:	f000 f9e6 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	200005b0 	.word	0x200005b0
 80009e4:	40015000 	.word	0x40015000

080009e8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ee:	463b      	mov	r3, r7
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80009f6:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <MX_TIM6_Init+0x64>)
 80009f8:	4a15      	ldr	r2, [pc, #84]	@ (8000a50 <MX_TIM6_Init+0x68>)
 80009fa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 62;
 80009fc:	4b13      	ldr	r3, [pc, #76]	@ (8000a4c <MX_TIM6_Init+0x64>)
 80009fe:	223e      	movs	r2, #62	@ 0x3e
 8000a00:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a02:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <MX_TIM6_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000a08:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <MX_TIM6_Init+0x64>)
 8000a0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a0e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a10:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <MX_TIM6_Init+0x64>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a16:	480d      	ldr	r0, [pc, #52]	@ (8000a4c <MX_TIM6_Init+0x64>)
 8000a18:	f006 ffb6 	bl	8007988 <HAL_TIM_Base_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000a22:	f000 f9c1 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a26:	2320      	movs	r3, #32
 8000a28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	4619      	mov	r1, r3
 8000a32:	4806      	ldr	r0, [pc, #24]	@ (8000a4c <MX_TIM6_Init+0x64>)
 8000a34:	f007 f906 	bl	8007c44 <HAL_TIMEx_MasterConfigSynchronization>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000a3e:	f000 f9b3 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000608 	.word	0x20000608
 8000a50:	40001000 	.word	0x40001000

08000a54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a58:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <MX_USART1_UART_Init+0x50>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 8000a5e:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a60:	f647 2212 	movw	r2, #31250	@ 0x7a12
 8000a64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_USART1_UART_Init+0x4c>)
 8000a8c:	f007 f956 	bl	8007d3c <HAL_UART_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a96:	f000 f987 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	20000650 	.word	0x20000650
 8000aa4:	40011000 	.word	0x40011000

08000aa8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <MX_DMA_Init+0x3c>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae4 <MX_DMA_Init+0x3c>)
 8000ab8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abe:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <MX_DMA_Init+0x3c>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2100      	movs	r1, #0
 8000ace:	2011      	movs	r0, #17
 8000ad0:	f002 f8b1 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000ad4:	2011      	movs	r0, #17
 8000ad6:	f002 f8ca 	bl	8002c6e <HAL_NVIC_EnableIRQ>

}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40023800 	.word	0x40023800

08000ae8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
 8000afc:	615a      	str	r2, [r3, #20]
 8000afe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b00:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b02:	4a20      	ldr	r2, [pc, #128]	@ (8000b84 <MX_FMC_Init+0x9c>)
 8000b04:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b06:	4b1e      	ldr	r3, [pc, #120]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000b12:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b14:	2208      	movs	r2, #8
 8000b16:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b1a:	2210      	movs	r2, #16
 8000b1c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b1e:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b20:	2240      	movs	r2, #64	@ 0x40
 8000b22:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000b24:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b26:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000b2a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b38:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b46:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000b4c:	2307      	movs	r3, #7
 8000b4e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000b50:	2304      	movs	r3, #4
 8000b52:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000b54:	2307      	movs	r3, #7
 8000b56:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000b60:	2302      	movs	r3, #2
 8000b62:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_FMC_Init+0x98>)
 8000b6a:	f006 f875 	bl	8006c58 <HAL_SDRAM_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000b74:	f000 f918 	bl	8000da8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b78:	bf00      	nop
 8000b7a:	3720      	adds	r7, #32
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000698 	.word	0x20000698
 8000b84:	a0000140 	.word	0xa0000140

08000b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08e      	sub	sp, #56	@ 0x38
 8000b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	623b      	str	r3, [r7, #32]
 8000ba2:	4b7b      	ldr	r3, [pc, #492]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a7a      	ldr	r2, [pc, #488]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bae:	4b78      	ldr	r3, [pc, #480]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	623b      	str	r3, [r7, #32]
 8000bb8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]
 8000bbe:	4b74      	ldr	r3, [pc, #464]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a73      	ldr	r2, [pc, #460]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bc4:	f043 0320 	orr.w	r3, r3, #32
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b71      	ldr	r3, [pc, #452]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f003 0320 	and.w	r3, r3, #32
 8000bd2:	61fb      	str	r3, [r7, #28]
 8000bd4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	4b6d      	ldr	r3, [pc, #436]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a6c      	ldr	r2, [pc, #432]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be6:	4b6a      	ldr	r3, [pc, #424]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	4b66      	ldr	r3, [pc, #408]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a65      	ldr	r2, [pc, #404]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b63      	ldr	r3, [pc, #396]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	4b5f      	ldr	r3, [pc, #380]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	4a5e      	ldr	r2, [pc, #376]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1e:	4b5c      	ldr	r3, [pc, #368]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	4b58      	ldr	r3, [pc, #352]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	4a57      	ldr	r2, [pc, #348]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3a:	4b55      	ldr	r3, [pc, #340]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	4b51      	ldr	r3, [pc, #324]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	4a50      	ldr	r2, [pc, #320]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c50:	f043 0310 	orr.w	r3, r3, #16
 8000c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c56:	4b4e      	ldr	r3, [pc, #312]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	f003 0310 	and.w	r3, r3, #16
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	4b4a      	ldr	r3, [pc, #296]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a49      	ldr	r2, [pc, #292]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c6c:	f043 0308 	orr.w	r3, r3, #8
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b47      	ldr	r3, [pc, #284]	@ (8000d90 <MX_GPIO_Init+0x208>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0308 	and.w	r3, r3, #8
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2116      	movs	r1, #22
 8000c82:	4844      	ldr	r0, [pc, #272]	@ (8000d94 <MX_GPIO_Init+0x20c>)
 8000c84:	f003 fb04 	bl	8004290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2180      	movs	r1, #128	@ 0x80
 8000c8c:	4842      	ldr	r0, [pc, #264]	@ (8000d98 <MX_GPIO_Init+0x210>)
 8000c8e:	f003 faff 	bl	8004290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000c98:	4840      	ldr	r0, [pc, #256]	@ (8000d9c <MX_GPIO_Init+0x214>)
 8000c9a:	f003 faf9 	bl	8004290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000ca4:	483e      	ldr	r0, [pc, #248]	@ (8000da0 <MX_GPIO_Init+0x218>)
 8000ca6:	f003 faf3 	bl	8004290 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000caa:	2316      	movs	r3, #22
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4834      	ldr	r0, [pc, #208]	@ (8000d94 <MX_GPIO_Init+0x20c>)
 8000cc2:	f003 f82d 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000cc6:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ccc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cda:	4619      	mov	r1, r3
 8000cdc:	482e      	ldr	r0, [pc, #184]	@ (8000d98 <MX_GPIO_Init+0x210>)
 8000cde:	f003 f81f 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000ce2:	2380      	movs	r3, #128	@ 0x80
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4827      	ldr	r0, [pc, #156]	@ (8000d98 <MX_GPIO_Init+0x210>)
 8000cfa:	f003 f811 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000cfe:	2320      	movs	r3, #32
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d02:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d10:	4619      	mov	r1, r3
 8000d12:	4820      	ldr	r0, [pc, #128]	@ (8000d94 <MX_GPIO_Init+0x20c>)
 8000d14:	f003 f804 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d18:	2304      	movs	r3, #4
 8000d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d28:	4619      	mov	r1, r3
 8000d2a:	481e      	ldr	r0, [pc, #120]	@ (8000da4 <MX_GPIO_Init+0x21c>)
 8000d2c:	f002 fff8 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d30:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d36:	2300      	movs	r3, #0
 8000d38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d42:	4619      	mov	r1, r3
 8000d44:	4815      	ldr	r0, [pc, #84]	@ (8000d9c <MX_GPIO_Init+0x214>)
 8000d46:	f002 ffeb 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d4a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d60:	4619      	mov	r1, r3
 8000d62:	480e      	ldr	r0, [pc, #56]	@ (8000d9c <MX_GPIO_Init+0x214>)
 8000d64:	f002 ffdc 	bl	8003d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000d68:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d76:	2303      	movs	r3, #3
 8000d78:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4807      	ldr	r0, [pc, #28]	@ (8000da0 <MX_GPIO_Init+0x218>)
 8000d82:	f002 ffcd 	bl	8003d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d86:	bf00      	nop
 8000d88:	3738      	adds	r7, #56	@ 0x38
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40023800 	.word	0x40023800
 8000d94:	40020800 	.word	0x40020800
 8000d98:	40020000 	.word	0x40020000
 8000d9c:	40020c00 	.word	0x40020c00
 8000da0:	40021800 	.word	0x40021800
 8000da4:	40020400 	.word	0x40020400

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <Error_Handler+0x8>

08000db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc2:	4a0f      	ldr	r2, [pc, #60]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	603b      	str	r3, [r7, #0]
 8000dda:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dde:	4a08      	ldr	r2, [pc, #32]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de6:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <HAL_MspInit+0x4c>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000df2:	2007      	movs	r0, #7
 8000df4:	f001 ff14 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800

08000e04 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	@ 0x28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a30      	ldr	r2, [pc, #192]	@ (8000ee4 <HAL_DAC_MspInit+0xe0>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d159      	bne.n	8000eda <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	613b      	str	r3, [r7, #16]
 8000e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2e:	4a2e      	ldr	r2, [pc, #184]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e30:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000e34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e36:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	4b28      	ldr	r3, [pc, #160]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a27      	ldr	r2, [pc, #156]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b25      	ldr	r3, [pc, #148]	@ (8000ee8 <HAL_DAC_MspInit+0xe4>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e5e:	2320      	movs	r3, #32
 8000e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e62:	2303      	movs	r3, #3
 8000e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	481e      	ldr	r0, [pc, #120]	@ (8000eec <HAL_DAC_MspInit+0xe8>)
 8000e72:	f002 ff55 	bl	8003d20 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8000e76:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e78:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef4 <HAL_DAC_MspInit+0xf0>)
 8000e7a:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e7e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8000e82:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e84:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e86:	2240      	movs	r2, #64	@ 0x40
 8000e88:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e8a:	4b19      	ldr	r3, [pc, #100]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8000e90:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e96:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e98:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000e9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e9e:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ea0:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000ea2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ea6:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eae:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000eb2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000eb6:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8000ebe:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000ec0:	f002 f8d4 	bl	800306c <HAL_DMA_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8000eca:	f7ff ff6d 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	4a06      	ldr	r2, [pc, #24]	@ (8000ef0 <HAL_DAC_MspInit+0xec>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8000eda:	bf00      	nop
 8000edc:	3728      	adds	r7, #40	@ 0x28
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40007400 	.word	0x40007400
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	20000414 	.word	0x20000414
 8000ef4:	400260a0 	.word	0x400260a0

08000ef8 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a0b      	ldr	r2, [pc, #44]	@ (8000f34 <HAL_DMA2D_MspInit+0x3c>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d10d      	bne.n	8000f26 <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f38 <HAL_DMA2D_MspInit+0x40>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a09      	ldr	r2, [pc, #36]	@ (8000f38 <HAL_DMA2D_MspInit+0x40>)
 8000f14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <HAL_DMA2D_MspInit+0x40>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8000f26:	bf00      	nop
 8000f28:	3714      	adds	r7, #20
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	4002b000 	.word	0x4002b000
 8000f38:	40023800 	.word	0x40023800

08000f3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a29      	ldr	r2, [pc, #164]	@ (8001000 <HAL_I2C_MspInit+0xc4>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d14b      	bne.n	8000ff6 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	4b28      	ldr	r3, [pc, #160]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a27      	ldr	r2, [pc, #156]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b25      	ldr	r3, [pc, #148]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0304 	and.w	r3, r3, #4
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	4b21      	ldr	r3, [pc, #132]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a20      	ldr	r2, [pc, #128]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000f96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f9c:	2312      	movs	r3, #18
 8000f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fa8:	2304      	movs	r3, #4
 8000faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4815      	ldr	r0, [pc, #84]	@ (8001008 <HAL_I2C_MspInit+0xcc>)
 8000fb4:	f002 feb4 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000fb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fbe:	2312      	movs	r3, #18
 8000fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480d      	ldr	r0, [pc, #52]	@ (800100c <HAL_I2C_MspInit+0xd0>)
 8000fd6:	f002 fea3 	bl	8003d20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	4a08      	ldr	r2, [pc, #32]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000fe4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_I2C_MspInit+0xc8>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	@ 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40005c00 	.word	0x40005c00
 8001004:	40023800 	.word	0x40023800
 8001008:	40020800 	.word	0x40020800
 800100c:	40020000 	.word	0x40020000

08001010 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b09a      	sub	sp, #104	@ 0x68
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102c:	2230      	movs	r2, #48	@ 0x30
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f00a ff1f 	bl	800be74 <memset>
  if(hltdc->Instance==LTDC)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a81      	ldr	r2, [pc, #516]	@ (8001240 <HAL_LTDC_MspInit+0x230>)
 800103c:	4293      	cmp	r3, r2
 800103e:	f040 80fb 	bne.w	8001238 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001042:	2308      	movs	r3, #8
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001046:	2332      	movs	r3, #50	@ 0x32
 8001048:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800104a:	2305      	movs	r3, #5
 800104c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800104e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001052:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001058:	4618      	mov	r0, r3
 800105a:	f005 fc3d 	bl	80068d8 <HAL_RCCEx_PeriphCLKConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001064:	f7ff fea0 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001068:	2300      	movs	r3, #0
 800106a:	623b      	str	r3, [r7, #32]
 800106c:	4b75      	ldr	r3, [pc, #468]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 800106e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001070:	4a74      	ldr	r2, [pc, #464]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 8001072:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001076:	6453      	str	r3, [r2, #68]	@ 0x44
 8001078:	4b72      	ldr	r3, [pc, #456]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 800107a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001080:	623b      	str	r3, [r7, #32]
 8001082:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
 8001088:	4b6e      	ldr	r3, [pc, #440]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 800108a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108c:	4a6d      	ldr	r2, [pc, #436]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 800108e:	f043 0320 	orr.w	r3, r3, #32
 8001092:	6313      	str	r3, [r2, #48]	@ 0x30
 8001094:	4b6b      	ldr	r3, [pc, #428]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 8001096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001098:	f003 0320 	and.w	r3, r3, #32
 800109c:	61fb      	str	r3, [r7, #28]
 800109e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
 80010a4:	4b67      	ldr	r3, [pc, #412]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a8:	4a66      	ldr	r2, [pc, #408]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b0:	4b64      	ldr	r3, [pc, #400]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	61bb      	str	r3, [r7, #24]
 80010ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	4b60      	ldr	r3, [pc, #384]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c4:	4a5f      	ldr	r2, [pc, #380]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010c6:	f043 0302 	orr.w	r3, r3, #2
 80010ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80010cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	4b59      	ldr	r3, [pc, #356]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e0:	4a58      	ldr	r2, [pc, #352]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e8:	4b56      	ldr	r3, [pc, #344]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	4b52      	ldr	r3, [pc, #328]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fc:	4a51      	ldr	r2, [pc, #324]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6313      	str	r3, [r2, #48]	@ 0x30
 8001104:	4b4f      	ldr	r3, [pc, #316]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 8001106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001108:	f003 0304 	and.w	r3, r3, #4
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	4b4b      	ldr	r3, [pc, #300]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001118:	4a4a      	ldr	r2, [pc, #296]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 800111a:	f043 0308 	orr.w	r3, r3, #8
 800111e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001120:	4b48      	ldr	r3, [pc, #288]	@ (8001244 <HAL_LTDC_MspInit+0x234>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800112c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001130:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800113e:	230e      	movs	r3, #14
 8001140:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001146:	4619      	mov	r1, r3
 8001148:	483f      	ldr	r0, [pc, #252]	@ (8001248 <HAL_LTDC_MspInit+0x238>)
 800114a:	f002 fde9 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800114e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001152:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001160:	230e      	movs	r3, #14
 8001162:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001164:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001168:	4619      	mov	r1, r3
 800116a:	4838      	ldr	r0, [pc, #224]	@ (800124c <HAL_LTDC_MspInit+0x23c>)
 800116c:	f002 fdd8 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001170:	2303      	movs	r3, #3
 8001172:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001180:	2309      	movs	r3, #9
 8001182:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001184:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001188:	4619      	mov	r1, r3
 800118a:	4831      	ldr	r0, [pc, #196]	@ (8001250 <HAL_LTDC_MspInit+0x240>)
 800118c:	f002 fdc8 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001190:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001194:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011a2:	230e      	movs	r3, #14
 80011a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011aa:	4619      	mov	r1, r3
 80011ac:	4828      	ldr	r0, [pc, #160]	@ (8001250 <HAL_LTDC_MspInit+0x240>)
 80011ae:	f002 fdb7 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80011b2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80011b6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2300      	movs	r3, #0
 80011c2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011c4:	230e      	movs	r3, #14
 80011c6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011cc:	4619      	mov	r1, r3
 80011ce:	4821      	ldr	r0, [pc, #132]	@ (8001254 <HAL_LTDC_MspInit+0x244>)
 80011d0:	f002 fda6 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80011d4:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80011d8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011e6:	230e      	movs	r3, #14
 80011e8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011ee:	4619      	mov	r1, r3
 80011f0:	4819      	ldr	r0, [pc, #100]	@ (8001258 <HAL_LTDC_MspInit+0x248>)
 80011f2:	f002 fd95 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80011f6:	2348      	movs	r3, #72	@ 0x48
 80011f8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001206:	230e      	movs	r3, #14
 8001208:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800120a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800120e:	4619      	mov	r1, r3
 8001210:	4812      	ldr	r0, [pc, #72]	@ (800125c <HAL_LTDC_MspInit+0x24c>)
 8001212:	f002 fd85 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001216:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800121a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001228:	2309      	movs	r3, #9
 800122a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800122c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001230:	4619      	mov	r1, r3
 8001232:	4808      	ldr	r0, [pc, #32]	@ (8001254 <HAL_LTDC_MspInit+0x244>)
 8001234:	f002 fd74 	bl	8003d20 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001238:	bf00      	nop
 800123a:	3768      	adds	r7, #104	@ 0x68
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40016800 	.word	0x40016800
 8001244:	40023800 	.word	0x40023800
 8001248:	40021400 	.word	0x40021400
 800124c:	40020000 	.word	0x40020000
 8001250:	40020400 	.word	0x40020400
 8001254:	40021800 	.word	0x40021800
 8001258:	40020800 	.word	0x40020800
 800125c:	40020c00 	.word	0x40020c00

08001260 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	@ 0x28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a19      	ldr	r2, [pc, #100]	@ (80012e4 <HAL_SPI_MspInit+0x84>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d12c      	bne.n	80012dc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800128a:	4a17      	ldr	r2, [pc, #92]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 800128c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001290:	6453      	str	r3, [r2, #68]	@ 0x44
 8001292:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b11      	ldr	r3, [pc, #68]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a10      	ldr	r2, [pc, #64]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 80012a8:	f043 0320 	orr.w	r3, r3, #32
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <HAL_SPI_MspInit+0x88>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0320 	and.w	r3, r3, #32
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80012ba:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80012be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80012cc:	2305      	movs	r3, #5
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	4619      	mov	r1, r3
 80012d6:	4805      	ldr	r0, [pc, #20]	@ (80012ec <HAL_SPI_MspInit+0x8c>)
 80012d8:	f002 fd22 	bl	8003d20 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80012dc:	bf00      	nop
 80012de:	3728      	adds	r7, #40	@ 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40015000 	.word	0x40015000
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40021400 	.word	0x40021400

080012f0 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a08      	ldr	r2, [pc, #32]	@ (8001320 <HAL_SPI_MspDeInit+0x30>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d10a      	bne.n	8001318 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001302:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <HAL_SPI_MspDeInit+0x34>)
 8001304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001306:	4a07      	ldr	r2, [pc, #28]	@ (8001324 <HAL_SPI_MspDeInit+0x34>)
 8001308:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800130c:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800130e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HAL_SPI_MspDeInit+0x38>)
 8001314:	f002 feb0 	bl	8004078 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40015000 	.word	0x40015000
 8001324:	40023800 	.word	0x40023800
 8001328:	40021400 	.word	0x40021400

0800132c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <HAL_TIM_Base_MspInit+0x3c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d10d      	bne.n	800135a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <HAL_TIM_Base_MspInit+0x40>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	4a09      	ldr	r2, [pc, #36]	@ (800136c <HAL_TIM_Base_MspInit+0x40>)
 8001348:	f043 0310 	orr.w	r3, r3, #16
 800134c:	6413      	str	r3, [r2, #64]	@ 0x40
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <HAL_TIM_Base_MspInit+0x40>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800135a:	bf00      	nop
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40001000 	.word	0x40001000
 800136c:	40023800 	.word	0x40023800

08001370 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	@ 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a19      	ldr	r2, [pc, #100]	@ (80013f4 <HAL_UART_MspInit+0x84>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d12c      	bne.n	80013ec <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	4a17      	ldr	r2, [pc, #92]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 800139c:	f043 0310 	orr.w	r3, r3, #16
 80013a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a6:	f003 0310 	and.w	r3, r3, #16
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a10      	ldr	r2, [pc, #64]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <HAL_UART_MspInit+0x88>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80013ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	2302      	movs	r3, #2
 80013d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013dc:	2307      	movs	r3, #7
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	4805      	ldr	r0, [pc, #20]	@ (80013fc <HAL_UART_MspInit+0x8c>)
 80013e8:	f002 fc9a 	bl	8003d20 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80013ec:	bf00      	nop
 80013ee:	3728      	adds	r7, #40	@ 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40011000 	.word	0x40011000
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020000 	.word	0x40020000

08001400 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001414:	4b3b      	ldr	r3, [pc, #236]	@ (8001504 <HAL_FMC_MspInit+0x104>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d16f      	bne.n	80014fc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 800141c:	4b39      	ldr	r3, [pc, #228]	@ (8001504 <HAL_FMC_MspInit+0x104>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <HAL_FMC_MspInit+0x108>)
 8001428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800142a:	4a37      	ldr	r2, [pc, #220]	@ (8001508 <HAL_FMC_MspInit+0x108>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6393      	str	r3, [r2, #56]	@ 0x38
 8001432:	4b35      	ldr	r3, [pc, #212]	@ (8001508 <HAL_FMC_MspInit+0x108>)
 8001434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800143e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001442:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001444:	2302      	movs	r3, #2
 8001446:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001450:	230c      	movs	r3, #12
 8001452:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	4619      	mov	r1, r3
 8001458:	482c      	ldr	r0, [pc, #176]	@ (800150c <HAL_FMC_MspInit+0x10c>)
 800145a:	f002 fc61 	bl	8003d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 800145e:	2301      	movs	r3, #1
 8001460:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800146e:	230c      	movs	r3, #12
 8001470:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	4619      	mov	r1, r3
 8001476:	4826      	ldr	r0, [pc, #152]	@ (8001510 <HAL_FMC_MspInit+0x110>)
 8001478:	f002 fc52 	bl	8003d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 800147c:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001480:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800148e:	230c      	movs	r3, #12
 8001490:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	4619      	mov	r1, r3
 8001496:	481f      	ldr	r0, [pc, #124]	@ (8001514 <HAL_FMC_MspInit+0x114>)
 8001498:	f002 fc42 	bl	8003d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800149c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80014a0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ae:	230c      	movs	r3, #12
 80014b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	4619      	mov	r1, r3
 80014b6:	4818      	ldr	r0, [pc, #96]	@ (8001518 <HAL_FMC_MspInit+0x118>)
 80014b8:	f002 fc32 	bl	8003d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80014bc:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80014c0:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ce:	230c      	movs	r3, #12
 80014d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	4619      	mov	r1, r3
 80014d6:	4811      	ldr	r0, [pc, #68]	@ (800151c <HAL_FMC_MspInit+0x11c>)
 80014d8:	f002 fc22 	bl	8003d20 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80014dc:	2360      	movs	r3, #96	@ 0x60
 80014de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e8:	2303      	movs	r3, #3
 80014ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ec:	230c      	movs	r3, #12
 80014ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	4619      	mov	r1, r3
 80014f4:	480a      	ldr	r0, [pc, #40]	@ (8001520 <HAL_FMC_MspInit+0x120>)
 80014f6:	f002 fc13 	bl	8003d20 <HAL_GPIO_Init>
 80014fa:	e000      	b.n	80014fe <HAL_FMC_MspInit+0xfe>
    return;
 80014fc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200006cc 	.word	0x200006cc
 8001508:	40023800 	.word	0x40023800
 800150c:	40021400 	.word	0x40021400
 8001510:	40020800 	.word	0x40020800
 8001514:	40021800 	.word	0x40021800
 8001518:	40021000 	.word	0x40021000
 800151c:	40020c00 	.word	0x40020c00
 8001520:	40020400 	.word	0x40020400

08001524 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800152c:	f7ff ff68 	bl	8001400 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <NMI_Handler+0x4>

08001540 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <HardFault_Handler+0x4>

08001548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <MemManage_Handler+0x4>

08001550 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <BusFault_Handler+0x4>

08001558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <UsageFault_Handler+0x4>

08001560 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800158e:	f001 fa33 	bl	80029f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 800159c:	4802      	ldr	r0, [pc, #8]	@ (80015a8 <DMA1_Stream6_IRQHandler+0x10>)
 800159e:	f001 fec9 	bl	8003334 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000414 	.word	0x20000414

080015ac <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80015b0:	4802      	ldr	r0, [pc, #8]	@ (80015bc <OTG_HS_IRQHandler+0x10>)
 80015b2:	f003 fc02 	bl	8004dba <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000e08 	.word	0x20000e08

080015c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <SystemInit+0x20>)
 80015c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ca:	4a05      	ldr	r2, [pc, #20]	@ (80015e0 <SystemInit+0x20>)
 80015cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800161c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015e8:	f7ff ffea 	bl	80015c0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015ec:	480c      	ldr	r0, [pc, #48]	@ (8001620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015ee:	490d      	ldr	r1, [pc, #52]	@ (8001624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f4:	e002      	b.n	80015fc <LoopCopyDataInit>

080015f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015fa:	3304      	adds	r3, #4

080015fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001600:	d3f9      	bcc.n	80015f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001602:	4a0a      	ldr	r2, [pc, #40]	@ (800162c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001604:	4c0a      	ldr	r4, [pc, #40]	@ (8001630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001608:	e001      	b.n	800160e <LoopFillZerobss>

0800160a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800160a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800160c:	3204      	adds	r2, #4

0800160e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001610:	d3fb      	bcc.n	800160a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001612:	f00a fc37 	bl	800be84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001616:	f7fe ffaf 	bl	8000578 <main>
  bx  lr    
 800161a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800161c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001624:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 8001628:	0800dabc 	.word	0x0800dabc
  ldr r2, =_sbss
 800162c:	20000164 	.word	0x20000164
  ldr r4, =_ebss
 8001630:	20001300 	.word	0x20001300

08001634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001634:	e7fe      	b.n	8001634 <ADC_IRQHandler>

08001636 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800163a:	f000 fa5d 	bl	8001af8 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800163e:	20ca      	movs	r0, #202	@ 0xca
 8001640:	f000 f95d 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001644:	20c3      	movs	r0, #195	@ 0xc3
 8001646:	f000 f967 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800164a:	2008      	movs	r0, #8
 800164c:	f000 f964 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001650:	2050      	movs	r0, #80	@ 0x50
 8001652:	f000 f961 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001656:	20cf      	movs	r0, #207	@ 0xcf
 8001658:	f000 f951 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800165c:	2000      	movs	r0, #0
 800165e:	f000 f95b 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001662:	20c1      	movs	r0, #193	@ 0xc1
 8001664:	f000 f958 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001668:	2030      	movs	r0, #48	@ 0x30
 800166a:	f000 f955 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800166e:	20ed      	movs	r0, #237	@ 0xed
 8001670:	f000 f945 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001674:	2064      	movs	r0, #100	@ 0x64
 8001676:	f000 f94f 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800167a:	2003      	movs	r0, #3
 800167c:	f000 f94c 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001680:	2012      	movs	r0, #18
 8001682:	f000 f949 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001686:	2081      	movs	r0, #129	@ 0x81
 8001688:	f000 f946 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 800168c:	20e8      	movs	r0, #232	@ 0xe8
 800168e:	f000 f936 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001692:	2085      	movs	r0, #133	@ 0x85
 8001694:	f000 f940 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001698:	2000      	movs	r0, #0
 800169a:	f000 f93d 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800169e:	2078      	movs	r0, #120	@ 0x78
 80016a0:	f000 f93a 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80016a4:	20cb      	movs	r0, #203	@ 0xcb
 80016a6:	f000 f92a 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80016aa:	2039      	movs	r0, #57	@ 0x39
 80016ac:	f000 f934 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80016b0:	202c      	movs	r0, #44	@ 0x2c
 80016b2:	f000 f931 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80016b6:	2000      	movs	r0, #0
 80016b8:	f000 f92e 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80016bc:	2034      	movs	r0, #52	@ 0x34
 80016be:	f000 f92b 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80016c2:	2002      	movs	r0, #2
 80016c4:	f000 f928 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80016c8:	20f7      	movs	r0, #247	@ 0xf7
 80016ca:	f000 f918 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80016ce:	2020      	movs	r0, #32
 80016d0:	f000 f922 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80016d4:	20ea      	movs	r0, #234	@ 0xea
 80016d6:	f000 f912 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016da:	2000      	movs	r0, #0
 80016dc:	f000 f91c 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f000 f919 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80016e6:	20b1      	movs	r0, #177	@ 0xb1
 80016e8:	f000 f909 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016ec:	2000      	movs	r0, #0
 80016ee:	f000 f913 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80016f2:	201b      	movs	r0, #27
 80016f4:	f000 f910 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80016f8:	20b6      	movs	r0, #182	@ 0xb6
 80016fa:	f000 f900 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80016fe:	200a      	movs	r0, #10
 8001700:	f000 f90a 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001704:	20a2      	movs	r0, #162	@ 0xa2
 8001706:	f000 f907 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 800170a:	20c0      	movs	r0, #192	@ 0xc0
 800170c:	f000 f8f7 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001710:	2010      	movs	r0, #16
 8001712:	f000 f901 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001716:	20c1      	movs	r0, #193	@ 0xc1
 8001718:	f000 f8f1 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800171c:	2010      	movs	r0, #16
 800171e:	f000 f8fb 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001722:	20c5      	movs	r0, #197	@ 0xc5
 8001724:	f000 f8eb 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001728:	2045      	movs	r0, #69	@ 0x45
 800172a:	f000 f8f5 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800172e:	2015      	movs	r0, #21
 8001730:	f000 f8f2 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001734:	20c7      	movs	r0, #199	@ 0xc7
 8001736:	f000 f8e2 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800173a:	2090      	movs	r0, #144	@ 0x90
 800173c:	f000 f8ec 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001740:	2036      	movs	r0, #54	@ 0x36
 8001742:	f000 f8dc 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001746:	20c8      	movs	r0, #200	@ 0xc8
 8001748:	f000 f8e6 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800174c:	20f2      	movs	r0, #242	@ 0xf2
 800174e:	f000 f8d6 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001752:	2000      	movs	r0, #0
 8001754:	f000 f8e0 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001758:	20b0      	movs	r0, #176	@ 0xb0
 800175a:	f000 f8d0 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800175e:	20c2      	movs	r0, #194	@ 0xc2
 8001760:	f000 f8da 	bl	8001918 <ili9341_WriteData>
  //ili9341_WriteReg(LCD_PIXEL_FORMAT); // added
  //ili9341_WriteData(0x55);
  ili9341_WriteReg(LCD_DFC);
 8001764:	20b6      	movs	r0, #182	@ 0xb6
 8001766:	f000 f8ca 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800176a:	200a      	movs	r0, #10
 800176c:	f000 f8d4 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001770:	20a7      	movs	r0, #167	@ 0xa7
 8001772:	f000 f8d1 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001776:	2027      	movs	r0, #39	@ 0x27
 8001778:	f000 f8ce 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800177c:	2004      	movs	r0, #4
 800177e:	f000 f8cb 	bl	8001918 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001782:	202a      	movs	r0, #42	@ 0x2a
 8001784:	f000 f8bb 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001788:	2000      	movs	r0, #0
 800178a:	f000 f8c5 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800178e:	2000      	movs	r0, #0
 8001790:	f000 f8c2 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001794:	2000      	movs	r0, #0
 8001796:	f000 f8bf 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 800179a:	20ef      	movs	r0, #239	@ 0xef
 800179c:	f000 f8bc 	bl	8001918 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80017a0:	202b      	movs	r0, #43	@ 0x2b
 80017a2:	f000 f8ac 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017a6:	2000      	movs	r0, #0
 80017a8:	f000 f8b6 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f000 f8b3 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80017b2:	2001      	movs	r0, #1
 80017b4:	f000 f8b0 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80017b8:	203f      	movs	r0, #63	@ 0x3f
 80017ba:	f000 f8ad 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80017be:	20f6      	movs	r0, #246	@ 0xf6
 80017c0:	f000 f89d 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80017c4:	2001      	movs	r0, #1
 80017c6:	f000 f8a7 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017ca:	2000      	movs	r0, #0
 80017cc:	f000 f8a4 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80017d0:	2006      	movs	r0, #6
 80017d2:	f000 f8a1 	bl	8001918 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80017d6:	202c      	movs	r0, #44	@ 0x2c
 80017d8:	f000 f891 	bl	80018fe <ili9341_WriteReg>
  LCD_Delay(200);
 80017dc:	20c8      	movs	r0, #200	@ 0xc8
 80017de:	f000 fa79 	bl	8001cd4 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80017e2:	2026      	movs	r0, #38	@ 0x26
 80017e4:	f000 f88b 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f000 f895 	bl	8001918 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80017ee:	20e0      	movs	r0, #224	@ 0xe0
 80017f0:	f000 f885 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80017f4:	200f      	movs	r0, #15
 80017f6:	f000 f88f 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80017fa:	2029      	movs	r0, #41	@ 0x29
 80017fc:	f000 f88c 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001800:	2024      	movs	r0, #36	@ 0x24
 8001802:	f000 f889 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001806:	200c      	movs	r0, #12
 8001808:	f000 f886 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 800180c:	200e      	movs	r0, #14
 800180e:	f000 f883 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001812:	2009      	movs	r0, #9
 8001814:	f000 f880 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001818:	204e      	movs	r0, #78	@ 0x4e
 800181a:	f000 f87d 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800181e:	2078      	movs	r0, #120	@ 0x78
 8001820:	f000 f87a 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001824:	203c      	movs	r0, #60	@ 0x3c
 8001826:	f000 f877 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800182a:	2009      	movs	r0, #9
 800182c:	f000 f874 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001830:	2013      	movs	r0, #19
 8001832:	f000 f871 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001836:	2005      	movs	r0, #5
 8001838:	f000 f86e 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 800183c:	2017      	movs	r0, #23
 800183e:	f000 f86b 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001842:	2011      	movs	r0, #17
 8001844:	f000 f868 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001848:	2000      	movs	r0, #0
 800184a:	f000 f865 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800184e:	20e1      	movs	r0, #225	@ 0xe1
 8001850:	f000 f855 	bl	80018fe <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001854:	2000      	movs	r0, #0
 8001856:	f000 f85f 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800185a:	2016      	movs	r0, #22
 800185c:	f000 f85c 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001860:	201b      	movs	r0, #27
 8001862:	f000 f859 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001866:	2004      	movs	r0, #4
 8001868:	f000 f856 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800186c:	2011      	movs	r0, #17
 800186e:	f000 f853 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001872:	2007      	movs	r0, #7
 8001874:	f000 f850 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001878:	2031      	movs	r0, #49	@ 0x31
 800187a:	f000 f84d 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800187e:	2033      	movs	r0, #51	@ 0x33
 8001880:	f000 f84a 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001884:	2042      	movs	r0, #66	@ 0x42
 8001886:	f000 f847 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800188a:	2005      	movs	r0, #5
 800188c:	f000 f844 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001890:	200c      	movs	r0, #12
 8001892:	f000 f841 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001896:	200a      	movs	r0, #10
 8001898:	f000 f83e 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 800189c:	2028      	movs	r0, #40	@ 0x28
 800189e:	f000 f83b 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80018a2:	202f      	movs	r0, #47	@ 0x2f
 80018a4:	f000 f838 	bl	8001918 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80018a8:	200f      	movs	r0, #15
 80018aa:	f000 f835 	bl	8001918 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80018ae:	2011      	movs	r0, #17
 80018b0:	f000 f825 	bl	80018fe <ili9341_WriteReg>
  LCD_Delay(200);
 80018b4:	20c8      	movs	r0, #200	@ 0xc8
 80018b6:	f000 fa0d 	bl	8001cd4 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80018ba:	2029      	movs	r0, #41	@ 0x29
 80018bc:	f000 f81f 	bl	80018fe <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80018c0:	202c      	movs	r0, #44	@ 0x2c
 80018c2:	f000 f81c 	bl	80018fe <ili9341_WriteReg>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}

080018ca <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80018ce:	f000 f913 	bl	8001af8 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80018d2:	2103      	movs	r1, #3
 80018d4:	20d3      	movs	r0, #211	@ 0xd3
 80018d6:	f000 f82c 	bl	8001932 <ili9341_ReadData>
 80018da:	4603      	mov	r3, r0
 80018dc:	b29b      	uxth	r3, r3
}
 80018de:	4618      	mov	r0, r3
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80018e6:	2029      	movs	r0, #41	@ 0x29
 80018e8:	f000 f809 	bl	80018fe <ili9341_WriteReg>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80018f4:	2028      	movs	r0, #40	@ 0x28
 80018f6:	f000 f802 	bl	80018fe <ili9341_WriteReg>
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}

080018fe <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	4603      	mov	r3, r0
 8001906:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	4618      	mov	r0, r3
 800190c:	f000 f98e 	bl	8001c2c <LCD_IO_WriteReg>
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	4618      	mov	r0, r3
 8001926:	f000 f95f 	bl	8001be8 <LCD_IO_WriteData>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	460a      	mov	r2, r1
 800193c:	80fb      	strh	r3, [r7, #6]
 800193e:	4613      	mov	r3, r2
 8001940:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001942:	797a      	ldrb	r2, [r7, #5]
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f991 	bl	8001c70 <LCD_IO_ReadData>
 800194e:	4603      	mov	r3, r0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800195c:	23f0      	movs	r3, #240	@ 0xf0
}
 800195e:	4618      	mov	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800196c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
	...

0800197c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001980:	4819      	ldr	r0, [pc, #100]	@ (80019e8 <SPIx_Init+0x6c>)
 8001982:	f005 feb1 	bl	80076e8 <HAL_SPI_GetState>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d12b      	bne.n	80019e4 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800198c:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <SPIx_Init+0x6c>)
 800198e:	4a17      	ldr	r2, [pc, #92]	@ (80019ec <SPIx_Init+0x70>)
 8001990:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <SPIx_Init+0x6c>)
 8001994:	2218      	movs	r2, #24
 8001996:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001998:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <SPIx_Init+0x6c>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800199e:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <SPIx_Init+0x6c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80019a4:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <SPIx_Init+0x6c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <SPIx_Init+0x6c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80019b0:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <SPIx_Init+0x6c>)
 80019b2:	2207      	movs	r2, #7
 80019b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80019b6:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <SPIx_Init+0x6c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <SPIx_Init+0x6c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <SPIx_Init+0x6c>)
 80019c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019c8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80019ca:	4b07      	ldr	r3, [pc, #28]	@ (80019e8 <SPIx_Init+0x6c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <SPIx_Init+0x6c>)
 80019d2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019d6:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 80019d8:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <SPIx_Init+0x6c>)
 80019da:	f000 f853 	bl	8001a84 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80019de:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <SPIx_Init+0x6c>)
 80019e0:	f005 f9cb 	bl	8006d7a <HAL_SPI_Init>
  }
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200006d0 	.word	0x200006d0
 80019ec:	40015000 	.word	0x40015000

080019f0 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <SPIx_Read+0x38>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f107 0108 	add.w	r1, r7, #8
 8001a0a:	4808      	ldr	r0, [pc, #32]	@ (8001a2c <SPIx_Read+0x3c>)
 8001a0c:	f005 fbaa 	bl	8007164 <HAL_SPI_Receive>
 8001a10:	4603      	mov	r3, r0
 8001a12:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001a1a:	f000 f827 	bl	8001a6c <SPIx_Error>
  }

  return readvalue;
 8001a1e:	68bb      	ldr	r3, [r7, #8]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	2000003c 	.word	0x2000003c
 8001a2c:	200006d0 	.word	0x200006d0

08001a30 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <SPIx_Write+0x34>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	1db9      	adds	r1, r7, #6
 8001a44:	2201      	movs	r2, #1
 8001a46:	4808      	ldr	r0, [pc, #32]	@ (8001a68 <SPIx_Write+0x38>)
 8001a48:	f005 fa48 	bl	8006edc <HAL_SPI_Transmit>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001a56:	f000 f809 	bl	8001a6c <SPIx_Error>
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	2000003c 	.word	0x2000003c
 8001a68:	200006d0 	.word	0x200006d0

08001a6c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001a70:	4803      	ldr	r0, [pc, #12]	@ (8001a80 <SPIx_Error+0x14>)
 8001a72:	f005 fa0b 	bl	8006e8c <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001a76:	f7ff ff81 	bl	800197c <SPIx_Init>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	200006d0 	.word	0x200006d0

08001a84 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	@ 0x28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a94:	4a16      	ldr	r2, [pc, #88]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001a96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a9a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001ab2:	f043 0320 	orr.w	r3, r3, #32
 8001ab6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <SPIx_MspInit+0x6c>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	f003 0320 	and.w	r3, r3, #32
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001ac4:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001aca:	2302      	movs	r3, #2
 8001acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001ad6:	2305      	movs	r3, #5
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <SPIx_MspInit+0x70>)
 8001ae2:	f002 f91d 	bl	8003d20 <HAL_GPIO_Init>
}
 8001ae6:	bf00      	nop
 8001ae8:	3728      	adds	r7, #40	@ 0x28
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40021400 	.word	0x40021400

08001af8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8001afe:	4b36      	ldr	r3, [pc, #216]	@ (8001bd8 <LCD_IO_Init+0xe0>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d164      	bne.n	8001bd0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <LCD_IO_Init+0xe0>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	4b32      	ldr	r3, [pc, #200]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	4a31      	ldr	r2, [pc, #196]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b16:	f043 0308 	orr.w	r3, r3, #8
 8001b1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001b28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b36:	2302      	movs	r3, #2
 8001b38:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4827      	ldr	r0, [pc, #156]	@ (8001be0 <LCD_IO_Init+0xe8>)
 8001b42:	f002 f8ed 	bl	8003d20 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	4b24      	ldr	r3, [pc, #144]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a23      	ldr	r2, [pc, #140]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b50:	f043 0308 	orr.w	r3, r3, #8
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b21      	ldr	r3, [pc, #132]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001b62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b70:	2302      	movs	r3, #2
 8001b72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4819      	ldr	r0, [pc, #100]	@ (8001be0 <LCD_IO_Init+0xe8>)
 8001b7c:	f002 f8d0 	bl	8003d20 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	603b      	str	r3, [r7, #0]
 8001b84:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b8a:	f043 0304 	orr.w	r3, r3, #4
 8001b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b90:	4b12      	ldr	r3, [pc, #72]	@ (8001bdc <LCD_IO_Init+0xe4>)
 8001b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	603b      	str	r3, [r7, #0]
 8001b9a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001bac:	f107 030c 	add.w	r3, r7, #12
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	480c      	ldr	r0, [pc, #48]	@ (8001be4 <LCD_IO_Init+0xec>)
 8001bb4:	f002 f8b4 	bl	8003d20 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2104      	movs	r1, #4
 8001bbc:	4809      	ldr	r0, [pc, #36]	@ (8001be4 <LCD_IO_Init+0xec>)
 8001bbe:	f002 fb67 	bl	8004290 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	4807      	ldr	r0, [pc, #28]	@ (8001be4 <LCD_IO_Init+0xec>)
 8001bc8:	f002 fb62 	bl	8004290 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001bcc:	f7ff fed6 	bl	800197c <SPIx_Init>
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3720      	adds	r7, #32
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20000728 	.word	0x20000728
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020c00 	.word	0x40020c00
 8001be4:	40020800 	.word	0x40020800

08001be8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bf8:	480a      	ldr	r0, [pc, #40]	@ (8001c24 <LCD_IO_WriteData+0x3c>)
 8001bfa:	f002 fb49 	bl	8004290 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2104      	movs	r1, #4
 8001c02:	4809      	ldr	r0, [pc, #36]	@ (8001c28 <LCD_IO_WriteData+0x40>)
 8001c04:	f002 fb44 	bl	8004290 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff10 	bl	8001a30 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c10:	2201      	movs	r2, #1
 8001c12:	2104      	movs	r1, #4
 8001c14:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <LCD_IO_WriteData+0x40>)
 8001c16:	f002 fb3b 	bl	8004290 <HAL_GPIO_WritePin>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40020c00 	.word	0x40020c00
 8001c28:	40020800 	.word	0x40020800

08001c2c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001c36:	2200      	movs	r2, #0
 8001c38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c3c:	480a      	ldr	r0, [pc, #40]	@ (8001c68 <LCD_IO_WriteReg+0x3c>)
 8001c3e:	f002 fb27 	bl	8004290 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001c42:	2200      	movs	r2, #0
 8001c44:	2104      	movs	r1, #4
 8001c46:	4809      	ldr	r0, [pc, #36]	@ (8001c6c <LCD_IO_WriteReg+0x40>)
 8001c48:	f002 fb22 	bl	8004290 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff feed 	bl	8001a30 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c56:	2201      	movs	r2, #1
 8001c58:	2104      	movs	r1, #4
 8001c5a:	4804      	ldr	r0, [pc, #16]	@ (8001c6c <LCD_IO_WriteReg+0x40>)
 8001c5c:	f002 fb18 	bl	8004290 <HAL_GPIO_WritePin>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40020c00 	.word	0x40020c00
 8001c6c:	40020800 	.word	0x40020800

08001c70 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	460a      	mov	r2, r1
 8001c7a:	80fb      	strh	r3, [r7, #6]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001c84:	2200      	movs	r2, #0
 8001c86:	2104      	movs	r1, #4
 8001c88:	4810      	ldr	r0, [pc, #64]	@ (8001ccc <LCD_IO_ReadData+0x5c>)
 8001c8a:	f002 fb01 	bl	8004290 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c94:	480e      	ldr	r0, [pc, #56]	@ (8001cd0 <LCD_IO_ReadData+0x60>)
 8001c96:	f002 fafb 	bl	8004290 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff fec7 	bl	8001a30 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8001ca2:	797b      	ldrb	r3, [r7, #5]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fea3 	bl	80019f0 <SPIx_Read>
 8001caa:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001cac:	2201      	movs	r2, #1
 8001cae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cb2:	4807      	ldr	r0, [pc, #28]	@ (8001cd0 <LCD_IO_ReadData+0x60>)
 8001cb4:	f002 faec 	bl	8004290 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001cb8:	2201      	movs	r2, #1
 8001cba:	2104      	movs	r1, #4
 8001cbc:	4803      	ldr	r0, [pc, #12]	@ (8001ccc <LCD_IO_ReadData+0x5c>)
 8001cbe:	f002 fae7 	bl	8004290 <HAL_GPIO_WritePin>

  return readvalue;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40020800 	.word	0x40020800
 8001cd0:	40020c00 	.word	0x40020c00

08001cd4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 feab 	bl	8002a38 <HAL_Delay>
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001cf2:	4a2e      	ldr	r2, [pc, #184]	@ (8001dac <BSP_LCD_Init+0xc0>)
 8001cf4:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001cf8:	2209      	movs	r2, #9
 8001cfa:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001d02:	4b29      	ldr	r3, [pc, #164]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d04:	221d      	movs	r2, #29
 8001d06:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001d08:	4b27      	ldr	r3, [pc, #156]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8001d0e:	4b26      	ldr	r3, [pc, #152]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d10:	f240 120d 	movw	r2, #269	@ 0x10d
 8001d14:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 8001d16:	4b24      	ldr	r3, [pc, #144]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d18:	f240 1243 	movw	r2, #323	@ 0x143
 8001d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8001d1e:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d20:	f240 1217 	movw	r2, #279	@ 0x117
 8001d24:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 8001d26:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d28:	f240 1247 	movw	r2, #327	@ 0x147
 8001d2c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8001d36:	4b1c      	ldr	r3, [pc, #112]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	@ (8001db0 <BSP_LCD_Init+0xc4>)
 8001d48:	2208      	movs	r2, #8
 8001d4a:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <BSP_LCD_Init+0xc4>)
 8001d4e:	22c0      	movs	r2, #192	@ 0xc0
 8001d50:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001d52:	4b17      	ldr	r3, [pc, #92]	@ (8001db0 <BSP_LCD_Init+0xc4>)
 8001d54:	2204      	movs	r2, #4
 8001d56:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001d58:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <BSP_LCD_Init+0xc4>)
 8001d5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d5e:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001d60:	4813      	ldr	r0, [pc, #76]	@ (8001db0 <BSP_LCD_Init+0xc4>)
 8001d62:	f004 fdb9 	bl	80068d8 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001d66:	4b10      	ldr	r3, [pc, #64]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001d72:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001d78:	4b0b      	ldr	r3, [pc, #44]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8001d7e:	f000 fa31 	bl	80021e4 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 8001d82:	4809      	ldr	r0, [pc, #36]	@ (8001da8 <BSP_LCD_Init+0xbc>)
 8001d84:	f002 fc5d 	bl	8004642 <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8001d88:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <BSP_LCD_Init+0xc8>)
 8001d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8001db8 <BSP_LCD_Init+0xcc>)
 8001d8c:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8001d8e:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <BSP_LCD_Init+0xc8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001d96:	f000 fc13 	bl	80025c0 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001d9a:	4808      	ldr	r0, [pc, #32]	@ (8001dbc <BSP_LCD_Init+0xd0>)
 8001d9c:	f000 f8ce 	bl	8001f3c <BSP_LCD_SetFont>

  return LCD_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000072c 	.word	0x2000072c
 8001dac:	40016800 	.word	0x40016800
 8001db0:	20000814 	.word	0x20000814
 8001db4:	20000860 	.word	0x20000860
 8001db8:	20000000 	.word	0x20000000
 8001dbc:	20000040 	.word	0x20000040

08001dc0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <BSP_LCD_GetXSize+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dca:	4798      	blx	r3
 8001dcc:	4603      	mov	r3, r0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000860 	.word	0x20000860

08001dd8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001ddc:	4b03      	ldr	r3, [pc, #12]	@ (8001dec <BSP_LCD_GetYSize+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de2:	4798      	blx	r3
 8001de4:	4603      	mov	r3, r0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000860 	.word	0x20000860

08001df0 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b090      	sub	sp, #64	@ 0x40
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001e00:	f7ff ffde 	bl	8001dc0 <BSP_LCD_GetXSize>
 8001e04:	4603      	mov	r3, r0
 8001e06:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8001e0c:	f7ff ffe4 	bl	8001dd8 <BSP_LCD_GetYSize>
 8001e10:	4603      	mov	r3, r0
 8001e12:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8001e1c:	23ff      	movs	r3, #255	@ 0xff
 8001e1e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001e36:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001e3c:	2307      	movs	r3, #7
 8001e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001e40:	f7ff ffbe 	bl	8001dc0 <BSP_LCD_GetXSize>
 8001e44:	4603      	mov	r3, r0
 8001e46:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001e48:	f7ff ffc6 	bl	8001dd8 <BSP_LCD_GetYSize>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8001e50:	88fa      	ldrh	r2, [r7, #6]
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	4619      	mov	r1, r3
 8001e58:	4814      	ldr	r0, [pc, #80]	@ (8001eac <BSP_LCD_LayerDefaultInit+0xbc>)
 8001e5a:	f002 fc8f 	bl	800477c <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001e5e:	88fa      	ldrh	r2, [r7, #6]
 8001e60:	4913      	ldr	r1, [pc, #76]	@ (8001eb0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001e62:	4613      	mov	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4413      	add	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e72:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001e74:	88fa      	ldrh	r2, [r7, #6]
 8001e76:	490e      	ldr	r1, [pc, #56]	@ (8001eb0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001e78:	4613      	mov	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	3308      	adds	r3, #8
 8001e84:	4a0b      	ldr	r2, [pc, #44]	@ (8001eb4 <BSP_LCD_LayerDefaultInit+0xc4>)
 8001e86:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001e88:	88fa      	ldrh	r2, [r7, #6]
 8001e8a:	4909      	ldr	r1, [pc, #36]	@ (8001eb0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8001e9a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001e9c:	4803      	ldr	r0, [pc, #12]	@ (8001eac <BSP_LCD_LayerDefaultInit+0xbc>)
 8001e9e:	f002 fcab 	bl	80047f8 <HAL_LTDC_EnableDither>
}
 8001ea2:	bf00      	nop
 8001ea4:	3740      	adds	r7, #64	@ 0x40
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000072c 	.word	0x2000072c
 8001eb0:	20000848 	.word	0x20000848
 8001eb4:	20000040 	.word	0x20000040

08001eb8 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001ec0:	4a04      	ldr	r2, [pc, #16]	@ (8001ed4 <BSP_LCD_SelectLayer+0x1c>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6013      	str	r3, [r2, #0]
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000844 	.word	0x20000844

08001ed8 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001ee0:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <BSP_LCD_SetTextColor+0x28>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4907      	ldr	r1, [pc, #28]	@ (8001f04 <BSP_LCD_SetTextColor+0x2c>)
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	601a      	str	r2, [r3, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	20000844 	.word	0x20000844
 8001f04:	20000848 	.word	0x20000848

08001f08 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001f10:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <BSP_LCD_SetBackColor+0x2c>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4908      	ldr	r1, [pc, #32]	@ (8001f38 <BSP_LCD_SetBackColor+0x30>)
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	3304      	adds	r3, #4
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	601a      	str	r2, [r3, #0]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000844 	.word	0x20000844
 8001f38:	20000848 	.word	0x20000848

08001f3c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001f44:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <BSP_LCD_SetFont+0x2c>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4908      	ldr	r1, [pc, #32]	@ (8001f6c <BSP_LCD_SetFont+0x30>)
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	440b      	add	r3, r1
 8001f54:	3308      	adds	r3, #8
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	601a      	str	r2, [r3, #0]
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000844 	.word	0x20000844
 8001f6c:	20000848 	.word	0x20000848

08001f70 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af02      	add	r7, sp, #8
 8001f76:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <BSP_LCD_Clear+0x48>)
 8001f7a:	681c      	ldr	r4, [r3, #0]
 8001f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <BSP_LCD_Clear+0x48>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0e      	ldr	r2, [pc, #56]	@ (8001fbc <BSP_LCD_Clear+0x4c>)
 8001f82:	2134      	movs	r1, #52	@ 0x34
 8001f84:	fb01 f303 	mul.w	r3, r1, r3
 8001f88:	4413      	add	r3, r2
 8001f8a:	335c      	adds	r3, #92	@ 0x5c
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	461e      	mov	r6, r3
 8001f90:	f7ff ff16 	bl	8001dc0 <BSP_LCD_GetXSize>
 8001f94:	4605      	mov	r5, r0
 8001f96:	f7ff ff1f 	bl	8001dd8 <BSP_LCD_GetYSize>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	462a      	mov	r2, r5
 8001fa8:	4631      	mov	r1, r6
 8001faa:	4620      	mov	r0, r4
 8001fac:	f000 fad0 	bl	8002550 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fb8:	20000844 	.word	0x20000844
 8001fbc:	2000072c 	.word	0x2000072c

08001fc0 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001fc0:	b590      	push	{r4, r7, lr}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	80fb      	strh	r3, [r7, #6]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	80bb      	strh	r3, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002040 <BSP_LCD_DisplayChar+0x80>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	491b      	ldr	r1, [pc, #108]	@ (8002044 <BSP_LCD_DisplayChar+0x84>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3308      	adds	r3, #8
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6819      	ldr	r1, [r3, #0]
 8001fe8:	78fb      	ldrb	r3, [r7, #3]
 8001fea:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001fee:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <BSP_LCD_DisplayChar+0x80>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4c14      	ldr	r4, [pc, #80]	@ (8002044 <BSP_LCD_DisplayChar+0x84>)
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4423      	add	r3, r4
 8001ffe:	3308      	adds	r3, #8
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002004:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002008:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <BSP_LCD_DisplayChar+0x80>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4c0d      	ldr	r4, [pc, #52]	@ (8002044 <BSP_LCD_DisplayChar+0x84>)
 800200e:	4613      	mov	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	4413      	add	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4423      	add	r3, r4
 8002018:	3308      	adds	r3, #8
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	889b      	ldrh	r3, [r3, #4]
 800201e:	3307      	adds	r3, #7
 8002020:	2b00      	cmp	r3, #0
 8002022:	da00      	bge.n	8002026 <BSP_LCD_DisplayChar+0x66>
 8002024:	3307      	adds	r3, #7
 8002026:	10db      	asrs	r3, r3, #3
 8002028:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800202c:	18ca      	adds	r2, r1, r3
 800202e:	88b9      	ldrh	r1, [r7, #4]
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f9d2 	bl	80023dc <DrawChar>
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bd90      	pop	{r4, r7, pc}
 8002040:	20000844 	.word	0x20000844
 8002044:	20000848 	.word	0x20000848

08002048 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002048:	b5b0      	push	{r4, r5, r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	60ba      	str	r2, [r7, #8]
 8002050:	461a      	mov	r2, r3
 8002052:	4603      	mov	r3, r0
 8002054:	81fb      	strh	r3, [r7, #14]
 8002056:	460b      	mov	r3, r1
 8002058:	81bb      	strh	r3, [r7, #12]
 800205a:	4613      	mov	r3, r2
 800205c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800205e:	2301      	movs	r3, #1
 8002060:	83fb      	strh	r3, [r7, #30]
 8002062:	2300      	movs	r3, #0
 8002064:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8002072:	e002      	b.n	800207a <BSP_LCD_DisplayStringAt+0x32>
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	3301      	adds	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	617a      	str	r2, [r7, #20]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f6      	bne.n	8002074 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 8002086:	f7ff fe9b 	bl	8001dc0 <BSP_LCD_GetXSize>
 800208a:	4601      	mov	r1, r0
 800208c:	4b4b      	ldr	r3, [pc, #300]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	484b      	ldr	r0, [pc, #300]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4403      	add	r3, r0
 800209c:	3308      	adds	r3, #8
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	889b      	ldrh	r3, [r3, #4]
 80020a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80020a6:	613b      	str	r3, [r7, #16]

  switch (mode)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d01c      	beq.n	80020e8 <BSP_LCD_DisplayStringAt+0xa0>
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	dc33      	bgt.n	800211a <BSP_LCD_DisplayStringAt+0xd2>
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d002      	beq.n	80020bc <BSP_LCD_DisplayStringAt+0x74>
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d019      	beq.n	80020ee <BSP_LCD_DisplayStringAt+0xa6>
 80020ba:	e02e      	b.n	800211a <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	1ad1      	subs	r1, r2, r3
 80020c2:	4b3e      	ldr	r3, [pc, #248]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	483e      	ldr	r0, [pc, #248]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 80020c8:	4613      	mov	r3, r2
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4403      	add	r3, r0
 80020d2:	3308      	adds	r3, #8
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	889b      	ldrh	r3, [r3, #4]
 80020d8:	fb01 f303 	mul.w	r3, r1, r3
 80020dc:	085b      	lsrs	r3, r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	89fb      	ldrh	r3, [r7, #14]
 80020e2:	4413      	add	r3, r2
 80020e4:	83fb      	strh	r3, [r7, #30]
      break;
 80020e6:	e01b      	b.n	8002120 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 80020e8:	89fb      	ldrh	r3, [r7, #14]
 80020ea:	83fb      	strh	r3, [r7, #30]
      break;
 80020ec:	e018      	b.n	8002120 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	b299      	uxth	r1, r3
 80020f6:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	4831      	ldr	r0, [pc, #196]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 80020fc:	4613      	mov	r3, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4413      	add	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4403      	add	r3, r0
 8002106:	3308      	adds	r3, #8
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	889b      	ldrh	r3, [r3, #4]
 800210c:	fb11 f303 	smulbb	r3, r1, r3
 8002110:	b29a      	uxth	r2, r3
 8002112:	89fb      	ldrh	r3, [r7, #14]
 8002114:	4413      	add	r3, r2
 8002116:	83fb      	strh	r3, [r7, #30]
      break;
 8002118:	e002      	b.n	8002120 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 800211a:	89fb      	ldrh	r3, [r7, #14]
 800211c:	83fb      	strh	r3, [r7, #30]
      break;
 800211e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002120:	e01a      	b.n	8002158 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	781a      	ldrb	r2, [r3, #0]
 8002126:	89b9      	ldrh	r1, [r7, #12]
 8002128:	8bfb      	ldrh	r3, [r7, #30]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff ff48 	bl	8001fc0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4922      	ldr	r1, [pc, #136]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3308      	adds	r3, #8
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	889a      	ldrh	r2, [r3, #4]
 8002146:	8bfb      	ldrh	r3, [r7, #30]
 8002148:	4413      	add	r3, r2
 800214a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	3301      	adds	r3, #1
 8002150:	60bb      	str	r3, [r7, #8]
    i++;
 8002152:	8bbb      	ldrh	r3, [r7, #28]
 8002154:	3301      	adds	r3, #1
 8002156:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	bf14      	ite	ne
 8002160:	2301      	movne	r3, #1
 8002162:	2300      	moveq	r3, #0
 8002164:	b2dc      	uxtb	r4, r3
 8002166:	f7ff fe2b 	bl	8001dc0 <BSP_LCD_GetXSize>
 800216a:	8bb9      	ldrh	r1, [r7, #28]
 800216c:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4d13      	ldr	r5, [pc, #76]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 8002172:	4613      	mov	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	442b      	add	r3, r5
 800217c:	3308      	adds	r3, #8
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	889b      	ldrh	r3, [r3, #4]
 8002182:	fb01 f303 	mul.w	r3, r1, r3
 8002186:	1ac3      	subs	r3, r0, r3
 8002188:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 800218a:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <BSP_LCD_DisplayStringAt+0x174>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	480c      	ldr	r0, [pc, #48]	@ (80021c0 <BSP_LCD_DisplayStringAt+0x178>)
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4403      	add	r3, r0
 800219a:	3308      	adds	r3, #8
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80021a0:	4299      	cmp	r1, r3
 80021a2:	bf2c      	ite	cs
 80021a4:	2301      	movcs	r3, #1
 80021a6:	2300      	movcc	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	4023      	ands	r3, r4
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1b7      	bne.n	8002122 <BSP_LCD_DisplayStringAt+0xda>
  }
}
 80021b2:	bf00      	nop
 80021b4:	bf00      	nop
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bdb0      	pop	{r4, r5, r7, pc}
 80021bc:	20000844 	.word	0x20000844
 80021c0:	20000848 	.word	0x20000848

080021c4 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 80021c8:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <BSP_LCD_DisplayOn+0x1c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80021d2:	4b03      	ldr	r3, [pc, #12]	@ (80021e0 <BSP_LCD_DisplayOn+0x1c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	4798      	blx	r3
  }
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000860 	.word	0x20000860

080021e4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08e      	sub	sp, #56	@ 0x38
 80021e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
 80021ee:	4b61      	ldr	r3, [pc, #388]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f2:	4a60      	ldr	r2, [pc, #384]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80021f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80021f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002202:	623b      	str	r3, [r7, #32]
 8002204:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
 800220a:	4b5a      	ldr	r3, [pc, #360]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a59      	ldr	r2, [pc, #356]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002210:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b57      	ldr	r3, [pc, #348]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	4b53      	ldr	r3, [pc, #332]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a52      	ldr	r2, [pc, #328]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b50      	ldr	r3, [pc, #320]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	61bb      	str	r3, [r7, #24]
 800223c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	4b4c      	ldr	r3, [pc, #304]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a4b      	ldr	r2, [pc, #300]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b49      	ldr	r3, [pc, #292]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	4b45      	ldr	r3, [pc, #276]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a44      	ldr	r2, [pc, #272]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b42      	ldr	r3, [pc, #264]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b3e      	ldr	r3, [pc, #248]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	4a3d      	ldr	r2, [pc, #244]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002280:	f043 0308 	orr.w	r3, r3, #8
 8002284:	6313      	str	r3, [r2, #48]	@ 0x30
 8002286:	4b3b      	ldr	r3, [pc, #236]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f003 0308 	and.w	r3, r3, #8
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	4b37      	ldr	r3, [pc, #220]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a36      	ldr	r2, [pc, #216]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 800229c:	f043 0320 	orr.w	r3, r3, #32
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b34      	ldr	r3, [pc, #208]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0320 	and.w	r3, r3, #32
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	4b30      	ldr	r3, [pc, #192]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80022b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b2d      	ldr	r3, [pc, #180]	@ (8002374 <BSP_LCD_MspInit+0x190>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80022ca:	f641 0358 	movw	r3, #6232	@ 0x1858
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80022d8:	2302      	movs	r3, #2
 80022da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 80022dc:	230e      	movs	r3, #14
 80022de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80022e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e4:	4619      	mov	r1, r3
 80022e6:	4824      	ldr	r0, [pc, #144]	@ (8002378 <BSP_LCD_MspInit+0x194>)
 80022e8:	f001 fd1a 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80022ec:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80022f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f6:	4619      	mov	r1, r3
 80022f8:	4820      	ldr	r0, [pc, #128]	@ (800237c <BSP_LCD_MspInit+0x198>)
 80022fa:	f001 fd11 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80022fe:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002302:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002304:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002308:	4619      	mov	r1, r3
 800230a:	481d      	ldr	r0, [pc, #116]	@ (8002380 <BSP_LCD_MspInit+0x19c>)
 800230c:	f001 fd08 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002310:	2348      	movs	r3, #72	@ 0x48
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002318:	4619      	mov	r1, r3
 800231a:	481a      	ldr	r0, [pc, #104]	@ (8002384 <BSP_LCD_MspInit+0x1a0>)
 800231c:	f001 fd00 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002320:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800232a:	4619      	mov	r1, r3
 800232c:	4816      	ldr	r0, [pc, #88]	@ (8002388 <BSP_LCD_MspInit+0x1a4>)
 800232e:	f001 fcf7 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002332:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002336:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002338:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800233c:	4619      	mov	r1, r3
 800233e:	4813      	ldr	r0, [pc, #76]	@ (800238c <BSP_LCD_MspInit+0x1a8>)
 8002340:	f001 fcee 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002344:	2303      	movs	r3, #3
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002348:	2309      	movs	r3, #9
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800234c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002350:	4619      	mov	r1, r3
 8002352:	480a      	ldr	r0, [pc, #40]	@ (800237c <BSP_LCD_MspInit+0x198>)
 8002354:	f001 fce4 	bl	8003d20 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002358:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800235e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002362:	4619      	mov	r1, r3
 8002364:	4809      	ldr	r0, [pc, #36]	@ (800238c <BSP_LCD_MspInit+0x1a8>)
 8002366:	f001 fcdb 	bl	8003d20 <HAL_GPIO_Init>
}
 800236a:	bf00      	nop
 800236c:	3738      	adds	r7, #56	@ 0x38
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40023800 	.word	0x40023800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021400 	.word	0x40021400
 800238c:	40021800 	.word	0x40021800

08002390 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002390:	b5b0      	push	{r4, r5, r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	603a      	str	r2, [r7, #0]
 800239a:	80fb      	strh	r3, [r7, #6]
 800239c:	460b      	mov	r3, r1
 800239e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <BSP_LCD_DrawPixel+0x44>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a0c      	ldr	r2, [pc, #48]	@ (80023d8 <BSP_LCD_DrawPixel+0x48>)
 80023a6:	2134      	movs	r1, #52	@ 0x34
 80023a8:	fb01 f303 	mul.w	r3, r1, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	335c      	adds	r3, #92	@ 0x5c
 80023b0:	681c      	ldr	r4, [r3, #0]
 80023b2:	88bd      	ldrh	r5, [r7, #4]
 80023b4:	f7ff fd04 	bl	8001dc0 <BSP_LCD_GetXSize>
 80023b8:	4603      	mov	r3, r0
 80023ba:	fb03 f205 	mul.w	r2, r3, r5
 80023be:	88fb      	ldrh	r3, [r7, #6]
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4423      	add	r3, r4
 80023c6:	461a      	mov	r2, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6013      	str	r3, [r2, #0]
}
 80023cc:	bf00      	nop
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bdb0      	pop	{r4, r5, r7, pc}
 80023d4:	20000844 	.word	0x20000844
 80023d8:	2000072c 	.word	0x2000072c

080023dc <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	603a      	str	r2, [r7, #0]
 80023e6:	80fb      	strh	r3, [r7, #6]
 80023e8:	460b      	mov	r3, r1
 80023ea:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80023ec:	2300      	movs	r3, #0
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80023f8:	4b53      	ldr	r3, [pc, #332]	@ (8002548 <DrawChar+0x16c>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4953      	ldr	r1, [pc, #332]	@ (800254c <DrawChar+0x170>)
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	3308      	adds	r3, #8
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	88db      	ldrh	r3, [r3, #6]
 800240e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002410:	4b4d      	ldr	r3, [pc, #308]	@ (8002548 <DrawChar+0x16c>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	494d      	ldr	r1, [pc, #308]	@ (800254c <DrawChar+0x170>)
 8002416:	4613      	mov	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	440b      	add	r3, r1
 8002420:	3308      	adds	r3, #8
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	889b      	ldrh	r3, [r3, #4]
 8002426:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002428:	8a3b      	ldrh	r3, [r7, #16]
 800242a:	3307      	adds	r3, #7
 800242c:	2b00      	cmp	r3, #0
 800242e:	da00      	bge.n	8002432 <DrawChar+0x56>
 8002430:	3307      	adds	r3, #7
 8002432:	10db      	asrs	r3, r3, #3
 8002434:	b2db      	uxtb	r3, r3
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	b2da      	uxtb	r2, r3
 800243a:	8a3b      	ldrh	r3, [r7, #16]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
 8002446:	e076      	b.n	8002536 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002448:	8a3b      	ldrh	r3, [r7, #16]
 800244a:	3307      	adds	r3, #7
 800244c:	2b00      	cmp	r3, #0
 800244e:	da00      	bge.n	8002452 <DrawChar+0x76>
 8002450:	3307      	adds	r3, #7
 8002452:	10db      	asrs	r3, r3, #3
 8002454:	461a      	mov	r2, r3
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fb02 f303 	mul.w	r3, r2, r3
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	4413      	add	r3, r2
 8002460:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8002462:	8a3b      	ldrh	r3, [r7, #16]
 8002464:	3307      	adds	r3, #7
 8002466:	2b00      	cmp	r3, #0
 8002468:	da00      	bge.n	800246c <DrawChar+0x90>
 800246a:	3307      	adds	r3, #7
 800246c:	10db      	asrs	r3, r3, #3
 800246e:	2b01      	cmp	r3, #1
 8002470:	d002      	beq.n	8002478 <DrawChar+0x9c>
 8002472:	2b02      	cmp	r3, #2
 8002474:	d004      	beq.n	8002480 <DrawChar+0xa4>
 8002476:	e00c      	b.n	8002492 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	617b      	str	r3, [r7, #20]
        break;
 800247e:	e016      	b.n	80024ae <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	3201      	adds	r2, #1
 800248a:	7812      	ldrb	r2, [r2, #0]
 800248c:	4313      	orrs	r3, r2
 800248e:	617b      	str	r3, [r7, #20]
        break;
 8002490:	e00d      	b.n	80024ae <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	041a      	lsls	r2, r3, #16
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	3301      	adds	r3, #1
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	4313      	orrs	r3, r2
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	3202      	adds	r2, #2
 80024a6:	7812      	ldrb	r2, [r2, #0]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]
        break;
 80024ac:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80024ae:	2300      	movs	r3, #0
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	e036      	b.n	8002522 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 80024b4:	8a3a      	ldrh	r2, [r7, #16]
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	1ad2      	subs	r2, r2, r3
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	4413      	add	r3, r2
 80024be:	3b01      	subs	r3, #1
 80024c0:	2201      	movs	r2, #1
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	461a      	mov	r2, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d012      	beq.n	80024f6 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	88fb      	ldrh	r3, [r7, #6]
 80024d6:	4413      	add	r3, r2
 80024d8:	b298      	uxth	r0, r3
 80024da:	4b1b      	ldr	r3, [pc, #108]	@ (8002548 <DrawChar+0x16c>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	491b      	ldr	r1, [pc, #108]	@ (800254c <DrawChar+0x170>)
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	88bb      	ldrh	r3, [r7, #4]
 80024ee:	4619      	mov	r1, r3
 80024f0:	f7ff ff4e 	bl	8002390 <BSP_LCD_DrawPixel>
 80024f4:	e012      	b.n	800251c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	4413      	add	r3, r2
 80024fe:	b298      	uxth	r0, r3
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <DrawChar+0x16c>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4911      	ldr	r1, [pc, #68]	@ (800254c <DrawChar+0x170>)
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	3304      	adds	r3, #4
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	88bb      	ldrh	r3, [r7, #4]
 8002516:	4619      	mov	r1, r3
 8002518:	f7ff ff3a 	bl	8002390 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	3301      	adds	r3, #1
 8002520:	61bb      	str	r3, [r7, #24]
 8002522:	8a3b      	ldrh	r3, [r7, #16]
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	429a      	cmp	r2, r3
 8002528:	d3c4      	bcc.n	80024b4 <DrawChar+0xd8>
      }
    }
    Ypos++;
 800252a:	88bb      	ldrh	r3, [r7, #4]
 800252c:	3301      	adds	r3, #1
 800252e:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	3301      	adds	r3, #1
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	8a7b      	ldrh	r3, [r7, #18]
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	429a      	cmp	r2, r3
 800253c:	d384      	bcc.n	8002448 <DrawChar+0x6c>
  }
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	3720      	adds	r7, #32
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000844 	.word	0x20000844
 800254c:	20000848 	.word	0x20000848

08002550 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af02      	add	r7, sp, #8
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800255e:	4b16      	ldr	r3, [pc, #88]	@ (80025b8 <FillBuffer+0x68>)
 8002560:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002564:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002566:	4b14      	ldr	r3, [pc, #80]	@ (80025b8 <FillBuffer+0x68>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 800256c:	4a12      	ldr	r2, [pc, #72]	@ (80025b8 <FillBuffer+0x68>)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8002572:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <FillBuffer+0x68>)
 8002574:	4a11      	ldr	r2, [pc, #68]	@ (80025bc <FillBuffer+0x6c>)
 8002576:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8002578:	480f      	ldr	r0, [pc, #60]	@ (80025b8 <FillBuffer+0x68>)
 800257a:	f001 f945 	bl	8003808 <HAL_DMA2D_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d115      	bne.n	80025b0 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8002584:	68f9      	ldr	r1, [r7, #12]
 8002586:	480c      	ldr	r0, [pc, #48]	@ (80025b8 <FillBuffer+0x68>)
 8002588:	f001 fa9c 	bl	8003ac4 <HAL_DMA2D_ConfigLayer>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10e      	bne.n	80025b0 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	69f9      	ldr	r1, [r7, #28]
 800259c:	4806      	ldr	r0, [pc, #24]	@ (80025b8 <FillBuffer+0x68>)
 800259e:	f001 f97c 	bl	800389a <HAL_DMA2D_Start>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d103      	bne.n	80025b0 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80025a8:	210a      	movs	r1, #10
 80025aa:	4803      	ldr	r0, [pc, #12]	@ (80025b8 <FillBuffer+0x68>)
 80025ac:	f001 f9a0 	bl	80038f0 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	200007d4 	.word	0x200007d4
 80025bc:	4002b000 	.word	0x4002b000

080025c0 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80025c4:	4b29      	ldr	r3, [pc, #164]	@ (800266c <BSP_SDRAM_Init+0xac>)
 80025c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002670 <BSP_SDRAM_Init+0xb0>)
 80025c8:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80025ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025cc:	2202      	movs	r2, #2
 80025ce:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80025d0:	4b28      	ldr	r3, [pc, #160]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025d2:	2207      	movs	r2, #7
 80025d4:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80025d6:	4b27      	ldr	r3, [pc, #156]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025d8:	2204      	movs	r2, #4
 80025da:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80025dc:	4b25      	ldr	r3, [pc, #148]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025de:	2207      	movs	r2, #7
 80025e0:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80025e2:	4b24      	ldr	r3, [pc, #144]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025e4:	2202      	movs	r2, #2
 80025e6:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80025e8:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025ea:	2202      	movs	r2, #2
 80025ec:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80025ee:	4b21      	ldr	r3, [pc, #132]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 80025f0:	2202      	movs	r2, #2
 80025f2:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80025f4:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <BSP_SDRAM_Init+0xac>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80025fa:	4b1c      	ldr	r3, [pc, #112]	@ (800266c <BSP_SDRAM_Init+0xac>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002600:	4b1a      	ldr	r3, [pc, #104]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002602:	2204      	movs	r2, #4
 8002604:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002606:	4b19      	ldr	r3, [pc, #100]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002608:	2210      	movs	r2, #16
 800260a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800260c:	4b17      	ldr	r3, [pc, #92]	@ (800266c <BSP_SDRAM_Init+0xac>)
 800260e:	2240      	movs	r2, #64	@ 0x40
 8002610:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002612:	4b16      	ldr	r3, [pc, #88]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002614:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002618:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800261a:	4b14      	ldr	r3, [pc, #80]	@ (800266c <BSP_SDRAM_Init+0xac>)
 800261c:	2200      	movs	r2, #0
 800261e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002620:	4b12      	ldr	r3, [pc, #72]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002622:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002626:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002628:	4b10      	ldr	r3, [pc, #64]	@ (800266c <BSP_SDRAM_Init+0xac>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800262e:	4b0f      	ldr	r3, [pc, #60]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002630:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002634:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002636:	2100      	movs	r1, #0
 8002638:	480c      	ldr	r0, [pc, #48]	@ (800266c <BSP_SDRAM_Init+0xac>)
 800263a:	f000 f87f 	bl	800273c <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800263e:	490d      	ldr	r1, [pc, #52]	@ (8002674 <BSP_SDRAM_Init+0xb4>)
 8002640:	480a      	ldr	r0, [pc, #40]	@ (800266c <BSP_SDRAM_Init+0xac>)
 8002642:	f004 fb09 	bl	8006c58 <HAL_SDRAM_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800264c:	4b0a      	ldr	r3, [pc, #40]	@ (8002678 <BSP_SDRAM_Init+0xb8>)
 800264e:	2201      	movs	r2, #1
 8002650:	701a      	strb	r2, [r3, #0]
 8002652:	e002      	b.n	800265a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <BSP_SDRAM_Init+0xb8>)
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800265a:	f240 506a 	movw	r0, #1386	@ 0x56a
 800265e:	f000 f80d 	bl	800267c <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <BSP_SDRAM_Init+0xb8>)
 8002664:	781b      	ldrb	r3, [r3, #0]
}
 8002666:	4618      	mov	r0, r3
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000864 	.word	0x20000864
 8002670:	a0000140 	.word	0xa0000140
 8002674:	20000898 	.word	0x20000898
 8002678:	20000048 	.word	0x20000048

0800267c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002688:	4b2a      	ldr	r3, [pc, #168]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800268e:	4b29      	ldr	r3, [pc, #164]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002690:	2208      	movs	r2, #8
 8002692:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002694:	4b27      	ldr	r3, [pc, #156]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002696:	2201      	movs	r2, #1
 8002698:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800269a:	4b26      	ldr	r3, [pc, #152]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800269c:	2200      	movs	r2, #0
 800269e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80026a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026a4:	4923      	ldr	r1, [pc, #140]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026a6:	4824      	ldr	r0, [pc, #144]	@ (8002738 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026a8:	f004 fb0a 	bl	8006cc0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80026ac:	2001      	movs	r0, #1
 80026ae:	f000 f9c3 	bl	8002a38 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80026b2:	4b20      	ldr	r3, [pc, #128]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026b4:	2202      	movs	r2, #2
 80026b6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80026b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026ba:	2208      	movs	r2, #8
 80026bc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80026be:	4b1d      	ldr	r3, [pc, #116]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80026ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026ce:	4919      	ldr	r1, [pc, #100]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026d0:	4819      	ldr	r0, [pc, #100]	@ (8002738 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026d2:	f004 faf5 	bl	8006cc0 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80026d6:	4b17      	ldr	r3, [pc, #92]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026d8:	2203      	movs	r2, #3
 80026da:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80026dc:	4b15      	ldr	r3, [pc, #84]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026de:	2208      	movs	r2, #8
 80026e0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80026e2:	4b14      	ldr	r3, [pc, #80]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026e4:	2204      	movs	r2, #4
 80026e6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80026e8:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80026ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026f2:	4910      	ldr	r1, [pc, #64]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026f4:	4810      	ldr	r0, [pc, #64]	@ (8002738 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026f6:	f004 fae3 	bl	8006cc0 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80026fa:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80026fe:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002700:	4b0c      	ldr	r3, [pc, #48]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002702:	2204      	movs	r2, #4
 8002704:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002706:	4b0b      	ldr	r3, [pc, #44]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002708:	2208      	movs	r2, #8
 800270a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800270c:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800270e:	2201      	movs	r2, #1
 8002710:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a07      	ldr	r2, [pc, #28]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002716:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002718:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800271c:	4905      	ldr	r1, [pc, #20]	@ (8002734 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800271e:	4806      	ldr	r0, [pc, #24]	@ (8002738 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002720:	f004 face 	bl	8006cc0 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	4804      	ldr	r0, [pc, #16]	@ (8002738 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002728:	f004 faff 	bl	8006d2a <HAL_SDRAM_ProgramRefreshRate>
}
 800272c:	bf00      	nop
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	200008b4 	.word	0x200008b4
 8002738:	20000864 	.word	0x20000864

0800273c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b090      	sub	sp, #64	@ 0x40
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80ec 	beq.w	8002926 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002752:	4b77      	ldr	r3, [pc, #476]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002756:	4a76      	ldr	r2, [pc, #472]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6393      	str	r3, [r2, #56]	@ 0x38
 800275e:	4b74      	ldr	r3, [pc, #464]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002768:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
 800276e:	4b70      	ldr	r3, [pc, #448]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a6f      	ldr	r2, [pc, #444]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002774:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b6d      	ldr	r3, [pc, #436]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	623b      	str	r3, [r7, #32]
 800278a:	4b69      	ldr	r3, [pc, #420]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a68      	ldr	r2, [pc, #416]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002790:	f043 0302 	orr.w	r3, r3, #2
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b66      	ldr	r3, [pc, #408]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	623b      	str	r3, [r7, #32]
 80027a0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
 80027a6:	4b62      	ldr	r3, [pc, #392]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	4a61      	ldr	r2, [pc, #388]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	61fb      	str	r3, [r7, #28]
 80027bc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
 80027c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a5a      	ldr	r2, [pc, #360]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027c8:	f043 0308 	orr.w	r3, r3, #8
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b58      	ldr	r3, [pc, #352]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0308 	and.w	r3, r3, #8
 80027d6:	61bb      	str	r3, [r7, #24]
 80027d8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	4b54      	ldr	r3, [pc, #336]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	4a53      	ldr	r2, [pc, #332]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027e4:	f043 0310 	orr.w	r3, r3, #16
 80027e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ea:	4b51      	ldr	r3, [pc, #324]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	617b      	str	r3, [r7, #20]
 80027f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	4b4d      	ldr	r3, [pc, #308]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002800:	f043 0320 	orr.w	r3, r3, #32
 8002804:	6313      	str	r3, [r2, #48]	@ 0x30
 8002806:	4b4a      	ldr	r3, [pc, #296]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	4b46      	ldr	r3, [pc, #280]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a45      	ldr	r2, [pc, #276]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 800281c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b43      	ldr	r3, [pc, #268]	@ (8002930 <BSP_SDRAM_MspInit+0x1f4>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800282e:	2302      	movs	r3, #2
 8002830:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002832:	2302      	movs	r3, #2
 8002834:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800283a:	230c      	movs	r3, #12
 800283c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800283e:	2360      	movs	r3, #96	@ 0x60
 8002840:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002842:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002846:	4619      	mov	r1, r3
 8002848:	483a      	ldr	r0, [pc, #232]	@ (8002934 <BSP_SDRAM_MspInit+0x1f8>)
 800284a:	f001 fa69 	bl	8003d20 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 800284e:	2301      	movs	r3, #1
 8002850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002852:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002856:	4619      	mov	r1, r3
 8002858:	4837      	ldr	r0, [pc, #220]	@ (8002938 <BSP_SDRAM_MspInit+0x1fc>)
 800285a:	f001 fa61 	bl	8003d20 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800285e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002862:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002864:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002868:	4619      	mov	r1, r3
 800286a:	4834      	ldr	r0, [pc, #208]	@ (800293c <BSP_SDRAM_MspInit+0x200>)
 800286c:	f001 fa58 	bl	8003d20 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002870:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002874:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002876:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800287a:	4619      	mov	r1, r3
 800287c:	4830      	ldr	r0, [pc, #192]	@ (8002940 <BSP_SDRAM_MspInit+0x204>)
 800287e:	f001 fa4f 	bl	8003d20 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8002882:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002888:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800288c:	4619      	mov	r1, r3
 800288e:	482d      	ldr	r0, [pc, #180]	@ (8002944 <BSP_SDRAM_MspInit+0x208>)
 8002890:	f001 fa46 	bl	8003d20 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002894:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002898:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800289a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800289e:	4619      	mov	r1, r3
 80028a0:	4829      	ldr	r0, [pc, #164]	@ (8002948 <BSP_SDRAM_MspInit+0x20c>)
 80028a2:	f001 fa3d 	bl	8003d20 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80028a6:	4b29      	ldr	r3, [pc, #164]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80028ac:	4b27      	ldr	r3, [pc, #156]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028ae:	2280      	movs	r2, #128	@ 0x80
 80028b0:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80028b2:	4b26      	ldr	r3, [pc, #152]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028b8:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80028ba:	4b24      	ldr	r3, [pc, #144]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028c0:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028c2:	4b22      	ldr	r3, [pc, #136]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80028c8:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80028ca:	4b20      	ldr	r3, [pc, #128]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028cc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028d0:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 80028d2:	4b1e      	ldr	r3, [pc, #120]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80028d8:	4b1c      	ldr	r3, [pc, #112]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80028de:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80028e0:	4b1a      	ldr	r3, [pc, #104]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80028e6:	4b19      	ldr	r3, [pc, #100]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028e8:	2203      	movs	r2, #3
 80028ea:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80028ec:	4b17      	ldr	r3, [pc, #92]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80028f2:	4b16      	ldr	r3, [pc, #88]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80028f8:	4b14      	ldr	r3, [pc, #80]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 80028fa:	4a15      	ldr	r2, [pc, #84]	@ (8002950 <BSP_SDRAM_MspInit+0x214>)
 80028fc:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a12      	ldr	r2, [pc, #72]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 8002902:	631a      	str	r2, [r3, #48]	@ 0x30
 8002904:	4a11      	ldr	r2, [pc, #68]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 800290a:	4810      	ldr	r0, [pc, #64]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 800290c:	f000 fc5c 	bl	80031c8 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8002910:	480e      	ldr	r0, [pc, #56]	@ (800294c <BSP_SDRAM_MspInit+0x210>)
 8002912:	f000 fbab 	bl	800306c <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002916:	2200      	movs	r2, #0
 8002918:	210f      	movs	r1, #15
 800291a:	2038      	movs	r0, #56	@ 0x38
 800291c:	f000 f98b 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002920:	2038      	movs	r0, #56	@ 0x38
 8002922:	f000 f9a4 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002926:	bf00      	nop
 8002928:	3740      	adds	r7, #64	@ 0x40
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800
 8002934:	40020400 	.word	0x40020400
 8002938:	40020800 	.word	0x40020800
 800293c:	40020c00 	.word	0x40020c00
 8002940:	40021000 	.word	0x40021000
 8002944:	40021400 	.word	0x40021400
 8002948:	40021800 	.word	0x40021800
 800294c:	200008c4 	.word	0x200008c4
 8002950:	40026410 	.word	0x40026410

08002954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002958:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <HAL_Init+0x40>)
 800295e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002962:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002964:	4b0b      	ldr	r3, [pc, #44]	@ (8002994 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <HAL_Init+0x40>)
 800296a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800296e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <HAL_Init+0x40>)
 8002976:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297c:	2003      	movs	r0, #3
 800297e:	f000 f94f 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002982:	2000      	movs	r0, #0
 8002984:	f000 f808 	bl	8002998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002988:	f7fe fa14 	bl	8000db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023c00 	.word	0x40023c00

08002998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a0:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_InitTick+0x54>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <HAL_InitTick+0x58>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4619      	mov	r1, r3
 80029aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80029b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f967 	bl	8002c8a <HAL_SYSTICK_Config>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00e      	b.n	80029e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b0f      	cmp	r3, #15
 80029ca:	d80a      	bhi.n	80029e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029cc:	2200      	movs	r2, #0
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80029d4:	f000 f92f 	bl	8002c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <HAL_InitTick+0x5c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000038 	.word	0x20000038
 80029f0:	20000050 	.word	0x20000050
 80029f4:	2000004c 	.word	0x2000004c

080029f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <HAL_IncTick+0x20>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4413      	add	r3, r2
 8002a08:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a0a:	6013      	str	r3, [r2, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20000050 	.word	0x20000050
 8002a1c:	20000924 	.word	0x20000924

08002a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return uwTick;
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <HAL_GetTick+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000924 	.word	0x20000924

08002a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff ffee 	bl	8002a20 <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a50:	d005      	beq.n	8002a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_Delay+0x44>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a5e:	bf00      	nop
 8002a60:	f7ff ffde 	bl	8002a20 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d8f7      	bhi.n	8002a60 <HAL_Delay+0x28>
  {
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000050 	.word	0x20000050

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	@ (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	@ (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	@ (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	@ 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
         );
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	@ 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bec:	d301      	bcc.n	8002bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <SysTick_Config+0x40>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c00:	f7ff ff8e 	bl	8002b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c04:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <SysTick_Config+0x40>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0a:	4b04      	ldr	r3, [pc, #16]	@ (8002c1c <SysTick_Config+0x40>)
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	e000e010 	.word	0xe000e010

08002c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ff29 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c48:	f7ff ff3e 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	68b9      	ldr	r1, [r7, #8]
 8002c52:	6978      	ldr	r0, [r7, #20]
 8002c54:	f7ff ff8e 	bl	8002b74 <NVIC_EncodePriority>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff5d 	bl	8002b20 <__NVIC_SetPriority>
}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff ff31 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ffa2 	bl	8002bdc <SysTick_Config>
 8002c98:	4603      	mov	r3, r0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e014      	b.n	8002cde <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	791b      	ldrb	r3, [r3, #4]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d105      	bne.n	8002cca <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7fe f89d 	bl	8000e04 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0a2      	b.n	8002e46 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	795b      	ldrb	r3, [r3, #5]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_DAC_Start_DMA+0x24>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e09c      	b.n	8002e46 <HAL_DAC_Start_DMA+0x15e>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2202      	movs	r2, #2
 8002d16:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d129      	bne.n	8002d72 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	4a4b      	ldr	r2, [pc, #300]	@ (8002e50 <HAL_DAC_Start_DMA+0x168>)
 8002d24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002e54 <HAL_DAC_Start_DMA+0x16c>)
 8002d2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4a49      	ldr	r2, [pc, #292]	@ (8002e58 <HAL_DAC_Start_DMA+0x170>)
 8002d34:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d44:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d003      	beq.n	8002d54 <HAL_DAC_Start_DMA+0x6c>
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d005      	beq.n	8002d5e <HAL_DAC_Start_DMA+0x76>
 8002d52:	e009      	b.n	8002d68 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3308      	adds	r3, #8
 8002d5a:	613b      	str	r3, [r7, #16]
        break;
 8002d5c:	e033      	b.n	8002dc6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	330c      	adds	r3, #12
 8002d64:	613b      	str	r3, [r7, #16]
        break;
 8002d66:	e02e      	b.n	8002dc6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3310      	adds	r3, #16
 8002d6e:	613b      	str	r3, [r7, #16]
        break;
 8002d70:	e029      	b.n	8002dc6 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	4a39      	ldr	r2, [pc, #228]	@ (8002e5c <HAL_DAC_Start_DMA+0x174>)
 8002d78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	4a38      	ldr	r2, [pc, #224]	@ (8002e60 <HAL_DAC_Start_DMA+0x178>)
 8002d80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	4a37      	ldr	r2, [pc, #220]	@ (8002e64 <HAL_DAC_Start_DMA+0x17c>)
 8002d88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d98:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_DAC_Start_DMA+0xc0>
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	d005      	beq.n	8002db2 <HAL_DAC_Start_DMA+0xca>
 8002da6:	e009      	b.n	8002dbc <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3314      	adds	r3, #20
 8002dae:	613b      	str	r3, [r7, #16]
        break;
 8002db0:	e009      	b.n	8002dc6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	3318      	adds	r3, #24
 8002db8:	613b      	str	r3, [r7, #16]
        break;
 8002dba:	e004      	b.n	8002dc6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	331c      	adds	r3, #28
 8002dc2:	613b      	str	r3, [r7, #16]
        break;
 8002dc4:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d111      	bne.n	8002df0 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002dda:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6898      	ldr	r0, [r3, #8]
 8002de0:	6879      	ldr	r1, [r7, #4]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	f000 fa4d 	bl	8003284 <HAL_DMA_Start_IT>
 8002dea:	4603      	mov	r3, r0
 8002dec:	75fb      	strb	r3, [r7, #23]
 8002dee:	e010      	b.n	8002e12 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002dfe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68d8      	ldr	r0, [r3, #12]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	f000 fa3b 	bl	8003284 <HAL_DMA_Start_IT>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6819      	ldr	r1, [r3, #0]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0310 	and.w	r3, r3, #16
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	e005      	b.n	8002e44 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	f043 0204 	orr.w	r2, r3, #4
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	08002f57 	.word	0x08002f57
 8002e54:	08002f79 	.word	0x08002f79
 8002e58:	08002f95 	.word	0x08002f95
 8002e5c:	08002fff 	.word	0x08002fff
 8002e60:	08003021 	.word	0x08003021
 8002e64:	0800303d 	.word	0x0800303d

08002e68 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b089      	sub	sp, #36	@ 0x24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <HAL_DAC_ConfigChannel+0x1c>
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e042      	b.n	8002f4a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	795b      	ldrb	r3, [r3, #5]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_DAC_ConfigChannel+0x2c>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e03c      	b.n	8002f4a <HAL_DAC_ConfigChannel+0xa6>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f003 0310 	and.w	r3, r3, #16
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6819      	ldr	r1, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f003 0310 	and.w	r3, r3, #16
 8002f2c:	22c0      	movs	r2, #192	@ 0xc0
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	400a      	ands	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002f48:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3724      	adds	r7, #36	@ 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b084      	sub	sp, #16
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f62:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7ff ff7f 	bl	8002e68 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	711a      	strb	r2, [r3, #4]
}
 8002f70:	bf00      	nop
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f84:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f7ff ff78 	bl	8002e7c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002f8c:	bf00      	nop
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	f043 0204 	orr.w	r2, r3, #4
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f7ff ff6e 	bl	8002e90 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	711a      	strb	r2, [r3, #4]
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b084      	sub	sp, #16
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800300a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f7ff ffd8 	bl	8002fc2 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2201      	movs	r2, #1
 8003016:	711a      	strb	r2, [r3, #4]
}
 8003018:	bf00      	nop
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f7ff ffd1 	bl	8002fd6 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003034:	bf00      	nop
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003048:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f043 0204 	orr.w	r2, r3, #4
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f7ff ffc7 	bl	8002fea <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2201      	movs	r2, #1
 8003060:	711a      	strb	r2, [r3, #4]
}
 8003062:	bf00      	nop
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003074:	2300      	movs	r3, #0
 8003076:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003078:	f7ff fcd2 	bl	8002a20 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e099      	b.n	80031bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 0201 	bic.w	r2, r2, #1
 80030a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030a8:	e00f      	b.n	80030ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030aa:	f7ff fcb9 	bl	8002a20 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b05      	cmp	r3, #5
 80030b6:	d908      	bls.n	80030ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2220      	movs	r2, #32
 80030bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2203      	movs	r2, #3
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e078      	b.n	80031bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1e8      	bne.n	80030aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	4b38      	ldr	r3, [pc, #224]	@ (80031c4 <HAL_DMA_Init+0x158>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003102:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800310e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003120:	2b04      	cmp	r3, #4
 8003122:	d107      	bne.n	8003134 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312c:	4313      	orrs	r3, r2
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	4313      	orrs	r3, r2
 8003132:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f023 0307 	bic.w	r3, r3, #7
 800314a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	4313      	orrs	r3, r2
 8003154:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	2b04      	cmp	r3, #4
 800315c:	d117      	bne.n	800318e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4313      	orrs	r3, r2
 8003166:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00e      	beq.n	800318e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 facd 	bl	8003710 <DMA_CheckFifoParam>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d008      	beq.n	800318e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2240      	movs	r2, #64	@ 0x40
 8003180:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800318a:	2301      	movs	r3, #1
 800318c:	e016      	b.n	80031bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 fa84 	bl	80036a4 <DMA_CalcBaseAndBitshift>
 800319c:	4603      	mov	r3, r0
 800319e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a4:	223f      	movs	r2, #63	@ 0x3f
 80031a6:	409a      	lsls	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	f010803f 	.word	0xf010803f

080031c8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e050      	b.n	800327c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	e048      	b.n	800327c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2221      	movs	r2, #33	@ 0x21
 8003228:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 fa3a 	bl	80036a4 <DMA_CalcBaseAndBitshift>
 8003230:	4603      	mov	r3, r0
 8003232:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800325c:	223f      	movs	r2, #63	@ 0x3f
 800325e:	409a      	lsls	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_DMA_Start_IT+0x26>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e040      	b.n	800332c <HAL_DMA_Start_IT+0xa8>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d12f      	bne.n	800331e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2202      	movs	r2, #2
 80032c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	68b9      	ldr	r1, [r7, #8]
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f9b8 	bl	8003648 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	223f      	movs	r2, #63	@ 0x3f
 80032de:	409a      	lsls	r2, r3
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0216 	orr.w	r2, r2, #22
 80032f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d007      	beq.n	800330c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0208 	orr.w	r2, r2, #8
 800330a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	e005      	b.n	800332a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003326:	2302      	movs	r3, #2
 8003328:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800332a:	7dfb      	ldrb	r3, [r7, #23]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003340:	4b8e      	ldr	r3, [pc, #568]	@ (800357c <HAL_DMA_IRQHandler+0x248>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a8e      	ldr	r2, [pc, #568]	@ (8003580 <HAL_DMA_IRQHandler+0x24c>)
 8003346:	fba2 2303 	umull	r2, r3, r2, r3
 800334a:	0a9b      	lsrs	r3, r3, #10
 800334c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335e:	2208      	movs	r2, #8
 8003360:	409a      	lsls	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4013      	ands	r3, r2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d01a      	beq.n	80033a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b00      	cmp	r3, #0
 8003376:	d013      	beq.n	80033a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0204 	bic.w	r2, r2, #4
 8003386:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338c:	2208      	movs	r2, #8
 800338e:	409a      	lsls	r2, r3
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003398:	f043 0201 	orr.w	r2, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a4:	2201      	movs	r2, #1
 80033a6:	409a      	lsls	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4013      	ands	r3, r2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d012      	beq.n	80033d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00b      	beq.n	80033d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	2201      	movs	r2, #1
 80033c4:	409a      	lsls	r2, r3
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ce:	f043 0202 	orr.w	r2, r3, #2
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033da:	2204      	movs	r2, #4
 80033dc:	409a      	lsls	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4013      	ands	r3, r2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d012      	beq.n	800340c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00b      	beq.n	800340c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f8:	2204      	movs	r2, #4
 80033fa:	409a      	lsls	r2, r3
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003404:	f043 0204 	orr.w	r2, r3, #4
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003410:	2210      	movs	r2, #16
 8003412:	409a      	lsls	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d043      	beq.n	80034a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	2b00      	cmp	r3, #0
 8003428:	d03c      	beq.n	80034a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342e:	2210      	movs	r2, #16
 8003430:	409a      	lsls	r2, r3
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d018      	beq.n	8003476 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d108      	bne.n	8003464 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	2b00      	cmp	r3, #0
 8003458:	d024      	beq.n	80034a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	4798      	blx	r3
 8003462:	e01f      	b.n	80034a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01b      	beq.n	80034a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
 8003474:	e016      	b.n	80034a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d107      	bne.n	8003494 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0208 	bic.w	r2, r2, #8
 8003492:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a8:	2220      	movs	r2, #32
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 808f 	beq.w	80035d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0310 	and.w	r3, r3, #16
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 8087 	beq.w	80035d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	2220      	movs	r2, #32
 80034cc:	409a      	lsls	r2, r3
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b05      	cmp	r3, #5
 80034dc:	d136      	bne.n	800354c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0216 	bic.w	r2, r2, #22
 80034ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695a      	ldr	r2, [r3, #20]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d103      	bne.n	800350e <HAL_DMA_IRQHandler+0x1da>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800350a:	2b00      	cmp	r3, #0
 800350c:	d007      	beq.n	800351e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0208 	bic.w	r2, r2, #8
 800351c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003522:	223f      	movs	r2, #63	@ 0x3f
 8003524:	409a      	lsls	r2, r3
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800353e:	2b00      	cmp	r3, #0
 8003540:	d07e      	beq.n	8003640 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	4798      	blx	r3
        }
        return;
 800354a:	e079      	b.n	8003640 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d01d      	beq.n	8003596 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d10d      	bne.n	8003584 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356c:	2b00      	cmp	r3, #0
 800356e:	d031      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4798      	blx	r3
 8003578:	e02c      	b.n	80035d4 <HAL_DMA_IRQHandler+0x2a0>
 800357a:	bf00      	nop
 800357c:	20000038 	.word	0x20000038
 8003580:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003588:	2b00      	cmp	r3, #0
 800358a:	d023      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	4798      	blx	r3
 8003594:	e01e      	b.n	80035d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10f      	bne.n	80035c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0210 	bic.w	r2, r2, #16
 80035b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d032      	beq.n	8003642 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d022      	beq.n	800362e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2205      	movs	r2, #5
 80035ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	3301      	adds	r3, #1
 8003604:	60bb      	str	r3, [r7, #8]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	429a      	cmp	r2, r3
 800360a:	d307      	bcc.n	800361c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f2      	bne.n	8003600 <HAL_DMA_IRQHandler+0x2cc>
 800361a:	e000      	b.n	800361e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800361c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003632:	2b00      	cmp	r3, #0
 8003634:	d005      	beq.n	8003642 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	4798      	blx	r3
 800363e:	e000      	b.n	8003642 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003640:	bf00      	nop
    }
  }
}
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
 8003654:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003664:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b40      	cmp	r3, #64	@ 0x40
 8003674:	d108      	bne.n	8003688 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003686:	e007      	b.n	8003698 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	60da      	str	r2, [r3, #12]
}
 8003698:	bf00      	nop
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	3b10      	subs	r3, #16
 80036b4:	4a14      	ldr	r2, [pc, #80]	@ (8003708 <DMA_CalcBaseAndBitshift+0x64>)
 80036b6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ba:	091b      	lsrs	r3, r3, #4
 80036bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036be:	4a13      	ldr	r2, [pc, #76]	@ (800370c <DMA_CalcBaseAndBitshift+0x68>)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4413      	add	r3, r2
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b03      	cmp	r3, #3
 80036d0:	d909      	bls.n	80036e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036da:	f023 0303 	bic.w	r3, r3, #3
 80036de:	1d1a      	adds	r2, r3, #4
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80036e4:	e007      	b.n	80036f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036ee:	f023 0303 	bic.w	r3, r3, #3
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3714      	adds	r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	aaaaaaab 	.word	0xaaaaaaab
 800370c:	0800daa4 	.word	0x0800daa4

08003710 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003718:	2300      	movs	r3, #0
 800371a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003720:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d11f      	bne.n	800376a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	2b03      	cmp	r3, #3
 800372e:	d856      	bhi.n	80037de <DMA_CheckFifoParam+0xce>
 8003730:	a201      	add	r2, pc, #4	@ (adr r2, 8003738 <DMA_CheckFifoParam+0x28>)
 8003732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003736:	bf00      	nop
 8003738:	08003749 	.word	0x08003749
 800373c:	0800375b 	.word	0x0800375b
 8003740:	08003749 	.word	0x08003749
 8003744:	080037df 	.word	0x080037df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d046      	beq.n	80037e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003758:	e043      	b.n	80037e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003762:	d140      	bne.n	80037e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003768:	e03d      	b.n	80037e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003772:	d121      	bne.n	80037b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	2b03      	cmp	r3, #3
 8003778:	d837      	bhi.n	80037ea <DMA_CheckFifoParam+0xda>
 800377a:	a201      	add	r2, pc, #4	@ (adr r2, 8003780 <DMA_CheckFifoParam+0x70>)
 800377c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003780:	08003791 	.word	0x08003791
 8003784:	08003797 	.word	0x08003797
 8003788:	08003791 	.word	0x08003791
 800378c:	080037a9 	.word	0x080037a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      break;
 8003794:	e030      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d025      	beq.n	80037ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a6:	e022      	b.n	80037ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037b0:	d11f      	bne.n	80037f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037b6:	e01c      	b.n	80037f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d903      	bls.n	80037c6 <DMA_CheckFifoParam+0xb6>
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2b03      	cmp	r3, #3
 80037c2:	d003      	beq.n	80037cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037c4:	e018      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
      break;
 80037ca:	e015      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00e      	beq.n	80037f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
      break;
 80037dc:	e00b      	b.n	80037f6 <DMA_CheckFifoParam+0xe6>
      break;
 80037de:	bf00      	nop
 80037e0:	e00a      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;
 80037e2:	bf00      	nop
 80037e4:	e008      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;
 80037e6:	bf00      	nop
 80037e8:	e006      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;
 80037ea:	bf00      	nop
 80037ec:	e004      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;
 80037ee:	bf00      	nop
 80037f0:	e002      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80037f2:	bf00      	nop
 80037f4:	e000      	b.n	80037f8 <DMA_CheckFifoParam+0xe8>
      break;
 80037f6:	bf00      	nop
    }
  } 
  
  return status; 
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop

08003808 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e03b      	b.n	8003892 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fd fb62 	bl	8000ef8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003858:	f023 0107 	bic.w	r1, r3, #7
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003872:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	68d1      	ldr	r1, [r2, #12]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	430b      	orrs	r3, r1
 8003880:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b086      	sub	sp, #24
 800389e:	af02      	add	r7, sp, #8
 80038a0:	60f8      	str	r0, [r7, #12]
 80038a2:	60b9      	str	r1, [r7, #8]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_DMA2D_Start+0x1c>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e018      	b.n	80038e8 <HAL_DMA2D_Start+0x4e>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2202      	movs	r2, #2
 80038c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	68b9      	ldr	r1, [r7, #8]
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 f989 	bl	8003be8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f042 0201 	orr.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d056      	beq.n	80039ba <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800390c:	f7ff f888 	bl	8002a20 <HAL_GetTick>
 8003910:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003912:	e04b      	b.n	80039ac <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003922:	2b00      	cmp	r3, #0
 8003924:	d023      	beq.n	800396e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003934:	f043 0202 	orr.w	r2, r3, #2
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394a:	f043 0201 	orr.w	r2, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2221      	movs	r2, #33	@ 0x21
 8003958:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2204      	movs	r2, #4
 800395e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e0a5      	b.n	8003aba <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003974:	d01a      	beq.n	80039ac <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003976:	f7ff f853 	bl	8002a20 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	683a      	ldr	r2, [r7, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d302      	bcc.n	800398c <HAL_DMA2D_PollForTransfer+0x9c>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10f      	bne.n	80039ac <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	f043 0220 	orr.w	r2, r3, #32
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2203      	movs	r2, #3
 800399c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e086      	b.n	8003aba <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0ac      	beq.n	8003914 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69db      	ldr	r3, [r3, #28]
 80039c0:	f003 0320 	and.w	r3, r3, #32
 80039c4:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d061      	beq.n	8003aa0 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80039dc:	f7ff f820 	bl	8002a20 <HAL_GetTick>
 80039e0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80039e2:	e056      	b.n	8003a92 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d02e      	beq.n	8003a54 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f003 0308 	and.w	r3, r3, #8
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d005      	beq.n	8003a0c <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a04:	f043 0204 	orr.w	r2, r3, #4
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1a:	f043 0202 	orr.w	r2, r3, #2
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	f043 0201 	orr.w	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2229      	movs	r2, #41	@ 0x29
 8003a3e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2204      	movs	r2, #4
 8003a44:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e032      	b.n	8003aba <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a5a:	d01a      	beq.n	8003a92 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a5c:	f7fe ffe0 	bl	8002a20 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d302      	bcc.n	8003a72 <HAL_DMA2D_PollForTransfer+0x182>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10f      	bne.n	8003a92 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a76:	f043 0220 	orr.w	r2, r3, #32
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2203      	movs	r2, #3
 8003a82:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e013      	b.n	8003aba <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 0310 	and.w	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0a1      	beq.n	80039e4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2212      	movs	r2, #18
 8003aa6:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
	...

08003ac4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b087      	sub	sp, #28
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_DMA2D_ConfigLayer+0x20>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e079      	b.n	8003bd8 <HAL_DMA2D_ConfigLayer+0x114>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	3318      	adds	r3, #24
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	4413      	add	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003b0e:	4b35      	ldr	r3, [pc, #212]	@ (8003be4 <HAL_DMA2D_ConfigLayer+0x120>)
 8003b10:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b0a      	cmp	r3, #10
 8003b18:	d003      	beq.n	8003b22 <HAL_DMA2D_ConfigLayer+0x5e>
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b09      	cmp	r3, #9
 8003b20:	d107      	bne.n	8003b32 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	617b      	str	r3, [r7, #20]
 8003b30:	e005      	b.n	8003b3e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d120      	bne.n	8003b86 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	ea02 0103 	and.w	r1, r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b0a      	cmp	r3, #10
 8003b6c:	d003      	beq.n	8003b76 <HAL_DMA2D_ConfigLayer+0xb2>
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b09      	cmp	r3, #9
 8003b74:	d127      	bne.n	8003bc6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003b82:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b84:	e01f      	b.n	8003bc6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69da      	ldr	r2, [r3, #28]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	ea02 0103 	and.w	r1, r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	2b0a      	cmp	r3, #10
 8003bae:	d003      	beq.n	8003bb8 <HAL_DMA2D_ConfigLayer+0xf4>
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b09      	cmp	r3, #9
 8003bb6:	d106      	bne.n	8003bc6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003bc4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	371c      	adds	r7, #28
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	ff03000f 	.word	0xff03000f

08003be8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b08b      	sub	sp, #44	@ 0x2c
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfc:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	041a      	lsls	r2, r3, #16
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	431a      	orrs	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c20:	d174      	bne.n	8003d0c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003c28:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003c30:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003c38:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d108      	bne.n	8003c5a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	6a3b      	ldr	r3, [r7, #32]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c58:	e053      	b.n	8003d02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d106      	bne.n	8003c70 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6e:	e048      	b.n	8003d02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d111      	bne.n	8003c9c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	0cdb      	lsrs	r3, r3, #19
 8003c7c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	0a9b      	lsrs	r3, r3, #10
 8003c82:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	08db      	lsrs	r3, r3, #3
 8003c88:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	015a      	lsls	r2, r3, #5
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	02db      	lsls	r3, r3, #11
 8003c92:	4313      	orrs	r3, r2
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c9a:	e032      	b.n	8003d02 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d117      	bne.n	8003cd4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	0fdb      	lsrs	r3, r3, #31
 8003ca8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	0cdb      	lsrs	r3, r3, #19
 8003cae:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	0adb      	lsrs	r3, r3, #11
 8003cb4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	08db      	lsrs	r3, r3, #3
 8003cba:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	015a      	lsls	r2, r3, #5
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	029b      	lsls	r3, r3, #10
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	03db      	lsls	r3, r3, #15
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd2:	e016      	b.n	8003d02 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	0f1b      	lsrs	r3, r3, #28
 8003cd8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	0d1b      	lsrs	r3, r3, #20
 8003cde:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	0b1b      	lsrs	r3, r3, #12
 8003ce4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	011a      	lsls	r2, r3, #4
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	021b      	lsls	r3, r3, #8
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	031b      	lsls	r3, r3, #12
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d08:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003d0a:	e003      	b.n	8003d14 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	60da      	str	r2, [r3, #12]
}
 8003d14:	bf00      	nop
 8003d16:	372c      	adds	r7, #44	@ 0x2c
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b089      	sub	sp, #36	@ 0x24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	e177      	b.n	800402c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	f040 8166 	bne.w	8004026 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d005      	beq.n	8003d72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d130      	bne.n	8003dd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	43db      	mvns	r3, r3
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	4013      	ands	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003da8:	2201      	movs	r2, #1
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	091b      	lsrs	r3, r3, #4
 8003dbe:	f003 0201 	and.w	r2, r3, #1
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 0303 	and.w	r3, r3, #3
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d017      	beq.n	8003e10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	2203      	movs	r2, #3
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	4013      	ands	r3, r2
 8003df6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0303 	and.w	r3, r3, #3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d123      	bne.n	8003e64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	08da      	lsrs	r2, r3, #3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3208      	adds	r2, #8
 8003e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	220f      	movs	r2, #15
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	08da      	lsrs	r2, r3, #3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3208      	adds	r2, #8
 8003e5e:	69b9      	ldr	r1, [r7, #24]
 8003e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	2203      	movs	r2, #3
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	43db      	mvns	r3, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 0203 	and.w	r2, r3, #3
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 80c0 	beq.w	8004026 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	4b66      	ldr	r3, [pc, #408]	@ (8004044 <HAL_GPIO_Init+0x324>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	4a65      	ldr	r2, [pc, #404]	@ (8004044 <HAL_GPIO_Init+0x324>)
 8003eb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eb6:	4b63      	ldr	r3, [pc, #396]	@ (8004044 <HAL_GPIO_Init+0x324>)
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ec2:	4a61      	ldr	r2, [pc, #388]	@ (8004048 <HAL_GPIO_Init+0x328>)
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	089b      	lsrs	r3, r3, #2
 8003ec8:	3302      	adds	r3, #2
 8003eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	220f      	movs	r2, #15
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a58      	ldr	r2, [pc, #352]	@ (800404c <HAL_GPIO_Init+0x32c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d037      	beq.n	8003f5e <HAL_GPIO_Init+0x23e>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a57      	ldr	r2, [pc, #348]	@ (8004050 <HAL_GPIO_Init+0x330>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d031      	beq.n	8003f5a <HAL_GPIO_Init+0x23a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a56      	ldr	r2, [pc, #344]	@ (8004054 <HAL_GPIO_Init+0x334>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d02b      	beq.n	8003f56 <HAL_GPIO_Init+0x236>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a55      	ldr	r2, [pc, #340]	@ (8004058 <HAL_GPIO_Init+0x338>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d025      	beq.n	8003f52 <HAL_GPIO_Init+0x232>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a54      	ldr	r2, [pc, #336]	@ (800405c <HAL_GPIO_Init+0x33c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01f      	beq.n	8003f4e <HAL_GPIO_Init+0x22e>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a53      	ldr	r2, [pc, #332]	@ (8004060 <HAL_GPIO_Init+0x340>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d019      	beq.n	8003f4a <HAL_GPIO_Init+0x22a>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a52      	ldr	r2, [pc, #328]	@ (8004064 <HAL_GPIO_Init+0x344>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d013      	beq.n	8003f46 <HAL_GPIO_Init+0x226>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a51      	ldr	r2, [pc, #324]	@ (8004068 <HAL_GPIO_Init+0x348>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00d      	beq.n	8003f42 <HAL_GPIO_Init+0x222>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a50      	ldr	r2, [pc, #320]	@ (800406c <HAL_GPIO_Init+0x34c>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <HAL_GPIO_Init+0x21e>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a4f      	ldr	r2, [pc, #316]	@ (8004070 <HAL_GPIO_Init+0x350>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d101      	bne.n	8003f3a <HAL_GPIO_Init+0x21a>
 8003f36:	2309      	movs	r3, #9
 8003f38:	e012      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f3a:	230a      	movs	r3, #10
 8003f3c:	e010      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f3e:	2308      	movs	r3, #8
 8003f40:	e00e      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f42:	2307      	movs	r3, #7
 8003f44:	e00c      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f46:	2306      	movs	r3, #6
 8003f48:	e00a      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f4a:	2305      	movs	r3, #5
 8003f4c:	e008      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f4e:	2304      	movs	r3, #4
 8003f50:	e006      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f52:	2303      	movs	r3, #3
 8003f54:	e004      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f56:	2302      	movs	r3, #2
 8003f58:	e002      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e000      	b.n	8003f60 <HAL_GPIO_Init+0x240>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	69fa      	ldr	r2, [r7, #28]
 8003f62:	f002 0203 	and.w	r2, r2, #3
 8003f66:	0092      	lsls	r2, r2, #2
 8003f68:	4093      	lsls	r3, r2
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f70:	4935      	ldr	r1, [pc, #212]	@ (8004048 <HAL_GPIO_Init+0x328>)
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	089b      	lsrs	r3, r3, #2
 8003f76:	3302      	adds	r3, #2
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f7e:	4b3d      	ldr	r3, [pc, #244]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	43db      	mvns	r3, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fa2:	4a34      	ldr	r2, [pc, #208]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fa8:	4b32      	ldr	r3, [pc, #200]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fcc:	4a29      	ldr	r2, [pc, #164]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fd2:	4b28      	ldr	r3, [pc, #160]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004020:	4a14      	ldr	r2, [pc, #80]	@ (8004074 <HAL_GPIO_Init+0x354>)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	3301      	adds	r3, #1
 800402a:	61fb      	str	r3, [r7, #28]
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	2b0f      	cmp	r3, #15
 8004030:	f67f ae84 	bls.w	8003d3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	3724      	adds	r7, #36	@ 0x24
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800
 8004048:	40013800 	.word	0x40013800
 800404c:	40020000 	.word	0x40020000
 8004050:	40020400 	.word	0x40020400
 8004054:	40020800 	.word	0x40020800
 8004058:	40020c00 	.word	0x40020c00
 800405c:	40021000 	.word	0x40021000
 8004060:	40021400 	.word	0x40021400
 8004064:	40021800 	.word	0x40021800
 8004068:	40021c00 	.word	0x40021c00
 800406c:	40022000 	.word	0x40022000
 8004070:	40022400 	.word	0x40022400
 8004074:	40013c00 	.word	0x40013c00

08004078 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004078:	b480      	push	{r7}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004082:	2300      	movs	r3, #0
 8004084:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004086:	2300      	movs	r3, #0
 8004088:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800408a:	2300      	movs	r3, #0
 800408c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	e0d9      	b.n	8004248 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004094:	2201      	movs	r2, #1
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	4013      	ands	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	f040 80c9 	bne.w	8004242 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80040b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004260 <HAL_GPIO_DeInit+0x1e8>)
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	3302      	adds	r3, #2
 80040b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040bc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	220f      	movs	r2, #15
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	4013      	ands	r3, r2
 80040d0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a63      	ldr	r2, [pc, #396]	@ (8004264 <HAL_GPIO_DeInit+0x1ec>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d037      	beq.n	800414a <HAL_GPIO_DeInit+0xd2>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a62      	ldr	r2, [pc, #392]	@ (8004268 <HAL_GPIO_DeInit+0x1f0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d031      	beq.n	8004146 <HAL_GPIO_DeInit+0xce>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a61      	ldr	r2, [pc, #388]	@ (800426c <HAL_GPIO_DeInit+0x1f4>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d02b      	beq.n	8004142 <HAL_GPIO_DeInit+0xca>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a60      	ldr	r2, [pc, #384]	@ (8004270 <HAL_GPIO_DeInit+0x1f8>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d025      	beq.n	800413e <HAL_GPIO_DeInit+0xc6>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a5f      	ldr	r2, [pc, #380]	@ (8004274 <HAL_GPIO_DeInit+0x1fc>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01f      	beq.n	800413a <HAL_GPIO_DeInit+0xc2>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004278 <HAL_GPIO_DeInit+0x200>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d019      	beq.n	8004136 <HAL_GPIO_DeInit+0xbe>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a5d      	ldr	r2, [pc, #372]	@ (800427c <HAL_GPIO_DeInit+0x204>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <HAL_GPIO_DeInit+0xba>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a5c      	ldr	r2, [pc, #368]	@ (8004280 <HAL_GPIO_DeInit+0x208>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00d      	beq.n	800412e <HAL_GPIO_DeInit+0xb6>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a5b      	ldr	r2, [pc, #364]	@ (8004284 <HAL_GPIO_DeInit+0x20c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d007      	beq.n	800412a <HAL_GPIO_DeInit+0xb2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a5a      	ldr	r2, [pc, #360]	@ (8004288 <HAL_GPIO_DeInit+0x210>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d101      	bne.n	8004126 <HAL_GPIO_DeInit+0xae>
 8004122:	2309      	movs	r3, #9
 8004124:	e012      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 8004126:	230a      	movs	r3, #10
 8004128:	e010      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 800412a:	2308      	movs	r3, #8
 800412c:	e00e      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 800412e:	2307      	movs	r3, #7
 8004130:	e00c      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 8004132:	2306      	movs	r3, #6
 8004134:	e00a      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 8004136:	2305      	movs	r3, #5
 8004138:	e008      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 800413a:	2304      	movs	r3, #4
 800413c:	e006      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 800413e:	2303      	movs	r3, #3
 8004140:	e004      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 8004142:	2302      	movs	r3, #2
 8004144:	e002      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 8004146:	2301      	movs	r3, #1
 8004148:	e000      	b.n	800414c <HAL_GPIO_DeInit+0xd4>
 800414a:	2300      	movs	r3, #0
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	f002 0203 	and.w	r2, r2, #3
 8004152:	0092      	lsls	r2, r2, #2
 8004154:	4093      	lsls	r3, r2
 8004156:	68ba      	ldr	r2, [r7, #8]
 8004158:	429a      	cmp	r2, r3
 800415a:	d132      	bne.n	80041c2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800415c:	4b4b      	ldr	r3, [pc, #300]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	43db      	mvns	r3, r3
 8004164:	4949      	ldr	r1, [pc, #292]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 8004166:	4013      	ands	r3, r2
 8004168:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800416a:	4b48      	ldr	r3, [pc, #288]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	43db      	mvns	r3, r3
 8004172:	4946      	ldr	r1, [pc, #280]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 8004174:	4013      	ands	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004178:	4b44      	ldr	r3, [pc, #272]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43db      	mvns	r3, r3
 8004180:	4942      	ldr	r1, [pc, #264]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 8004182:	4013      	ands	r3, r2
 8004184:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004186:	4b41      	ldr	r3, [pc, #260]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	43db      	mvns	r3, r3
 800418e:	493f      	ldr	r1, [pc, #252]	@ (800428c <HAL_GPIO_DeInit+0x214>)
 8004190:	4013      	ands	r3, r2
 8004192:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	220f      	movs	r2, #15
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80041a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004260 <HAL_GPIO_DeInit+0x1e8>)
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	089b      	lsrs	r3, r3, #2
 80041aa:	3302      	adds	r3, #2
 80041ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	43da      	mvns	r2, r3
 80041b4:	482a      	ldr	r0, [pc, #168]	@ (8004260 <HAL_GPIO_DeInit+0x1e8>)
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	089b      	lsrs	r3, r3, #2
 80041ba:	400a      	ands	r2, r1
 80041bc:	3302      	adds	r3, #2
 80041be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	2103      	movs	r1, #3
 80041cc:	fa01 f303 	lsl.w	r3, r1, r3
 80041d0:	43db      	mvns	r3, r3
 80041d2:	401a      	ands	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	08da      	lsrs	r2, r3, #3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3208      	adds	r2, #8
 80041e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	220f      	movs	r2, #15
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43db      	mvns	r3, r3
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	08d2      	lsrs	r2, r2, #3
 80041f8:	4019      	ands	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3208      	adds	r2, #8
 80041fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	005b      	lsls	r3, r3, #1
 800420a:	2103      	movs	r1, #3
 800420c:	fa01 f303 	lsl.w	r3, r1, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	401a      	ands	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	2101      	movs	r1, #1
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	fa01 f303 	lsl.w	r3, r1, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	401a      	ands	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689a      	ldr	r2, [r3, #8]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	2103      	movs	r1, #3
 8004236:	fa01 f303 	lsl.w	r3, r1, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	401a      	ands	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	3301      	adds	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2b0f      	cmp	r3, #15
 800424c:	f67f af22 	bls.w	8004094 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop
 8004254:	371c      	adds	r7, #28
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	40013800 	.word	0x40013800
 8004264:	40020000 	.word	0x40020000
 8004268:	40020400 	.word	0x40020400
 800426c:	40020800 	.word	0x40020800
 8004270:	40020c00 	.word	0x40020c00
 8004274:	40021000 	.word	0x40021000
 8004278:	40021400 	.word	0x40021400
 800427c:	40021800 	.word	0x40021800
 8004280:	40021c00 	.word	0x40021c00
 8004284:	40022000 	.word	0x40022000
 8004288:	40022400 	.word	0x40022400
 800428c:	40013c00 	.word	0x40013c00

08004290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	460b      	mov	r3, r1
 800429a:	807b      	strh	r3, [r7, #2]
 800429c:	4613      	mov	r3, r2
 800429e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042a0:	787b      	ldrb	r3, [r7, #1]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042a6:	887a      	ldrh	r2, [r7, #2]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042ac:	e003      	b.n	80042b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042ae:	887b      	ldrh	r3, [r7, #2]
 80042b0:	041a      	lsls	r2, r3, #16
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	619a      	str	r2, [r3, #24]
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e12b      	b.n	800452e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d106      	bne.n	80042f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fc fe26 	bl	8000f3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2224      	movs	r2, #36	@ 0x24
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0201 	bic.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004316:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004326:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004328:	f002 faae 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 800432c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	4a81      	ldr	r2, [pc, #516]	@ (8004538 <HAL_I2C_Init+0x274>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d807      	bhi.n	8004348 <HAL_I2C_Init+0x84>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4a80      	ldr	r2, [pc, #512]	@ (800453c <HAL_I2C_Init+0x278>)
 800433c:	4293      	cmp	r3, r2
 800433e:	bf94      	ite	ls
 8004340:	2301      	movls	r3, #1
 8004342:	2300      	movhi	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	e006      	b.n	8004356 <HAL_I2C_Init+0x92>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4a7d      	ldr	r2, [pc, #500]	@ (8004540 <HAL_I2C_Init+0x27c>)
 800434c:	4293      	cmp	r3, r2
 800434e:	bf94      	ite	ls
 8004350:	2301      	movls	r3, #1
 8004352:	2300      	movhi	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e0e7      	b.n	800452e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4a78      	ldr	r2, [pc, #480]	@ (8004544 <HAL_I2C_Init+0x280>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	0c9b      	lsrs	r3, r3, #18
 8004368:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	4a6a      	ldr	r2, [pc, #424]	@ (8004538 <HAL_I2C_Init+0x274>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d802      	bhi.n	8004398 <HAL_I2C_Init+0xd4>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	3301      	adds	r3, #1
 8004396:	e009      	b.n	80043ac <HAL_I2C_Init+0xe8>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800439e:	fb02 f303 	mul.w	r3, r2, r3
 80043a2:	4a69      	ldr	r2, [pc, #420]	@ (8004548 <HAL_I2C_Init+0x284>)
 80043a4:	fba2 2303 	umull	r2, r3, r2, r3
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	3301      	adds	r3, #1
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	495c      	ldr	r1, [pc, #368]	@ (8004538 <HAL_I2C_Init+0x274>)
 80043c8:	428b      	cmp	r3, r1
 80043ca:	d819      	bhi.n	8004400 <HAL_I2C_Init+0x13c>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	1e59      	subs	r1, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80043da:	1c59      	adds	r1, r3, #1
 80043dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043e0:	400b      	ands	r3, r1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <HAL_I2C_Init+0x138>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1e59      	subs	r1, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80043f4:	3301      	adds	r3, #1
 80043f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043fa:	e051      	b.n	80044a0 <HAL_I2C_Init+0x1dc>
 80043fc:	2304      	movs	r3, #4
 80043fe:	e04f      	b.n	80044a0 <HAL_I2C_Init+0x1dc>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d111      	bne.n	800442c <HAL_I2C_Init+0x168>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1e58      	subs	r0, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	440b      	add	r3, r1
 8004416:	fbb0 f3f3 	udiv	r3, r0, r3
 800441a:	3301      	adds	r3, #1
 800441c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004420:	2b00      	cmp	r3, #0
 8004422:	bf0c      	ite	eq
 8004424:	2301      	moveq	r3, #1
 8004426:	2300      	movne	r3, #0
 8004428:	b2db      	uxtb	r3, r3
 800442a:	e012      	b.n	8004452 <HAL_I2C_Init+0x18e>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	1e58      	subs	r0, r3, #1
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6859      	ldr	r1, [r3, #4]
 8004434:	460b      	mov	r3, r1
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	0099      	lsls	r1, r3, #2
 800443c:	440b      	add	r3, r1
 800443e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004442:	3301      	adds	r3, #1
 8004444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004448:	2b00      	cmp	r3, #0
 800444a:	bf0c      	ite	eq
 800444c:	2301      	moveq	r3, #1
 800444e:	2300      	movne	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_I2C_Init+0x196>
 8004456:	2301      	movs	r3, #1
 8004458:	e022      	b.n	80044a0 <HAL_I2C_Init+0x1dc>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10e      	bne.n	8004480 <HAL_I2C_Init+0x1bc>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	1e58      	subs	r0, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6859      	ldr	r1, [r3, #4]
 800446a:	460b      	mov	r3, r1
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	440b      	add	r3, r1
 8004470:	fbb0 f3f3 	udiv	r3, r0, r3
 8004474:	3301      	adds	r3, #1
 8004476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800447a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800447e:	e00f      	b.n	80044a0 <HAL_I2C_Init+0x1dc>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	1e58      	subs	r0, r3, #1
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6859      	ldr	r1, [r3, #4]
 8004488:	460b      	mov	r3, r1
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	0099      	lsls	r1, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	fbb0 f3f3 	udiv	r3, r0, r3
 8004496:	3301      	adds	r3, #1
 8004498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800449c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044a0:	6879      	ldr	r1, [r7, #4]
 80044a2:	6809      	ldr	r1, [r1, #0]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	69da      	ldr	r2, [r3, #28]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	431a      	orrs	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6911      	ldr	r1, [r2, #16]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	68d2      	ldr	r2, [r2, #12]
 80044da:	4311      	orrs	r1, r2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6812      	ldr	r2, [r2, #0]
 80044e0:	430b      	orrs	r3, r1
 80044e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	695a      	ldr	r2, [r3, #20]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0201 	orr.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	000186a0 	.word	0x000186a0
 800453c:	001e847f 	.word	0x001e847f
 8004540:	003d08ff 	.word	0x003d08ff
 8004544:	431bde83 	.word	0x431bde83
 8004548:	10624dd3 	.word	0x10624dd3

0800454c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b20      	cmp	r3, #32
 8004560:	d129      	bne.n	80045b6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2224      	movs	r2, #36	@ 0x24
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 0201 	bic.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0210 	bic.w	r2, r2, #16
 8004588:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f042 0201 	orr.w	r2, r2, #1
 80045a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80045b2:	2300      	movs	r3, #0
 80045b4:	e000      	b.n	80045b8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80045b6:	2302      	movs	r3, #2
  }
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b20      	cmp	r3, #32
 80045dc:	d12a      	bne.n	8004634 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2224      	movs	r2, #36	@ 0x24
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0201 	bic.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fc:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80045fe:	89fb      	ldrh	r3, [r7, #14]
 8004600:	f023 030f 	bic.w	r3, r3, #15
 8004604:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	b29a      	uxth	r2, r3
 800460a:	89fb      	ldrh	r3, [r7, #14]
 800460c:	4313      	orrs	r3, r2
 800460e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	89fa      	ldrh	r2, [r7, #14]
 8004616:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	e000      	b.n	8004636 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
  }
}
 8004636:	4618      	mov	r0, r3
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b084      	sub	sp, #16
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e08f      	b.n	8004774 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	d106      	bne.n	800466e <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7fc fcd1 	bl	8001010 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	699a      	ldr	r2, [r3, #24]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004684:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6999      	ldr	r1, [r3, #24]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800469a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	041b      	lsls	r3, r3, #16
 80046b0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6999      	ldr	r1, [r3, #24]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	430a      	orrs	r2, r1
 80046be:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	69db      	ldr	r3, [r3, #28]
 80046c4:	041b      	lsls	r3, r3, #16
 80046c6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a19      	ldr	r1, [r3, #32]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	041b      	lsls	r3, r3, #16
 80046dc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f0:	041b      	lsls	r3, r3, #16
 80046f2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	430a      	orrs	r2, r1
 8004700:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004712:	041b      	lsls	r3, r3, #16
 8004714:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4313      	orrs	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f042 0206 	orr.w	r2, r2, #6
 8004750:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	699a      	ldr	r2, [r3, #24]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800477c:	b5b0      	push	{r4, r5, r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_LTDC_ConfigLayer+0x1a>
 8004792:	2302      	movs	r3, #2
 8004794:	e02c      	b.n	80047f0 <HAL_LTDC_ConfigLayer+0x74>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2202      	movs	r2, #2
 80047a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2134      	movs	r1, #52	@ 0x34
 80047ac:	fb01 f303 	mul.w	r3, r1, r3
 80047b0:	4413      	add	r3, r2
 80047b2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	4614      	mov	r4, r2
 80047ba:	461d      	mov	r5, r3
 80047bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047c8:	682b      	ldr	r3, [r5, #0]
 80047ca:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f83b 	bl	800484c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2201      	movs	r2, #1
 80047dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bdb0      	pop	{r4, r5, r7, pc}

080047f8 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_LTDC_EnableDither+0x16>
 800480a:	2302      	movs	r3, #2
 800480c:	e016      	b.n	800483c <HAL_LTDC_EnableDither+0x44>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800481e:	4b0a      	ldr	r3, [pc, #40]	@ (8004848 <HAL_LTDC_EnableDither+0x50>)
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	4a09      	ldr	r2, [pc, #36]	@ (8004848 <HAL_LTDC_EnableDither+0x50>)
 8004824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004828:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	40016800 	.word	0x40016800

0800484c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800484c:	b480      	push	{r7}
 800484e:	b089      	sub	sp, #36	@ 0x24
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	0c1b      	lsrs	r3, r3, #16
 8004864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004868:	4413      	add	r3, r2
 800486a:	041b      	lsls	r3, r3, #16
 800486c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	01db      	lsls	r3, r3, #7
 8004878:	4413      	add	r3, r2
 800487a:	3384      	adds	r3, #132	@ 0x84
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	6812      	ldr	r2, [r2, #0]
 8004882:	4611      	mov	r1, r2
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	01d2      	lsls	r2, r2, #7
 8004888:	440a      	add	r2, r1
 800488a:	3284      	adds	r2, #132	@ 0x84
 800488c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004890:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	0c1b      	lsrs	r3, r3, #16
 800489e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80048a2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80048a4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4619      	mov	r1, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	01db      	lsls	r3, r3, #7
 80048b0:	440b      	add	r3, r1
 80048b2:	3384      	adds	r3, #132	@ 0x84
 80048b4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80048ba:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048ca:	4413      	add	r3, r2
 80048cc:	041b      	lsls	r3, r3, #16
 80048ce:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	01db      	lsls	r3, r3, #7
 80048da:	4413      	add	r3, r2
 80048dc:	3384      	adds	r3, #132	@ 0x84
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	4611      	mov	r1, r2
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	01d2      	lsls	r2, r2, #7
 80048ea:	440a      	add	r2, r1
 80048ec:	3284      	adds	r2, #132	@ 0x84
 80048ee:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80048f2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004902:	4413      	add	r3, r2
 8004904:	1c5a      	adds	r2, r3, #1
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4619      	mov	r1, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	01db      	lsls	r3, r3, #7
 8004910:	440b      	add	r3, r1
 8004912:	3384      	adds	r3, #132	@ 0x84
 8004914:	4619      	mov	r1, r3
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	4313      	orrs	r3, r2
 800491a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	461a      	mov	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	01db      	lsls	r3, r3, #7
 8004926:	4413      	add	r3, r2
 8004928:	3384      	adds	r3, #132	@ 0x84
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	6812      	ldr	r2, [r2, #0]
 8004930:	4611      	mov	r1, r2
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	01d2      	lsls	r2, r2, #7
 8004936:	440a      	add	r2, r1
 8004938:	3284      	adds	r2, #132	@ 0x84
 800493a:	f023 0307 	bic.w	r3, r3, #7
 800493e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	461a      	mov	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	01db      	lsls	r3, r3, #7
 800494a:	4413      	add	r3, r2
 800494c:	3384      	adds	r3, #132	@ 0x84
 800494e:	461a      	mov	r2, r3
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800495c:	021b      	lsls	r3, r3, #8
 800495e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004966:	041b      	lsls	r3, r3, #16
 8004968:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	061b      	lsls	r3, r3, #24
 8004970:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004978:	461a      	mov	r2, r3
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	431a      	orrs	r2, r3
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	431a      	orrs	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4619      	mov	r1, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	01db      	lsls	r3, r3, #7
 800498c:	440b      	add	r3, r1
 800498e:	3384      	adds	r3, #132	@ 0x84
 8004990:	4619      	mov	r1, r3
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	461a      	mov	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	01db      	lsls	r3, r3, #7
 80049a2:	4413      	add	r3, r2
 80049a4:	3384      	adds	r3, #132	@ 0x84
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	6812      	ldr	r2, [r2, #0]
 80049ac:	4611      	mov	r1, r2
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	01d2      	lsls	r2, r2, #7
 80049b2:	440a      	add	r2, r1
 80049b4:	3284      	adds	r2, #132	@ 0x84
 80049b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80049ba:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	01db      	lsls	r3, r3, #7
 80049c6:	4413      	add	r3, r2
 80049c8:	3384      	adds	r3, #132	@ 0x84
 80049ca:	461a      	mov	r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	461a      	mov	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	01db      	lsls	r3, r3, #7
 80049dc:	4413      	add	r3, r2
 80049de:	3384      	adds	r3, #132	@ 0x84
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	6812      	ldr	r2, [r2, #0]
 80049e6:	4611      	mov	r1, r2
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	01d2      	lsls	r2, r2, #7
 80049ec:	440a      	add	r2, r1
 80049ee:	3284      	adds	r2, #132	@ 0x84
 80049f0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80049f4:	f023 0307 	bic.w	r3, r3, #7
 80049f8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	69da      	ldr	r2, [r3, #28]
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	68f9      	ldr	r1, [r7, #12]
 8004a04:	6809      	ldr	r1, [r1, #0]
 8004a06:	4608      	mov	r0, r1
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	01c9      	lsls	r1, r1, #7
 8004a0c:	4401      	add	r1, r0
 8004a0e:	3184      	adds	r1, #132	@ 0x84
 8004a10:	4313      	orrs	r3, r2
 8004a12:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	461a      	mov	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	01db      	lsls	r3, r3, #7
 8004a1e:	4413      	add	r3, r2
 8004a20:	3384      	adds	r3, #132	@ 0x84
 8004a22:	461a      	mov	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a28:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d102      	bne.n	8004a38 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8004a32:	2304      	movs	r3, #4
 8004a34:	61fb      	str	r3, [r7, #28]
 8004a36:	e01b      	b.n	8004a70 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d102      	bne.n	8004a46 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8004a40:	2303      	movs	r3, #3
 8004a42:	61fb      	str	r3, [r7, #28]
 8004a44:	e014      	b.n	8004a70 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d00b      	beq.n	8004a66 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d007      	beq.n	8004a66 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d003      	beq.n	8004a66 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004a62:	2b07      	cmp	r3, #7
 8004a64:	d102      	bne.n	8004a6c <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8004a66:	2302      	movs	r3, #2
 8004a68:	61fb      	str	r3, [r7, #28]
 8004a6a:	e001      	b.n	8004a70 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	01db      	lsls	r3, r3, #7
 8004a7a:	4413      	add	r3, r2
 8004a7c:	3384      	adds	r3, #132	@ 0x84
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	6812      	ldr	r2, [r2, #0]
 8004a84:	4611      	mov	r1, r2
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	01d2      	lsls	r2, r2, #7
 8004a8a:	440a      	add	r2, r1
 8004a8c:	3284      	adds	r2, #132	@ 0x84
 8004a8e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004a92:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a98:	69fa      	ldr	r2, [r7, #28]
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	6859      	ldr	r1, [r3, #4]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	1acb      	subs	r3, r1, r3
 8004aaa:	69f9      	ldr	r1, [r7, #28]
 8004aac:	fb01 f303 	mul.w	r3, r1, r3
 8004ab0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004ab2:	68f9      	ldr	r1, [r7, #12]
 8004ab4:	6809      	ldr	r1, [r1, #0]
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	01c9      	lsls	r1, r1, #7
 8004abc:	4401      	add	r1, r0
 8004abe:	3184      	adds	r1, #132	@ 0x84
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	01db      	lsls	r3, r3, #7
 8004ace:	4413      	add	r3, r2
 8004ad0:	3384      	adds	r3, #132	@ 0x84
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	6812      	ldr	r2, [r2, #0]
 8004ad8:	4611      	mov	r1, r2
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	01d2      	lsls	r2, r2, #7
 8004ade:	440a      	add	r2, r1
 8004ae0:	3284      	adds	r2, #132	@ 0x84
 8004ae2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004ae6:	f023 0307 	bic.w	r3, r3, #7
 8004aea:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	461a      	mov	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	01db      	lsls	r3, r3, #7
 8004af6:	4413      	add	r3, r2
 8004af8:	3384      	adds	r3, #132	@ 0x84
 8004afa:	461a      	mov	r2, r3
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b00:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	01db      	lsls	r3, r3, #7
 8004b0c:	4413      	add	r3, r2
 8004b0e:	3384      	adds	r3, #132	@ 0x84
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	6812      	ldr	r2, [r2, #0]
 8004b16:	4611      	mov	r1, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	01d2      	lsls	r2, r2, #7
 8004b1c:	440a      	add	r2, r1
 8004b1e:	3284      	adds	r2, #132	@ 0x84
 8004b20:	f043 0301 	orr.w	r3, r3, #1
 8004b24:	6013      	str	r3, [r2, #0]
}
 8004b26:	bf00      	nop
 8004b28:	3724      	adds	r7, #36	@ 0x24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b086      	sub	sp, #24
 8004b36:	af02      	add	r7, sp, #8
 8004b38:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e101      	b.n	8004d48 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f006 fe76 	bl	800b850 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2203      	movs	r2, #3
 8004b68:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b72:	d102      	bne.n	8004b7a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f003 fdd1 	bl	8008726 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6818      	ldr	r0, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	7c1a      	ldrb	r2, [r3, #16]
 8004b8c:	f88d 2000 	strb.w	r2, [sp]
 8004b90:	3304      	adds	r3, #4
 8004b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b94:	f003 fcb0 	bl	80084f8 <USB_CoreInit>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e0ce      	b.n	8004d48 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f003 fdc9 	bl	8008748 <USB_SetCurrentMode>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d005      	beq.n	8004bc8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e0bf      	b.n	8004d48 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bc8:	2300      	movs	r3, #0
 8004bca:	73fb      	strb	r3, [r7, #15]
 8004bcc:	e04a      	b.n	8004c64 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004bce:	7bfa      	ldrb	r2, [r7, #15]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	3315      	adds	r3, #21
 8004bde:	2201      	movs	r2, #1
 8004be0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004be2:	7bfa      	ldrb	r2, [r7, #15]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4613      	mov	r3, r2
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	4413      	add	r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	3314      	adds	r3, #20
 8004bf2:	7bfa      	ldrb	r2, [r7, #15]
 8004bf4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004bf6:	7bfa      	ldrb	r2, [r7, #15]
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	b298      	uxth	r0, r3
 8004bfc:	6879      	ldr	r1, [r7, #4]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	4413      	add	r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	440b      	add	r3, r1
 8004c08:	332e      	adds	r3, #46	@ 0x2e
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c0e:	7bfa      	ldrb	r2, [r7, #15]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	4413      	add	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3318      	adds	r3, #24
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	331c      	adds	r3, #28
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c36:	7bfa      	ldrb	r2, [r7, #15]
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	4413      	add	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	440b      	add	r3, r1
 8004c44:	3320      	adds	r3, #32
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c4a:	7bfa      	ldrb	r2, [r7, #15]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	4413      	add	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	3324      	adds	r3, #36	@ 0x24
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
 8004c60:	3301      	adds	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	791b      	ldrb	r3, [r3, #4]
 8004c68:	7bfa      	ldrb	r2, [r7, #15]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d3af      	bcc.n	8004bce <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c6e:	2300      	movs	r3, #0
 8004c70:	73fb      	strb	r3, [r7, #15]
 8004c72:	e044      	b.n	8004cfe <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c74:	7bfa      	ldrb	r2, [r7, #15]
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	4413      	add	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	440b      	add	r3, r1
 8004c82:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c8a:	7bfa      	ldrb	r2, [r7, #15]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4413      	add	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	440b      	add	r3, r1
 8004c98:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004c9c:	7bfa      	ldrb	r2, [r7, #15]
 8004c9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ca0:	7bfa      	ldrb	r2, [r7, #15]
 8004ca2:	6879      	ldr	r1, [r7, #4]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	00db      	lsls	r3, r3, #3
 8004ca8:	4413      	add	r3, r2
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	440b      	add	r3, r1
 8004cae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004cb6:	7bfa      	ldrb	r2, [r7, #15]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ccc:	7bfa      	ldrb	r2, [r7, #15]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004cde:	2200      	movs	r2, #0
 8004ce0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	4413      	add	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	73fb      	strb	r3, [r7, #15]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	791b      	ldrb	r3, [r3, #4]
 8004d02:	7bfa      	ldrb	r2, [r7, #15]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d3b5      	bcc.n	8004c74 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	7c1a      	ldrb	r2, [r3, #16]
 8004d10:	f88d 2000 	strb.w	r2, [sp]
 8004d14:	3304      	adds	r3, #4
 8004d16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d18:	f003 fd62 	bl	80087e0 <USB_DevInit>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d005      	beq.n	8004d2e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2202      	movs	r2, #2
 8004d26:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e00c      	b.n	8004d48 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f004 fdac 	bl	800989e <USB_DevDisconnect>

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_PCD_Start+0x1c>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e022      	b.n	8004db2 <HAL_PCD_Start+0x62>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d009      	beq.n	8004d94 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d105      	bne.n	8004d94 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f003 fcb3 	bl	8008704 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f004 fd5a 	bl	800985c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004dba:	b590      	push	{r4, r7, lr}
 8004dbc:	b08d      	sub	sp, #52	@ 0x34
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f004 fe18 	bl	8009a06 <USB_GetMode>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f040 848c 	bne.w	80056f6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f004 fd7c 	bl	80098e0 <USB_ReadInterrupts>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 8482 	beq.w	80056f4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	0a1b      	lsrs	r3, r3, #8
 8004dfa:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f004 fd69 	bl	80098e0 <USB_ReadInterrupts>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d107      	bne.n	8004e28 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	695a      	ldr	r2, [r3, #20]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f002 0202 	and.w	r2, r2, #2
 8004e26:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f004 fd57 	bl	80098e0 <USB_ReadInterrupts>
 8004e32:	4603      	mov	r3, r0
 8004e34:	f003 0310 	and.w	r3, r3, #16
 8004e38:	2b10      	cmp	r3, #16
 8004e3a:	d161      	bne.n	8004f00 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699a      	ldr	r2, [r3, #24]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0210 	bic.w	r2, r2, #16
 8004e4a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	f003 020f 	and.w	r2, r3, #15
 8004e58:	4613      	mov	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	4413      	add	r3, r2
 8004e68:	3304      	adds	r3, #4
 8004e6a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e76:	d124      	bne.n	8004ec2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d035      	beq.n	8004ef0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	091b      	lsrs	r3, r3, #4
 8004e8c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	461a      	mov	r2, r3
 8004e96:	6a38      	ldr	r0, [r7, #32]
 8004e98:	f004 fb8e 	bl	80095b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	091b      	lsrs	r3, r3, #4
 8004ea4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ea8:	441a      	add	r2, r3
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	695a      	ldr	r2, [r3, #20]
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eba:	441a      	add	r2, r3
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	615a      	str	r2, [r3, #20]
 8004ec0:	e016      	b.n	8004ef0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004ec8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ecc:	d110      	bne.n	8004ef0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ed4:	2208      	movs	r2, #8
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	6a38      	ldr	r0, [r7, #32]
 8004eda:	f004 fb6d 	bl	80095b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	695a      	ldr	r2, [r3, #20]
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	091b      	lsrs	r3, r3, #4
 8004ee6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eea:	441a      	add	r2, r3
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699a      	ldr	r2, [r3, #24]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f042 0210 	orr.w	r2, r2, #16
 8004efe:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f004 fceb 	bl	80098e0 <USB_ReadInterrupts>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f10:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f14:	f040 80a7 	bne.w	8005066 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f004 fcf0 	bl	8009906 <USB_ReadDevAllOutEpInterrupt>
 8004f26:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004f28:	e099      	b.n	800505e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2c:	f003 0301 	and.w	r3, r3, #1
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 808e 	beq.w	8005052 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f3c:	b2d2      	uxtb	r2, r2
 8004f3e:	4611      	mov	r1, r2
 8004f40:	4618      	mov	r0, r3
 8004f42:	f004 fd14 	bl	800996e <USB_ReadDevOutEPInterrupt>
 8004f46:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00c      	beq.n	8004f6c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f54:	015a      	lsls	r2, r3, #5
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	4413      	add	r3, r2
 8004f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f5e:	461a      	mov	r2, r3
 8004f60:	2301      	movs	r3, #1
 8004f62:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004f64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fe8c 	bl	8005c84 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f003 0308 	and.w	r3, r3, #8
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00c      	beq.n	8004f90 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f78:	015a      	lsls	r2, r3, #5
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f82:	461a      	mov	r2, r3
 8004f84:	2308      	movs	r3, #8
 8004f86:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 ff62 	bl	8005e54 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f003 0310 	and.w	r3, r3, #16
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d008      	beq.n	8004fac <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	015a      	lsls	r2, r3, #5
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	2310      	movs	r3, #16
 8004faa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d030      	beq.n	8005018 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbe:	2b80      	cmp	r3, #128	@ 0x80
 8004fc0:	d109      	bne.n	8004fd6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	69fa      	ldr	r2, [r7, #28]
 8004fcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fd4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fd8:	4613      	mov	r3, r2
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	4413      	add	r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	3304      	adds	r3, #4
 8004fea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	78db      	ldrb	r3, [r3, #3]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d108      	bne.n	8005006 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	4619      	mov	r1, r3
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f006 fd35 	bl	800ba70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	4413      	add	r3, r2
 800500e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005012:	461a      	mov	r2, r3
 8005014:	2302      	movs	r3, #2
 8005016:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f003 0320 	and.w	r3, r3, #32
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	015a      	lsls	r2, r3, #5
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	4413      	add	r3, r2
 800502a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800502e:	461a      	mov	r2, r3
 8005030:	2320      	movs	r3, #32
 8005032:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d009      	beq.n	8005052 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	015a      	lsls	r2, r3, #5
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	4413      	add	r3, r2
 8005046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800504a:	461a      	mov	r2, r3
 800504c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005050:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	3301      	adds	r3, #1
 8005056:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505a:	085b      	lsrs	r3, r3, #1
 800505c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800505e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005060:	2b00      	cmp	r3, #0
 8005062:	f47f af62 	bne.w	8004f2a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f004 fc38 	bl	80098e0 <USB_ReadInterrupts>
 8005070:	4603      	mov	r3, r0
 8005072:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005076:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800507a:	f040 80db 	bne.w	8005234 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f004 fc59 	bl	800993a <USB_ReadDevAllInEpInterrupt>
 8005088:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800508e:	e0cd      	b.n	800522c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 80c2 	beq.w	8005220 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	4611      	mov	r1, r2
 80050a6:	4618      	mov	r0, r3
 80050a8:	f004 fc7f 	bl	80099aa <USB_ReadDevInEPInterrupt>
 80050ac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f003 0301 	and.w	r3, r3, #1
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d057      	beq.n	8005168 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	f003 030f 	and.w	r3, r3, #15
 80050be:	2201      	movs	r2, #1
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	69f9      	ldr	r1, [r7, #28]
 80050d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050d8:	4013      	ands	r3, r2
 80050da:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80050dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050e8:	461a      	mov	r2, r3
 80050ea:	2301      	movs	r3, #1
 80050ec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	799b      	ldrb	r3, [r3, #6]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d132      	bne.n	800515c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050fa:	4613      	mov	r3, r2
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	3320      	adds	r3, #32
 8005106:	6819      	ldr	r1, [r3, #0]
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	4413      	add	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4403      	add	r3, r0
 8005116:	331c      	adds	r3, #28
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4419      	add	r1, r3
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005120:	4613      	mov	r3, r2
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	4413      	add	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4403      	add	r3, r0
 800512a:	3320      	adds	r3, #32
 800512c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	2b00      	cmp	r3, #0
 8005132:	d113      	bne.n	800515c <HAL_PCD_IRQHandler+0x3a2>
 8005134:	6879      	ldr	r1, [r7, #4]
 8005136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005138:	4613      	mov	r3, r2
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	440b      	add	r3, r1
 8005142:	3324      	adds	r3, #36	@ 0x24
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d108      	bne.n	800515c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005154:	461a      	mov	r2, r3
 8005156:	2101      	movs	r1, #1
 8005158:	f004 fc86 	bl	8009a68 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800515c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515e:	b2db      	uxtb	r3, r3
 8005160:	4619      	mov	r1, r3
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f006 fbff 	bl	800b966 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d008      	beq.n	8005184 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	4413      	add	r3, r2
 800517a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800517e:	461a      	mov	r2, r3
 8005180:	2308      	movs	r3, #8
 8005182:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f003 0310 	and.w	r3, r3, #16
 800518a:	2b00      	cmp	r3, #0
 800518c:	d008      	beq.n	80051a0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800519a:	461a      	mov	r2, r3
 800519c:	2310      	movs	r3, #16
 800519e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d008      	beq.n	80051bc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b6:	461a      	mov	r2, r3
 80051b8:	2340      	movs	r3, #64	@ 0x40
 80051ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f003 0302 	and.w	r3, r3, #2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d023      	beq.n	800520e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80051c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051c8:	6a38      	ldr	r0, [r7, #32]
 80051ca:	f003 fc6d 	bl	8008aa8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80051ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d0:	4613      	mov	r3, r2
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	3310      	adds	r3, #16
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	3304      	adds	r3, #4
 80051e0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	78db      	ldrb	r3, [r3, #3]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d108      	bne.n	80051fc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2200      	movs	r2, #0
 80051ee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80051f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	4619      	mov	r1, r3
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f006 fc4c 	bl	800ba94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	015a      	lsls	r2, r3, #5
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	4413      	add	r3, r2
 8005204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005208:	461a      	mov	r2, r3
 800520a:	2302      	movs	r3, #2
 800520c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005218:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fca5 	bl	8005b6a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	3301      	adds	r3, #1
 8005224:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005228:	085b      	lsrs	r3, r3, #1
 800522a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800522c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522e:	2b00      	cmp	r3, #0
 8005230:	f47f af2e 	bne.w	8005090 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4618      	mov	r0, r3
 800523a:	f004 fb51 	bl	80098e0 <USB_ReadInterrupts>
 800523e:	4603      	mov	r3, r0
 8005240:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005244:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005248:	d122      	bne.n	8005290 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	69fa      	ldr	r2, [r7, #28]
 8005254:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005258:	f023 0301 	bic.w	r3, r3, #1
 800525c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005264:	2b01      	cmp	r3, #1
 8005266:	d108      	bne.n	800527a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005270:	2100      	movs	r1, #0
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fe8c 	bl	8005f90 <HAL_PCDEx_LPM_Callback>
 8005278:	e002      	b.n	8005280 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f006 fbea 	bl	800ba54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	695a      	ldr	r2, [r3, #20]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800528e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4618      	mov	r0, r3
 8005296:	f004 fb23 	bl	80098e0 <USB_ReadInterrupts>
 800529a:	4603      	mov	r3, r0
 800529c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052a4:	d112      	bne.n	80052cc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d102      	bne.n	80052bc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f006 fba6 	bl	800ba08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	695a      	ldr	r2, [r3, #20]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80052ca:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4618      	mov	r0, r3
 80052d2:	f004 fb05 	bl	80098e0 <USB_ReadInterrupts>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e0:	f040 80b7 	bne.w	8005452 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052f2:	f023 0301 	bic.w	r3, r3, #1
 80052f6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2110      	movs	r1, #16
 80052fe:	4618      	mov	r0, r3
 8005300:	f003 fbd2 	bl	8008aa8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005304:	2300      	movs	r3, #0
 8005306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005308:	e046      	b.n	8005398 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	4413      	add	r3, r2
 8005312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005316:	461a      	mov	r2, r3
 8005318:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800531c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800531e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005320:	015a      	lsls	r2, r3, #5
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	4413      	add	r3, r2
 8005326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800532e:	0151      	lsls	r1, r2, #5
 8005330:	69fa      	ldr	r2, [r7, #28]
 8005332:	440a      	add	r2, r1
 8005334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005338:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800533c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800533e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534a:	461a      	mov	r2, r3
 800534c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005350:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	4413      	add	r3, r2
 800535a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005362:	0151      	lsls	r1, r2, #5
 8005364:	69fa      	ldr	r2, [r7, #28]
 8005366:	440a      	add	r2, r1
 8005368:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800536c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005370:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	4413      	add	r3, r2
 800537a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005382:	0151      	lsls	r1, r2, #5
 8005384:	69fa      	ldr	r2, [r7, #28]
 8005386:	440a      	add	r2, r1
 8005388:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800538c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005390:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005394:	3301      	adds	r3, #1
 8005396:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	791b      	ldrb	r3, [r3, #4]
 800539c:	461a      	mov	r2, r3
 800539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d3b2      	bcc.n	800530a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053b2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80053b6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	7bdb      	ldrb	r3, [r3, #15]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d016      	beq.n	80053ee <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053d0:	f043 030b 	orr.w	r3, r3, #11
 80053d4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e0:	69fa      	ldr	r2, [r7, #28]
 80053e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053e6:	f043 030b 	orr.w	r3, r3, #11
 80053ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80053ec:	e015      	b.n	800541a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	69fa      	ldr	r2, [r7, #28]
 80053f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005400:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005404:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	69fa      	ldr	r2, [r7, #28]
 8005410:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005414:	f043 030b 	orr.w	r3, r3, #11
 8005418:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69fa      	ldr	r2, [r7, #28]
 8005424:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005428:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800542c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6818      	ldr	r0, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800543c:	461a      	mov	r2, r3
 800543e:	f004 fb13 	bl	8009a68 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005450:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4618      	mov	r0, r3
 8005458:	f004 fa42 	bl	80098e0 <USB_ReadInterrupts>
 800545c:	4603      	mov	r3, r0
 800545e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005462:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005466:	d123      	bne.n	80054b0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4618      	mov	r0, r3
 800546e:	f004 fad8 	bl	8009a22 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f003 fb8f 	bl	8008b9a <USB_GetDevSpeed>
 800547c:	4603      	mov	r3, r0
 800547e:	461a      	mov	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681c      	ldr	r4, [r3, #0]
 8005488:	f001 f9f2 	bl	8006870 <HAL_RCC_GetHCLKFreq>
 800548c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005492:	461a      	mov	r2, r3
 8005494:	4620      	mov	r0, r4
 8005496:	f003 f893 	bl	80085c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f006 fa8b 	bl	800b9b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695a      	ldr	r2, [r3, #20]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80054ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f004 fa13 	bl	80098e0 <USB_ReadInterrupts>
 80054ba:	4603      	mov	r3, r0
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d10a      	bne.n	80054da <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f006 fa68 	bl	800b99a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	695a      	ldr	r2, [r3, #20]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f002 0208 	and.w	r2, r2, #8
 80054d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f004 f9fe 	bl	80098e0 <USB_ReadInterrupts>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ea:	2b80      	cmp	r3, #128	@ 0x80
 80054ec:	d123      	bne.n	8005536 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054fa:	2301      	movs	r3, #1
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fe:	e014      	b.n	800552a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d105      	bne.n	8005524 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551a:	b2db      	uxtb	r3, r3
 800551c:	4619      	mov	r1, r3
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 faf2 	bl	8005b08 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	3301      	adds	r3, #1
 8005528:	627b      	str	r3, [r7, #36]	@ 0x24
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	791b      	ldrb	r3, [r3, #4]
 800552e:	461a      	mov	r2, r3
 8005530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005532:	4293      	cmp	r3, r2
 8005534:	d3e4      	bcc.n	8005500 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4618      	mov	r0, r3
 800553c:	f004 f9d0 	bl	80098e0 <USB_ReadInterrupts>
 8005540:	4603      	mov	r3, r0
 8005542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800554a:	d13c      	bne.n	80055c6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800554c:	2301      	movs	r3, #1
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005550:	e02b      	b.n	80055aa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	015a      	lsls	r2, r3, #5
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	4413      	add	r3, r2
 800555a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005562:	6879      	ldr	r1, [r7, #4]
 8005564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005566:	4613      	mov	r3, r2
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	4413      	add	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	3318      	adds	r3, #24
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d115      	bne.n	80055a4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005578:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800557a:	2b00      	cmp	r3, #0
 800557c:	da12      	bge.n	80055a4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005582:	4613      	mov	r3, r2
 8005584:	00db      	lsls	r3, r3, #3
 8005586:	4413      	add	r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	3317      	adds	r3, #23
 800558e:	2201      	movs	r2, #1
 8005590:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005594:	b2db      	uxtb	r3, r3
 8005596:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800559a:	b2db      	uxtb	r3, r3
 800559c:	4619      	mov	r1, r3
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fab2 	bl	8005b08 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a6:	3301      	adds	r3, #1
 80055a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	791b      	ldrb	r3, [r3, #4]
 80055ae:	461a      	mov	r2, r3
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d3cd      	bcc.n	8005552 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695a      	ldr	r2, [r3, #20]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80055c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f004 f988 	bl	80098e0 <USB_ReadInterrupts>
 80055d0:	4603      	mov	r3, r0
 80055d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055da:	d156      	bne.n	800568a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055dc:	2301      	movs	r3, #1
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
 80055e0:	e045      	b.n	800566e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80055e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e4:	015a      	lsls	r2, r3, #5
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	4413      	add	r3, r2
 80055ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f6:	4613      	mov	r3, r2
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	4413      	add	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	440b      	add	r3, r1
 8005600:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d12e      	bne.n	8005668 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800560a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800560c:	2b00      	cmp	r3, #0
 800560e:	da2b      	bge.n	8005668 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	0c1a      	lsrs	r2, r3, #16
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800561a:	4053      	eors	r3, r2
 800561c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005620:	2b00      	cmp	r3, #0
 8005622:	d121      	bne.n	8005668 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005624:	6879      	ldr	r1, [r7, #4]
 8005626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005628:	4613      	mov	r3, r2
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	4413      	add	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	440b      	add	r3, r1
 8005632:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005636:	2201      	movs	r2, #1
 8005638:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10a      	bne.n	8005668 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005660:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005664:	6053      	str	r3, [r2, #4]
            break;
 8005666:	e008      	b.n	800567a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566a:	3301      	adds	r3, #1
 800566c:	627b      	str	r3, [r7, #36]	@ 0x24
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	791b      	ldrb	r3, [r3, #4]
 8005672:	461a      	mov	r2, r3
 8005674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005676:	4293      	cmp	r3, r2
 8005678:	d3b3      	bcc.n	80055e2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005688:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f004 f926 	bl	80098e0 <USB_ReadInterrupts>
 8005694:	4603      	mov	r3, r0
 8005696:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800569a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800569e:	d10a      	bne.n	80056b6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f006 fa09 	bl	800bab8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695a      	ldr	r2, [r3, #20]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80056b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f004 f910 	bl	80098e0 <USB_ReadInterrupts>
 80056c0:	4603      	mov	r3, r0
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	d115      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	f003 0304 	and.w	r3, r3, #4
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f006 f9f9 	bl	800bad4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6859      	ldr	r1, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	605a      	str	r2, [r3, #4]
 80056f2:	e000      	b.n	80056f6 <HAL_PCD_IRQHandler+0x93c>
      return;
 80056f4:	bf00      	nop
    }
  }
}
 80056f6:	3734      	adds	r7, #52	@ 0x34
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd90      	pop	{r4, r7, pc}

080056fc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	460b      	mov	r3, r1
 8005706:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <HAL_PCD_SetAddress+0x1a>
 8005712:	2302      	movs	r3, #2
 8005714:	e012      	b.n	800573c <HAL_PCD_SetAddress+0x40>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	78fa      	ldrb	r2, [r7, #3]
 8005722:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	78fa      	ldrb	r2, [r7, #3]
 800572a:	4611      	mov	r1, r2
 800572c:	4618      	mov	r0, r3
 800572e:	f004 f86f 	bl	8009810 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	4608      	mov	r0, r1
 800574e:	4611      	mov	r1, r2
 8005750:	461a      	mov	r2, r3
 8005752:	4603      	mov	r3, r0
 8005754:	70fb      	strb	r3, [r7, #3]
 8005756:	460b      	mov	r3, r1
 8005758:	803b      	strh	r3, [r7, #0]
 800575a:	4613      	mov	r3, r2
 800575c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005762:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005766:	2b00      	cmp	r3, #0
 8005768:	da0f      	bge.n	800578a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800576a:	78fb      	ldrb	r3, [r7, #3]
 800576c:	f003 020f 	and.w	r2, r3, #15
 8005770:	4613      	mov	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	3310      	adds	r3, #16
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	4413      	add	r3, r2
 800577e:	3304      	adds	r3, #4
 8005780:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2201      	movs	r2, #1
 8005786:	705a      	strb	r2, [r3, #1]
 8005788:	e00f      	b.n	80057aa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800578a:	78fb      	ldrb	r3, [r7, #3]
 800578c:	f003 020f 	and.w	r2, r3, #15
 8005790:	4613      	mov	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	4413      	add	r3, r2
 80057a0:	3304      	adds	r3, #4
 80057a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80057aa:	78fb      	ldrb	r3, [r7, #3]
 80057ac:	f003 030f 	and.w	r3, r3, #15
 80057b0:	b2da      	uxtb	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80057b6:	883b      	ldrh	r3, [r7, #0]
 80057b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	78ba      	ldrb	r2, [r7, #2]
 80057c4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	785b      	ldrb	r3, [r3, #1]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d004      	beq.n	80057d8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	461a      	mov	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80057d8:	78bb      	ldrb	r3, [r7, #2]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d102      	bne.n	80057e4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d101      	bne.n	80057f2 <HAL_PCD_EP_Open+0xae>
 80057ee:	2302      	movs	r3, #2
 80057f0:	e00e      	b.n	8005810 <HAL_PCD_EP_Open+0xcc>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68f9      	ldr	r1, [r7, #12]
 8005800:	4618      	mov	r0, r3
 8005802:	f003 f9ef 	bl	8008be4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800580e:	7afb      	ldrb	r3, [r7, #11]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005824:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005828:	2b00      	cmp	r3, #0
 800582a:	da0f      	bge.n	800584c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800582c:	78fb      	ldrb	r3, [r7, #3]
 800582e:	f003 020f 	and.w	r2, r3, #15
 8005832:	4613      	mov	r3, r2
 8005834:	00db      	lsls	r3, r3, #3
 8005836:	4413      	add	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	3310      	adds	r3, #16
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	4413      	add	r3, r2
 8005840:	3304      	adds	r3, #4
 8005842:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	705a      	strb	r2, [r3, #1]
 800584a:	e00f      	b.n	800586c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800584c:	78fb      	ldrb	r3, [r7, #3]
 800584e:	f003 020f 	and.w	r2, r3, #15
 8005852:	4613      	mov	r3, r2
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	4413      	add	r3, r2
 8005862:	3304      	adds	r3, #4
 8005864:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800586c:	78fb      	ldrb	r3, [r7, #3]
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	b2da      	uxtb	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800587e:	2b01      	cmp	r3, #1
 8005880:	d101      	bne.n	8005886 <HAL_PCD_EP_Close+0x6e>
 8005882:	2302      	movs	r3, #2
 8005884:	e00e      	b.n	80058a4 <HAL_PCD_EP_Close+0x8c>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68f9      	ldr	r1, [r7, #12]
 8005894:	4618      	mov	r0, r3
 8005896:	f003 fa2d 	bl	8008cf4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	607a      	str	r2, [r7, #4]
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	460b      	mov	r3, r1
 80058ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058bc:	7afb      	ldrb	r3, [r7, #11]
 80058be:	f003 020f 	and.w	r2, r3, #15
 80058c2:	4613      	mov	r3, r2
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	4413      	add	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4413      	add	r3, r2
 80058d2:	3304      	adds	r3, #4
 80058d4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2200      	movs	r2, #0
 80058e6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2200      	movs	r2, #0
 80058ec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058ee:	7afb      	ldrb	r3, [r7, #11]
 80058f0:	f003 030f 	and.w	r3, r3, #15
 80058f4:	b2da      	uxtb	r2, r3
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	799b      	ldrb	r3, [r3, #6]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d102      	bne.n	8005908 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6818      	ldr	r0, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	799b      	ldrb	r3, [r3, #6]
 8005910:	461a      	mov	r2, r3
 8005912:	6979      	ldr	r1, [r7, #20]
 8005914:	f003 faca 	bl	8008eac <USB_EPStartXfer>

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b086      	sub	sp, #24
 8005926:	af00      	add	r7, sp, #0
 8005928:	60f8      	str	r0, [r7, #12]
 800592a:	607a      	str	r2, [r7, #4]
 800592c:	603b      	str	r3, [r7, #0]
 800592e:	460b      	mov	r3, r1
 8005930:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005932:	7afb      	ldrb	r3, [r7, #11]
 8005934:	f003 020f 	and.w	r2, r3, #15
 8005938:	4613      	mov	r3, r2
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	3310      	adds	r3, #16
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4413      	add	r3, r2
 8005946:	3304      	adds	r3, #4
 8005948:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	683a      	ldr	r2, [r7, #0]
 8005954:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2201      	movs	r2, #1
 8005960:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005962:	7afb      	ldrb	r3, [r7, #11]
 8005964:	f003 030f 	and.w	r3, r3, #15
 8005968:	b2da      	uxtb	r2, r3
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	799b      	ldrb	r3, [r3, #6]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d102      	bne.n	800597c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6818      	ldr	r0, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	799b      	ldrb	r3, [r3, #6]
 8005984:	461a      	mov	r2, r3
 8005986:	6979      	ldr	r1, [r7, #20]
 8005988:	f003 fa90 	bl	8008eac <USB_EPStartXfer>

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3718      	adds	r7, #24
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b084      	sub	sp, #16
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
 800599e:	460b      	mov	r3, r1
 80059a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80059a2:	78fb      	ldrb	r3, [r7, #3]
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	7912      	ldrb	r2, [r2, #4]
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d901      	bls.n	80059b4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e04f      	b.n	8005a54 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80059b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	da0f      	bge.n	80059dc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	f003 020f 	and.w	r2, r3, #15
 80059c2:	4613      	mov	r3, r2
 80059c4:	00db      	lsls	r3, r3, #3
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	3310      	adds	r3, #16
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	4413      	add	r3, r2
 80059d0:	3304      	adds	r3, #4
 80059d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2201      	movs	r2, #1
 80059d8:	705a      	strb	r2, [r3, #1]
 80059da:	e00d      	b.n	80059f8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80059dc:	78fa      	ldrb	r2, [r7, #3]
 80059de:	4613      	mov	r3, r2
 80059e0:	00db      	lsls	r3, r3, #3
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	4413      	add	r3, r2
 80059ee:	3304      	adds	r3, #4
 80059f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2201      	movs	r2, #1
 80059fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	f003 030f 	and.w	r3, r3, #15
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_PCD_EP_SetStall+0x82>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e01d      	b.n	8005a54 <HAL_PCD_EP_SetStall+0xbe>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68f9      	ldr	r1, [r7, #12]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f003 fe1e 	bl	8009668 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005a2c:	78fb      	ldrb	r3, [r7, #3]
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d109      	bne.n	8005a4a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6818      	ldr	r0, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	7999      	ldrb	r1, [r3, #6]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a44:	461a      	mov	r2, r3
 8005a46:	f004 f80f 	bl	8009a68 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	f003 030f 	and.w	r3, r3, #15
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	7912      	ldrb	r2, [r2, #4]
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d901      	bls.n	8005a7a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e042      	b.n	8005b00 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	da0f      	bge.n	8005aa2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a82:	78fb      	ldrb	r3, [r7, #3]
 8005a84:	f003 020f 	and.w	r2, r3, #15
 8005a88:	4613      	mov	r3, r2
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	3310      	adds	r3, #16
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	4413      	add	r3, r2
 8005a96:	3304      	adds	r3, #4
 8005a98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	705a      	strb	r2, [r3, #1]
 8005aa0:	e00f      	b.n	8005ac2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005aa2:	78fb      	ldrb	r3, [r7, #3]
 8005aa4:	f003 020f 	and.w	r2, r3, #15
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	00db      	lsls	r3, r3, #3
 8005aac:	4413      	add	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	3304      	adds	r3, #4
 8005aba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d101      	bne.n	8005ae2 <HAL_PCD_EP_ClrStall+0x86>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e00e      	b.n	8005b00 <HAL_PCD_EP_ClrStall+0xa4>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68f9      	ldr	r1, [r7, #12]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f003 fe27 	bl	8009744 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	460b      	mov	r3, r1
 8005b12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005b14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	da0c      	bge.n	8005b36 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b1c:	78fb      	ldrb	r3, [r7, #3]
 8005b1e:	f003 020f 	and.w	r2, r3, #15
 8005b22:	4613      	mov	r3, r2
 8005b24:	00db      	lsls	r3, r3, #3
 8005b26:	4413      	add	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	3310      	adds	r3, #16
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	4413      	add	r3, r2
 8005b30:	3304      	adds	r3, #4
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	e00c      	b.n	8005b50 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b36:	78fb      	ldrb	r3, [r7, #3]
 8005b38:	f003 020f 	and.w	r2, r3, #15
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	4413      	add	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68f9      	ldr	r1, [r7, #12]
 8005b56:	4618      	mov	r0, r3
 8005b58:	f003 fc46 	bl	80093e8 <USB_EPStopXfer>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005b60:	7afb      	ldrb	r3, [r7, #11]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b08a      	sub	sp, #40	@ 0x28
 8005b6e:	af02      	add	r7, sp, #8
 8005b70:	6078      	str	r0, [r7, #4]
 8005b72:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	4613      	mov	r3, r2
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	4413      	add	r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	3310      	adds	r3, #16
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	3304      	adds	r3, #4
 8005b90:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	695a      	ldr	r2, [r3, #20]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d901      	bls.n	8005ba2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e06b      	b.n	8005c7a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d902      	bls.n	8005bbe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	3303      	adds	r3, #3
 8005bc2:	089b      	lsrs	r3, r3, #2
 8005bc4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005bc6:	e02a      	b.n	8005c1e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	691a      	ldr	r2, [r3, #16]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d902      	bls.n	8005be4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	3303      	adds	r3, #3
 8005be8:	089b      	lsrs	r3, r3, #2
 8005bea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	68d9      	ldr	r1, [r3, #12]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	4603      	mov	r3, r0
 8005c00:	6978      	ldr	r0, [r7, #20]
 8005c02:	f003 fc9b 	bl	800953c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	441a      	add	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	695a      	ldr	r2, [r3, #20]
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	441a      	add	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c2a:	699b      	ldr	r3, [r3, #24]
 8005c2c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005c2e:	69ba      	ldr	r2, [r7, #24]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d809      	bhi.n	8005c48 <PCD_WriteEmptyTxFifo+0xde>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	695a      	ldr	r2, [r3, #20]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d203      	bcs.n	8005c48 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1bf      	bne.n	8005bc8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	691a      	ldr	r2, [r3, #16]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d811      	bhi.n	8005c78 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	f003 030f 	and.w	r3, r3, #15
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c60:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	43db      	mvns	r3, r3
 8005c6e:	6939      	ldr	r1, [r7, #16]
 8005c70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c74:	4013      	ands	r3, r2
 8005c76:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3720      	adds	r7, #32
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	333c      	adds	r3, #60	@ 0x3c
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	799b      	ldrb	r3, [r3, #6]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d17b      	bne.n	8005db2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f003 0308 	and.w	r3, r3, #8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d015      	beq.n	8005cf0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	4a61      	ldr	r2, [pc, #388]	@ (8005e4c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	f240 80b9 	bls.w	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f000 80b3 	beq.w	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	015a      	lsls	r2, r3, #5
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cec:	6093      	str	r3, [r2, #8]
 8005cee:	e0a7      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f003 0320 	and.w	r3, r3, #32
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d009      	beq.n	8005d0e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d06:	461a      	mov	r2, r3
 8005d08:	2320      	movs	r3, #32
 8005d0a:	6093      	str	r3, [r2, #8]
 8005d0c:	e098      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f040 8093 	bne.w	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	4a4b      	ldr	r2, [pc, #300]	@ (8005e4c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d90f      	bls.n	8005d42 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00a      	beq.n	8005d42 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	015a      	lsls	r2, r3, #5
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	4413      	add	r3, r2
 8005d34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d3e:	6093      	str	r3, [r2, #8]
 8005d40:	e07e      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	4613      	mov	r3, r2
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4413      	add	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	4413      	add	r3, r2
 8005d54:	3304      	adds	r3, #4
 8005d56:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	0159      	lsls	r1, r3, #5
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	440b      	add	r3, r1
 8005d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d6e:	1ad2      	subs	r2, r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d114      	bne.n	8005da4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d109      	bne.n	8005d96 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	2101      	movs	r1, #1
 8005d90:	f003 fe6a 	bl	8009a68 <USB_EP0_OutStart>
 8005d94:	e006      	b.n	8005da4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	441a      	add	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	4619      	mov	r1, r3
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f005 fdc0 	bl	800b930 <HAL_PCD_DataOutStageCallback>
 8005db0:	e046      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	4a26      	ldr	r2, [pc, #152]	@ (8005e50 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d124      	bne.n	8005e04 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00a      	beq.n	8005dda <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	015a      	lsls	r2, r3, #5
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	4413      	add	r3, r2
 8005dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dd6:	6093      	str	r3, [r2, #8]
 8005dd8:	e032      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f003 0320 	and.w	r3, r3, #32
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d008      	beq.n	8005df6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df0:	461a      	mov	r2, r3
 8005df2:	2320      	movs	r3, #32
 8005df4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f005 fd97 	bl	800b930 <HAL_PCD_DataOutStageCallback>
 8005e02:	e01d      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d114      	bne.n	8005e34 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	4413      	add	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d108      	bne.n	8005e34 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6818      	ldr	r0, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	2100      	movs	r1, #0
 8005e30:	f003 fe1a 	bl	8009a68 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	4619      	mov	r1, r3
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f005 fd78 	bl	800b930 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3720      	adds	r7, #32
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	4f54300a 	.word	0x4f54300a
 8005e50:	4f54310a 	.word	0x4f54310a

08005e54 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	333c      	adds	r3, #60	@ 0x3c
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4a15      	ldr	r2, [pc, #84]	@ (8005edc <PCD_EP_OutSetupPacket_int+0x88>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d90e      	bls.n	8005ea8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d009      	beq.n	8005ea8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ea6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f005 fd2f 	bl	800b90c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8005edc <PCD_EP_OutSetupPacket_int+0x88>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d90c      	bls.n	8005ed0 <PCD_EP_OutSetupPacket_int+0x7c>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	799b      	ldrb	r3, [r3, #6]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d108      	bne.n	8005ed0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ec8:	461a      	mov	r2, r3
 8005eca:	2101      	movs	r1, #1
 8005ecc:	f003 fdcc 	bl	8009a68 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	4f54300a 	.word	0x4f54300a

08005ee0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	70fb      	strb	r3, [r7, #3]
 8005eec:	4613      	mov	r3, r2
 8005eee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d107      	bne.n	8005f0e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005efe:	883b      	ldrh	r3, [r7, #0]
 8005f00:	0419      	lsls	r1, r3, #16
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68ba      	ldr	r2, [r7, #8]
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f0c:	e028      	b.n	8005f60 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f14:	0c1b      	lsrs	r3, r3, #16
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	4413      	add	r3, r2
 8005f1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	73fb      	strb	r3, [r7, #15]
 8005f20:	e00d      	b.n	8005f3e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	7bfb      	ldrb	r3, [r7, #15]
 8005f28:	3340      	adds	r3, #64	@ 0x40
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	4413      	add	r3, r2
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	0c1b      	lsrs	r3, r3, #16
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	4413      	add	r3, r2
 8005f36:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005f38:	7bfb      	ldrb	r3, [r7, #15]
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	73fb      	strb	r3, [r7, #15]
 8005f3e:	7bfa      	ldrb	r2, [r7, #15]
 8005f40:	78fb      	ldrb	r3, [r7, #3]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d3ec      	bcc.n	8005f22 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005f48:	883b      	ldrh	r3, [r7, #0]
 8005f4a:	0418      	lsls	r0, r3, #16
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6819      	ldr	r1, [r3, #0]
 8005f50:	78fb      	ldrb	r3, [r7, #3]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	4302      	orrs	r2, r0
 8005f58:	3340      	adds	r3, #64	@ 0x40
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	440b      	add	r3, r1
 8005f5e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	460b      	mov	r3, r1
 8005f78:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	887a      	ldrh	r2, [r7, #2]
 8005f80:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e267      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d075      	beq.n	80060b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fc6:	4b88      	ldr	r3, [pc, #544]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 030c 	and.w	r3, r3, #12
 8005fce:	2b04      	cmp	r3, #4
 8005fd0:	d00c      	beq.n	8005fec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fd2:	4b85      	ldr	r3, [pc, #532]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d112      	bne.n	8006004 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fde:	4b82      	ldr	r3, [pc, #520]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fe6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fea:	d10b      	bne.n	8006004 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fec:	4b7e      	ldr	r3, [pc, #504]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d05b      	beq.n	80060b0 <HAL_RCC_OscConfig+0x108>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d157      	bne.n	80060b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e242      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800600c:	d106      	bne.n	800601c <HAL_RCC_OscConfig+0x74>
 800600e:	4b76      	ldr	r3, [pc, #472]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a75      	ldr	r2, [pc, #468]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	e01d      	b.n	8006058 <HAL_RCC_OscConfig+0xb0>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006024:	d10c      	bne.n	8006040 <HAL_RCC_OscConfig+0x98>
 8006026:	4b70      	ldr	r3, [pc, #448]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a6f      	ldr	r2, [pc, #444]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800602c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	4b6d      	ldr	r3, [pc, #436]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a6c      	ldr	r2, [pc, #432]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800603c:	6013      	str	r3, [r2, #0]
 800603e:	e00b      	b.n	8006058 <HAL_RCC_OscConfig+0xb0>
 8006040:	4b69      	ldr	r3, [pc, #420]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a68      	ldr	r2, [pc, #416]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800604a:	6013      	str	r3, [r2, #0]
 800604c:	4b66      	ldr	r3, [pc, #408]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a65      	ldr	r2, [pc, #404]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d013      	beq.n	8006088 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006060:	f7fc fcde 	bl	8002a20 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006068:	f7fc fcda 	bl	8002a20 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b64      	cmp	r3, #100	@ 0x64
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e207      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800607a:	4b5b      	ldr	r3, [pc, #364]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f0      	beq.n	8006068 <HAL_RCC_OscConfig+0xc0>
 8006086:	e014      	b.n	80060b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006088:	f7fc fcca 	bl	8002a20 <HAL_GetTick>
 800608c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800608e:	e008      	b.n	80060a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006090:	f7fc fcc6 	bl	8002a20 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	2b64      	cmp	r3, #100	@ 0x64
 800609c:	d901      	bls.n	80060a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e1f3      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060a2:	4b51      	ldr	r3, [pc, #324]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1f0      	bne.n	8006090 <HAL_RCC_OscConfig+0xe8>
 80060ae:	e000      	b.n	80060b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d063      	beq.n	8006186 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060be:	4b4a      	ldr	r3, [pc, #296]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f003 030c 	and.w	r3, r3, #12
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00b      	beq.n	80060e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060ca:	4b47      	ldr	r3, [pc, #284]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060d2:	2b08      	cmp	r3, #8
 80060d4:	d11c      	bne.n	8006110 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060d6:	4b44      	ldr	r3, [pc, #272]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d116      	bne.n	8006110 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060e2:	4b41      	ldr	r3, [pc, #260]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <HAL_RCC_OscConfig+0x152>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d001      	beq.n	80060fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e1c7      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060fa:	4b3b      	ldr	r3, [pc, #236]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	4937      	ldr	r1, [pc, #220]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800610a:	4313      	orrs	r3, r2
 800610c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800610e:	e03a      	b.n	8006186 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d020      	beq.n	800615a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006118:	4b34      	ldr	r3, [pc, #208]	@ (80061ec <HAL_RCC_OscConfig+0x244>)
 800611a:	2201      	movs	r2, #1
 800611c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800611e:	f7fc fc7f 	bl	8002a20 <HAL_GetTick>
 8006122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006124:	e008      	b.n	8006138 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006126:	f7fc fc7b 	bl	8002a20 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	2b02      	cmp	r3, #2
 8006132:	d901      	bls.n	8006138 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e1a8      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006138:	4b2b      	ldr	r3, [pc, #172]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0f0      	beq.n	8006126 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006144:	4b28      	ldr	r3, [pc, #160]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	00db      	lsls	r3, r3, #3
 8006152:	4925      	ldr	r1, [pc, #148]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 8006154:	4313      	orrs	r3, r2
 8006156:	600b      	str	r3, [r1, #0]
 8006158:	e015      	b.n	8006186 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800615a:	4b24      	ldr	r3, [pc, #144]	@ (80061ec <HAL_RCC_OscConfig+0x244>)
 800615c:	2200      	movs	r2, #0
 800615e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006160:	f7fc fc5e 	bl	8002a20 <HAL_GetTick>
 8006164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006166:	e008      	b.n	800617a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006168:	f7fc fc5a 	bl	8002a20 <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	2b02      	cmp	r3, #2
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e187      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800617a:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0302 	and.w	r3, r3, #2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1f0      	bne.n	8006168 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0308 	and.w	r3, r3, #8
 800618e:	2b00      	cmp	r3, #0
 8006190:	d036      	beq.n	8006200 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d016      	beq.n	80061c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800619a:	4b15      	ldr	r3, [pc, #84]	@ (80061f0 <HAL_RCC_OscConfig+0x248>)
 800619c:	2201      	movs	r2, #1
 800619e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061a0:	f7fc fc3e 	bl	8002a20 <HAL_GetTick>
 80061a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061a6:	e008      	b.n	80061ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061a8:	f7fc fc3a 	bl	8002a20 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e167      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061ba:	4b0b      	ldr	r3, [pc, #44]	@ (80061e8 <HAL_RCC_OscConfig+0x240>)
 80061bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d0f0      	beq.n	80061a8 <HAL_RCC_OscConfig+0x200>
 80061c6:	e01b      	b.n	8006200 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061c8:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <HAL_RCC_OscConfig+0x248>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061ce:	f7fc fc27 	bl	8002a20 <HAL_GetTick>
 80061d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061d4:	e00e      	b.n	80061f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061d6:	f7fc fc23 	bl	8002a20 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d907      	bls.n	80061f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e150      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
 80061e8:	40023800 	.word	0x40023800
 80061ec:	42470000 	.word	0x42470000
 80061f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061f4:	4b88      	ldr	r3, [pc, #544]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80061f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1ea      	bne.n	80061d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0304 	and.w	r3, r3, #4
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8097 	beq.w	800633c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800620e:	2300      	movs	r3, #0
 8006210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006212:	4b81      	ldr	r3, [pc, #516]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10f      	bne.n	800623e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800621e:	2300      	movs	r3, #0
 8006220:	60bb      	str	r3, [r7, #8]
 8006222:	4b7d      	ldr	r3, [pc, #500]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006226:	4a7c      	ldr	r2, [pc, #496]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622c:	6413      	str	r3, [r2, #64]	@ 0x40
 800622e:	4b7a      	ldr	r3, [pc, #488]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006236:	60bb      	str	r3, [r7, #8]
 8006238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800623a:	2301      	movs	r3, #1
 800623c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800623e:	4b77      	ldr	r3, [pc, #476]	@ (800641c <HAL_RCC_OscConfig+0x474>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006246:	2b00      	cmp	r3, #0
 8006248:	d118      	bne.n	800627c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800624a:	4b74      	ldr	r3, [pc, #464]	@ (800641c <HAL_RCC_OscConfig+0x474>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a73      	ldr	r2, [pc, #460]	@ (800641c <HAL_RCC_OscConfig+0x474>)
 8006250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006256:	f7fc fbe3 	bl	8002a20 <HAL_GetTick>
 800625a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800625c:	e008      	b.n	8006270 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800625e:	f7fc fbdf 	bl	8002a20 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	2b02      	cmp	r3, #2
 800626a:	d901      	bls.n	8006270 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e10c      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006270:	4b6a      	ldr	r3, [pc, #424]	@ (800641c <HAL_RCC_OscConfig+0x474>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006278:	2b00      	cmp	r3, #0
 800627a:	d0f0      	beq.n	800625e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d106      	bne.n	8006292 <HAL_RCC_OscConfig+0x2ea>
 8006284:	4b64      	ldr	r3, [pc, #400]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006288:	4a63      	ldr	r2, [pc, #396]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006290:	e01c      	b.n	80062cc <HAL_RCC_OscConfig+0x324>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	2b05      	cmp	r3, #5
 8006298:	d10c      	bne.n	80062b4 <HAL_RCC_OscConfig+0x30c>
 800629a:	4b5f      	ldr	r3, [pc, #380]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 800629c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629e:	4a5e      	ldr	r2, [pc, #376]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062a0:	f043 0304 	orr.w	r3, r3, #4
 80062a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80062a6:	4b5c      	ldr	r3, [pc, #368]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062aa:	4a5b      	ldr	r2, [pc, #364]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062ac:	f043 0301 	orr.w	r3, r3, #1
 80062b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80062b2:	e00b      	b.n	80062cc <HAL_RCC_OscConfig+0x324>
 80062b4:	4b58      	ldr	r3, [pc, #352]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b8:	4a57      	ldr	r2, [pc, #348]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062ba:	f023 0301 	bic.w	r3, r3, #1
 80062be:	6713      	str	r3, [r2, #112]	@ 0x70
 80062c0:	4b55      	ldr	r3, [pc, #340]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c4:	4a54      	ldr	r2, [pc, #336]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062c6:	f023 0304 	bic.w	r3, r3, #4
 80062ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d015      	beq.n	8006300 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d4:	f7fc fba4 	bl	8002a20 <HAL_GetTick>
 80062d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062da:	e00a      	b.n	80062f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062dc:	f7fc fba0 	bl	8002a20 <HAL_GetTick>
 80062e0:	4602      	mov	r2, r0
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e0cb      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062f2:	4b49      	ldr	r3, [pc, #292]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80062f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0ee      	beq.n	80062dc <HAL_RCC_OscConfig+0x334>
 80062fe:	e014      	b.n	800632a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006300:	f7fc fb8e 	bl	8002a20 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006306:	e00a      	b.n	800631e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006308:	f7fc fb8a 	bl	8002a20 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006316:	4293      	cmp	r3, r2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e0b5      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800631e:	4b3e      	ldr	r3, [pc, #248]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1ee      	bne.n	8006308 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800632a:	7dfb      	ldrb	r3, [r7, #23]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d105      	bne.n	800633c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006330:	4b39      	ldr	r3, [pc, #228]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006334:	4a38      	ldr	r2, [pc, #224]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800633a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 80a1 	beq.w	8006488 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006346:	4b34      	ldr	r3, [pc, #208]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 030c 	and.w	r3, r3, #12
 800634e:	2b08      	cmp	r3, #8
 8006350:	d05c      	beq.n	800640c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	2b02      	cmp	r3, #2
 8006358:	d141      	bne.n	80063de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800635a:	4b31      	ldr	r3, [pc, #196]	@ (8006420 <HAL_RCC_OscConfig+0x478>)
 800635c:	2200      	movs	r2, #0
 800635e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006360:	f7fc fb5e 	bl	8002a20 <HAL_GetTick>
 8006364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006368:	f7fc fb5a 	bl	8002a20 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b02      	cmp	r3, #2
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e087      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800637a:	4b27      	ldr	r3, [pc, #156]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f0      	bne.n	8006368 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	69da      	ldr	r2, [r3, #28]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a1b      	ldr	r3, [r3, #32]
 800638e:	431a      	orrs	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006394:	019b      	lsls	r3, r3, #6
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639c:	085b      	lsrs	r3, r3, #1
 800639e:	3b01      	subs	r3, #1
 80063a0:	041b      	lsls	r3, r3, #16
 80063a2:	431a      	orrs	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a8:	061b      	lsls	r3, r3, #24
 80063aa:	491b      	ldr	r1, [pc, #108]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006420 <HAL_RCC_OscConfig+0x478>)
 80063b2:	2201      	movs	r2, #1
 80063b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b6:	f7fc fb33 	bl	8002a20 <HAL_GetTick>
 80063ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063be:	f7fc fb2f 	bl	8002a20 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e05c      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063d0:	4b11      	ldr	r3, [pc, #68]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d0f0      	beq.n	80063be <HAL_RCC_OscConfig+0x416>
 80063dc:	e054      	b.n	8006488 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063de:	4b10      	ldr	r3, [pc, #64]	@ (8006420 <HAL_RCC_OscConfig+0x478>)
 80063e0:	2200      	movs	r2, #0
 80063e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063e4:	f7fc fb1c 	bl	8002a20 <HAL_GetTick>
 80063e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ea:	e008      	b.n	80063fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ec:	f7fc fb18 	bl	8002a20 <HAL_GetTick>
 80063f0:	4602      	mov	r2, r0
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d901      	bls.n	80063fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e045      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063fe:	4b06      	ldr	r3, [pc, #24]	@ (8006418 <HAL_RCC_OscConfig+0x470>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1f0      	bne.n	80063ec <HAL_RCC_OscConfig+0x444>
 800640a:	e03d      	b.n	8006488 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d107      	bne.n	8006424 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e038      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
 8006418:	40023800 	.word	0x40023800
 800641c:	40007000 	.word	0x40007000
 8006420:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006424:	4b1b      	ldr	r3, [pc, #108]	@ (8006494 <HAL_RCC_OscConfig+0x4ec>)
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d028      	beq.n	8006484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800643c:	429a      	cmp	r2, r3
 800643e:	d121      	bne.n	8006484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800644a:	429a      	cmp	r2, r3
 800644c:	d11a      	bne.n	8006484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006454:	4013      	ands	r3, r2
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800645a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800645c:	4293      	cmp	r3, r2
 800645e:	d111      	bne.n	8006484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646a:	085b      	lsrs	r3, r3, #1
 800646c:	3b01      	subs	r3, #1
 800646e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006470:	429a      	cmp	r2, r3
 8006472:	d107      	bne.n	8006484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006480:	429a      	cmp	r2, r3
 8006482:	d001      	beq.n	8006488 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e000      	b.n	800648a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	40023800 	.word	0x40023800

08006498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d101      	bne.n	80064ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0cc      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064ac:	4b68      	ldr	r3, [pc, #416]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 030f 	and.w	r3, r3, #15
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d90c      	bls.n	80064d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064ba:	4b65      	ldr	r3, [pc, #404]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	b2d2      	uxtb	r2, r2
 80064c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c2:	4b63      	ldr	r3, [pc, #396]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	683a      	ldr	r2, [r7, #0]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d001      	beq.n	80064d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e0b8      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d020      	beq.n	8006522 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d005      	beq.n	80064f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064ec:	4b59      	ldr	r3, [pc, #356]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	4a58      	ldr	r2, [pc, #352]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 80064f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b00      	cmp	r3, #0
 8006502:	d005      	beq.n	8006510 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006504:	4b53      	ldr	r3, [pc, #332]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	4a52      	ldr	r2, [pc, #328]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 800650a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800650e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006510:	4b50      	ldr	r3, [pc, #320]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	494d      	ldr	r1, [pc, #308]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 800651e:	4313      	orrs	r3, r2
 8006520:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d044      	beq.n	80065b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d107      	bne.n	8006546 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006536:	4b47      	ldr	r3, [pc, #284]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d119      	bne.n	8006576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e07f      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	2b02      	cmp	r3, #2
 800654c:	d003      	beq.n	8006556 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006552:	2b03      	cmp	r3, #3
 8006554:	d107      	bne.n	8006566 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006556:	4b3f      	ldr	r3, [pc, #252]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d109      	bne.n	8006576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e06f      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006566:	4b3b      	ldr	r3, [pc, #236]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e067      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006576:	4b37      	ldr	r3, [pc, #220]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f023 0203 	bic.w	r2, r3, #3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	4934      	ldr	r1, [pc, #208]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006584:	4313      	orrs	r3, r2
 8006586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006588:	f7fc fa4a 	bl	8002a20 <HAL_GetTick>
 800658c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800658e:	e00a      	b.n	80065a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006590:	f7fc fa46 	bl	8002a20 <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800659e:	4293      	cmp	r3, r2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e04f      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065a6:	4b2b      	ldr	r3, [pc, #172]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f003 020c 	and.w	r2, r3, #12
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d1eb      	bne.n	8006590 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065b8:	4b25      	ldr	r3, [pc, #148]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d20c      	bcs.n	80065e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065c6:	4b22      	ldr	r3, [pc, #136]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ce:	4b20      	ldr	r3, [pc, #128]	@ (8006650 <HAL_RCC_ClockConfig+0x1b8>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	683a      	ldr	r2, [r7, #0]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d001      	beq.n	80065e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e032      	b.n	8006646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d008      	beq.n	80065fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065ec:	4b19      	ldr	r3, [pc, #100]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	4916      	ldr	r1, [pc, #88]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d009      	beq.n	800661e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800660a:	4b12      	ldr	r3, [pc, #72]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	00db      	lsls	r3, r3, #3
 8006618:	490e      	ldr	r1, [pc, #56]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 800661a:	4313      	orrs	r3, r2
 800661c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800661e:	f000 f821 	bl	8006664 <HAL_RCC_GetSysClockFreq>
 8006622:	4602      	mov	r2, r0
 8006624:	4b0b      	ldr	r3, [pc, #44]	@ (8006654 <HAL_RCC_ClockConfig+0x1bc>)
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	091b      	lsrs	r3, r3, #4
 800662a:	f003 030f 	and.w	r3, r3, #15
 800662e:	490a      	ldr	r1, [pc, #40]	@ (8006658 <HAL_RCC_ClockConfig+0x1c0>)
 8006630:	5ccb      	ldrb	r3, [r1, r3]
 8006632:	fa22 f303 	lsr.w	r3, r2, r3
 8006636:	4a09      	ldr	r2, [pc, #36]	@ (800665c <HAL_RCC_ClockConfig+0x1c4>)
 8006638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800663a:	4b09      	ldr	r3, [pc, #36]	@ (8006660 <HAL_RCC_ClockConfig+0x1c8>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4618      	mov	r0, r3
 8006640:	f7fc f9aa 	bl	8002998 <HAL_InitTick>

  return HAL_OK;
 8006644:	2300      	movs	r3, #0
}
 8006646:	4618      	mov	r0, r3
 8006648:	3710      	adds	r7, #16
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	40023c00 	.word	0x40023c00
 8006654:	40023800 	.word	0x40023800
 8006658:	0800bfd4 	.word	0x0800bfd4
 800665c:	20000038 	.word	0x20000038
 8006660:	2000004c 	.word	0x2000004c

08006664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006668:	b094      	sub	sp, #80	@ 0x50
 800666a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800667c:	4b79      	ldr	r3, [pc, #484]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 030c 	and.w	r3, r3, #12
 8006684:	2b08      	cmp	r3, #8
 8006686:	d00d      	beq.n	80066a4 <HAL_RCC_GetSysClockFreq+0x40>
 8006688:	2b08      	cmp	r3, #8
 800668a:	f200 80e1 	bhi.w	8006850 <HAL_RCC_GetSysClockFreq+0x1ec>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <HAL_RCC_GetSysClockFreq+0x34>
 8006692:	2b04      	cmp	r3, #4
 8006694:	d003      	beq.n	800669e <HAL_RCC_GetSysClockFreq+0x3a>
 8006696:	e0db      	b.n	8006850 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006698:	4b73      	ldr	r3, [pc, #460]	@ (8006868 <HAL_RCC_GetSysClockFreq+0x204>)
 800669a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800669c:	e0db      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800669e:	4b73      	ldr	r3, [pc, #460]	@ (800686c <HAL_RCC_GetSysClockFreq+0x208>)
 80066a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066a2:	e0d8      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066a4:	4b6f      	ldr	r3, [pc, #444]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d063      	beq.n	8006782 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	099b      	lsrs	r3, r3, #6
 80066c0:	2200      	movs	r2, #0
 80066c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80066c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ce:	2300      	movs	r3, #0
 80066d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066d6:	4622      	mov	r2, r4
 80066d8:	462b      	mov	r3, r5
 80066da:	f04f 0000 	mov.w	r0, #0
 80066de:	f04f 0100 	mov.w	r1, #0
 80066e2:	0159      	lsls	r1, r3, #5
 80066e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066e8:	0150      	lsls	r0, r2, #5
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	4621      	mov	r1, r4
 80066f0:	1a51      	subs	r1, r2, r1
 80066f2:	6139      	str	r1, [r7, #16]
 80066f4:	4629      	mov	r1, r5
 80066f6:	eb63 0301 	sbc.w	r3, r3, r1
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006708:	4659      	mov	r1, fp
 800670a:	018b      	lsls	r3, r1, #6
 800670c:	4651      	mov	r1, sl
 800670e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006712:	4651      	mov	r1, sl
 8006714:	018a      	lsls	r2, r1, #6
 8006716:	4651      	mov	r1, sl
 8006718:	ebb2 0801 	subs.w	r8, r2, r1
 800671c:	4659      	mov	r1, fp
 800671e:	eb63 0901 	sbc.w	r9, r3, r1
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800672e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006732:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006736:	4690      	mov	r8, r2
 8006738:	4699      	mov	r9, r3
 800673a:	4623      	mov	r3, r4
 800673c:	eb18 0303 	adds.w	r3, r8, r3
 8006740:	60bb      	str	r3, [r7, #8]
 8006742:	462b      	mov	r3, r5
 8006744:	eb49 0303 	adc.w	r3, r9, r3
 8006748:	60fb      	str	r3, [r7, #12]
 800674a:	f04f 0200 	mov.w	r2, #0
 800674e:	f04f 0300 	mov.w	r3, #0
 8006752:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006756:	4629      	mov	r1, r5
 8006758:	024b      	lsls	r3, r1, #9
 800675a:	4621      	mov	r1, r4
 800675c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006760:	4621      	mov	r1, r4
 8006762:	024a      	lsls	r2, r1, #9
 8006764:	4610      	mov	r0, r2
 8006766:	4619      	mov	r1, r3
 8006768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676a:	2200      	movs	r2, #0
 800676c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800676e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006770:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006774:	f7f9 fd3a 	bl	80001ec <__aeabi_uldivmod>
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4613      	mov	r3, r2
 800677e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006780:	e058      	b.n	8006834 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006782:	4b38      	ldr	r3, [pc, #224]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	099b      	lsrs	r3, r3, #6
 8006788:	2200      	movs	r2, #0
 800678a:	4618      	mov	r0, r3
 800678c:	4611      	mov	r1, r2
 800678e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006792:	623b      	str	r3, [r7, #32]
 8006794:	2300      	movs	r3, #0
 8006796:	627b      	str	r3, [r7, #36]	@ 0x24
 8006798:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800679c:	4642      	mov	r2, r8
 800679e:	464b      	mov	r3, r9
 80067a0:	f04f 0000 	mov.w	r0, #0
 80067a4:	f04f 0100 	mov.w	r1, #0
 80067a8:	0159      	lsls	r1, r3, #5
 80067aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067ae:	0150      	lsls	r0, r2, #5
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4641      	mov	r1, r8
 80067b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80067ba:	4649      	mov	r1, r9
 80067bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80067c0:	f04f 0200 	mov.w	r2, #0
 80067c4:	f04f 0300 	mov.w	r3, #0
 80067c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80067cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80067d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067d4:	ebb2 040a 	subs.w	r4, r2, sl
 80067d8:	eb63 050b 	sbc.w	r5, r3, fp
 80067dc:	f04f 0200 	mov.w	r2, #0
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	00eb      	lsls	r3, r5, #3
 80067e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067ea:	00e2      	lsls	r2, r4, #3
 80067ec:	4614      	mov	r4, r2
 80067ee:	461d      	mov	r5, r3
 80067f0:	4643      	mov	r3, r8
 80067f2:	18e3      	adds	r3, r4, r3
 80067f4:	603b      	str	r3, [r7, #0]
 80067f6:	464b      	mov	r3, r9
 80067f8:	eb45 0303 	adc.w	r3, r5, r3
 80067fc:	607b      	str	r3, [r7, #4]
 80067fe:	f04f 0200 	mov.w	r2, #0
 8006802:	f04f 0300 	mov.w	r3, #0
 8006806:	e9d7 4500 	ldrd	r4, r5, [r7]
 800680a:	4629      	mov	r1, r5
 800680c:	028b      	lsls	r3, r1, #10
 800680e:	4621      	mov	r1, r4
 8006810:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006814:	4621      	mov	r1, r4
 8006816:	028a      	lsls	r2, r1, #10
 8006818:	4610      	mov	r0, r2
 800681a:	4619      	mov	r1, r3
 800681c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800681e:	2200      	movs	r2, #0
 8006820:	61bb      	str	r3, [r7, #24]
 8006822:	61fa      	str	r2, [r7, #28]
 8006824:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006828:	f7f9 fce0 	bl	80001ec <__aeabi_uldivmod>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	4613      	mov	r3, r2
 8006832:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006834:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <HAL_RCC_GetSysClockFreq+0x200>)
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	0c1b      	lsrs	r3, r3, #16
 800683a:	f003 0303 	and.w	r3, r3, #3
 800683e:	3301      	adds	r3, #1
 8006840:	005b      	lsls	r3, r3, #1
 8006842:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006844:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006848:	fbb2 f3f3 	udiv	r3, r2, r3
 800684c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800684e:	e002      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006850:	4b05      	ldr	r3, [pc, #20]	@ (8006868 <HAL_RCC_GetSysClockFreq+0x204>)
 8006852:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006854:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006858:	4618      	mov	r0, r3
 800685a:	3750      	adds	r7, #80	@ 0x50
 800685c:	46bd      	mov	sp, r7
 800685e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006862:	bf00      	nop
 8006864:	40023800 	.word	0x40023800
 8006868:	00f42400 	.word	0x00f42400
 800686c:	007a1200 	.word	0x007a1200

08006870 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006870:	b480      	push	{r7}
 8006872:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006874:	4b03      	ldr	r3, [pc, #12]	@ (8006884 <HAL_RCC_GetHCLKFreq+0x14>)
 8006876:	681b      	ldr	r3, [r3, #0]
}
 8006878:	4618      	mov	r0, r3
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	20000038 	.word	0x20000038

08006888 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800688c:	f7ff fff0 	bl	8006870 <HAL_RCC_GetHCLKFreq>
 8006890:	4602      	mov	r2, r0
 8006892:	4b05      	ldr	r3, [pc, #20]	@ (80068a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	0a9b      	lsrs	r3, r3, #10
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	4903      	ldr	r1, [pc, #12]	@ (80068ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800689e:	5ccb      	ldrb	r3, [r1, r3]
 80068a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40023800 	.word	0x40023800
 80068ac:	0800bfe4 	.word	0x0800bfe4

080068b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068b4:	f7ff ffdc 	bl	8006870 <HAL_RCC_GetHCLKFreq>
 80068b8:	4602      	mov	r2, r0
 80068ba:	4b05      	ldr	r3, [pc, #20]	@ (80068d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	0b5b      	lsrs	r3, r3, #13
 80068c0:	f003 0307 	and.w	r3, r3, #7
 80068c4:	4903      	ldr	r1, [pc, #12]	@ (80068d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068c6:	5ccb      	ldrb	r3, [r1, r3]
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40023800 	.word	0x40023800
 80068d4:	0800bfe4 	.word	0x0800bfe4

080068d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0301 	and.w	r3, r3, #1
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10b      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d105      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006908:	2b00      	cmp	r3, #0
 800690a:	d075      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800690c:	4b91      	ldr	r3, [pc, #580]	@ (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800690e:	2200      	movs	r2, #0
 8006910:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006912:	f7fc f885 	bl	8002a20 <HAL_GetTick>
 8006916:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006918:	e008      	b.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800691a:	f7fc f881 	bl	8002a20 <HAL_GetTick>
 800691e:	4602      	mov	r2, r0
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	2b02      	cmp	r3, #2
 8006926:	d901      	bls.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006928:	2303      	movs	r3, #3
 800692a:	e189      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800692c:	4b8a      	ldr	r3, [pc, #552]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1f0      	bne.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d009      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	019a      	lsls	r2, r3, #6
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	071b      	lsls	r3, r3, #28
 8006950:	4981      	ldr	r1, [pc, #516]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006952:	4313      	orrs	r3, r2
 8006954:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d01f      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006964:	4b7c      	ldr	r3, [pc, #496]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800696a:	0f1b      	lsrs	r3, r3, #28
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	019a      	lsls	r2, r3, #6
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	061b      	lsls	r3, r3, #24
 800697e:	431a      	orrs	r2, r3
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	071b      	lsls	r3, r3, #28
 8006984:	4974      	ldr	r1, [pc, #464]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006986:	4313      	orrs	r3, r2
 8006988:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800698c:	4b72      	ldr	r3, [pc, #456]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800698e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006992:	f023 021f 	bic.w	r2, r3, #31
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	3b01      	subs	r3, #1
 800699c:	496e      	ldr	r1, [pc, #440]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00d      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	019a      	lsls	r2, r3, #6
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	061b      	lsls	r3, r3, #24
 80069bc:	431a      	orrs	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	071b      	lsls	r3, r3, #28
 80069c4:	4964      	ldr	r1, [pc, #400]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069c6:	4313      	orrs	r3, r2
 80069c8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80069cc:	4b61      	ldr	r3, [pc, #388]	@ (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80069ce:	2201      	movs	r2, #1
 80069d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069d2:	f7fc f825 	bl	8002a20 <HAL_GetTick>
 80069d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069d8:	e008      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80069da:	f7fc f821 	bl	8002a20 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d901      	bls.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e129      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069ec:	4b5a      	ldr	r3, [pc, #360]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d0f0      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d079      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006a10:	4b52      	ldr	r3, [pc, #328]	@ (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006a12:	2200      	movs	r2, #0
 8006a14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a16:	f7fc f803 	bl	8002a20 <HAL_GetTick>
 8006a1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a1c:	e008      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006a1e:	f7fb ffff 	bl	8002a20 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d901      	bls.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e107      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a30:	4b49      	ldr	r3, [pc, #292]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a3c:	d0ef      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d020      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a4a:	4b43      	ldr	r3, [pc, #268]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a50:	0f1b      	lsrs	r3, r3, #28
 8006a52:	f003 0307 	and.w	r3, r3, #7
 8006a56:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	019a      	lsls	r2, r3, #6
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	061b      	lsls	r3, r3, #24
 8006a64:	431a      	orrs	r2, r3
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	071b      	lsls	r3, r3, #28
 8006a6a:	493b      	ldr	r1, [pc, #236]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006a72:	4b39      	ldr	r3, [pc, #228]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	4934      	ldr	r1, [pc, #208]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01e      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a98:	4b2f      	ldr	r3, [pc, #188]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9e:	0e1b      	lsrs	r3, r3, #24
 8006aa0:	f003 030f 	and.w	r3, r3, #15
 8006aa4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	019a      	lsls	r2, r3, #6
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	061b      	lsls	r3, r3, #24
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	071b      	lsls	r3, r3, #28
 8006ab8:	4927      	ldr	r1, [pc, #156]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006ac0:	4b25      	ldr	r3, [pc, #148]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ac6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ace:	4922      	ldr	r1, [pc, #136]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006ad6:	4b21      	ldr	r3, [pc, #132]	@ (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006ad8:	2201      	movs	r2, #1
 8006ada:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006adc:	f7fb ffa0 	bl	8002a20 <HAL_GetTick>
 8006ae0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ae2:	e008      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ae4:	f7fb ff9c 	bl	8002a20 <HAL_GetTick>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e0a4      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006af6:	4b18      	ldr	r3, [pc, #96]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b02:	d1ef      	bne.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0320 	and.w	r3, r3, #32
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 808b 	beq.w	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b12:	2300      	movs	r3, #0
 8006b14:	60fb      	str	r3, [r7, #12]
 8006b16:	4b10      	ldr	r3, [pc, #64]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b22:	4b0d      	ldr	r3, [pc, #52]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b2a:	60fb      	str	r3, [r7, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a0b      	ldr	r2, [pc, #44]	@ (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b3a:	f7fb ff71 	bl	8002a20 <HAL_GetTick>
 8006b3e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006b40:	e010      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b42:	f7fb ff6d 	bl	8002a20 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d909      	bls.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e075      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006b54:	42470068 	.word	0x42470068
 8006b58:	40023800 	.word	0x40023800
 8006b5c:	42470070 	.word	0x42470070
 8006b60:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006b64:	4b38      	ldr	r3, [pc, #224]	@ (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0e8      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b70:	4b36      	ldr	r3, [pc, #216]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b78:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d02f      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d028      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b96:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b98:	4b2d      	ldr	r3, [pc, #180]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b9e:	4b2c      	ldr	r3, [pc, #176]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ba4:	4a29      	ldr	r2, [pc, #164]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006baa:	4b28      	ldr	r3, [pc, #160]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bae:	f003 0301 	and.w	r3, r3, #1
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d114      	bne.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006bb6:	f7fb ff33 	bl	8002a20 <HAL_GetTick>
 8006bba:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bbc:	e00a      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bbe:	f7fb ff2f 	bl	8002a20 <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d901      	bls.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e035      	b.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d0ee      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006be8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bec:	d10d      	bne.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006bee:	4b17      	ldr	r3, [pc, #92]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c02:	4912      	ldr	r1, [pc, #72]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	608b      	str	r3, [r1, #8]
 8006c08:	e005      	b.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006c0a:	4b10      	ldr	r3, [pc, #64]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	4a0f      	ldr	r2, [pc, #60]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c10:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006c14:	6093      	str	r3, [r2, #8]
 8006c16:	4b0d      	ldr	r3, [pc, #52]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c22:	490a      	ldr	r1, [pc, #40]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d004      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006c3a:	4b06      	ldr	r3, [pc, #24]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006c3c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40007000 	.word	0x40007000
 8006c4c:	40023800 	.word	0x40023800
 8006c50:	42470e40 	.word	0x42470e40
 8006c54:	424711e0 	.word	0x424711e0

08006c58 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e025      	b.n	8006cb8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7fa fc4f 	bl	8001524 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2202      	movs	r2, #2
 8006c8a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	3304      	adds	r3, #4
 8006c96:	4619      	mov	r1, r3
 8006c98:	4610      	mov	r0, r2
 8006c9a:	f001 fb13 	bl	80082c4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6818      	ldr	r0, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	6839      	ldr	r1, [r7, #0]
 8006caa:	f001 fb68 	bl	800837e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006cd2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006cd4:	7dfb      	ldrb	r3, [r7, #23]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d101      	bne.n	8006cde <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006cda:	2302      	movs	r3, #2
 8006cdc:	e021      	b.n	8006d22 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006cde:	7dfb      	ldrb	r3, [r7, #23]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d002      	beq.n	8006cea <HAL_SDRAM_SendCommand+0x2a>
 8006ce4:	7dfb      	ldrb	r3, [r7, #23]
 8006ce6:	2b05      	cmp	r3, #5
 8006ce8:	d118      	bne.n	8006d1c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2202      	movs	r2, #2
 8006cee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	68b9      	ldr	r1, [r7, #8]
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f001 fba8 	bl	8008450 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d104      	bne.n	8006d12 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2205      	movs	r2, #5
 8006d0c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006d10:	e006      	b.n	8006d20 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006d1a:	e001      	b.n	8006d20 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e000      	b.n	8006d22 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}

08006d2a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006d2a:	b580      	push	{r7, lr}
 8006d2c:	b082      	sub	sp, #8
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
 8006d32:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b02      	cmp	r3, #2
 8006d3e:	d101      	bne.n	8006d44 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006d40:	2302      	movs	r3, #2
 8006d42:	e016      	b.n	8006d72 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d10f      	bne.n	8006d70 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2202      	movs	r2, #2
 8006d54:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6839      	ldr	r1, [r7, #0]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f001 fbb3 	bl	80084ca <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	e000      	b.n	8006d72 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b082      	sub	sp, #8
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e07b      	b.n	8006e84 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d108      	bne.n	8006da6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d9c:	d009      	beq.n	8006db2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	61da      	str	r2, [r3, #28]
 8006da4:	e005      	b.n	8006db2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d106      	bne.n	8006dd2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fa fa47 	bl	8001260 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2202      	movs	r2, #2
 8006dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006de8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e04:	431a      	orrs	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	695b      	ldr	r3, [r3, #20]
 8006e14:	f003 0301 	and.w	r3, r3, #1
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e2c:	431a      	orrs	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e36:	ea42 0103 	orr.w	r1, r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	0c1b      	lsrs	r3, r3, #16
 8006e50:	f003 0104 	and.w	r1, r3, #4
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e58:	f003 0210 	and.w	r2, r3, #16
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	430a      	orrs	r2, r1
 8006e62:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	69da      	ldr	r2, [r3, #28]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e72:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3708      	adds	r7, #8
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e01a      	b.n	8006ed4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eb4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7fa fa1a 	bl	80012f0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b088      	sub	sp, #32
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006eec:	f7fb fd98 	bl	8002a20 <HAL_GetTick>
 8006ef0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006ef2:	88fb      	ldrh	r3, [r7, #6]
 8006ef4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d001      	beq.n	8006f06 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006f02:	2302      	movs	r3, #2
 8006f04:	e12a      	b.n	800715c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d002      	beq.n	8006f12 <HAL_SPI_Transmit+0x36>
 8006f0c:	88fb      	ldrh	r3, [r7, #6]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e122      	b.n	800715c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d101      	bne.n	8006f24 <HAL_SPI_Transmit+0x48>
 8006f20:	2302      	movs	r3, #2
 8006f22:	e11b      	b.n	800715c <HAL_SPI_Transmit+0x280>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2203      	movs	r2, #3
 8006f30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	88fa      	ldrh	r2, [r7, #6]
 8006f44:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	88fa      	ldrh	r2, [r7, #6]
 8006f4a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f72:	d10f      	bne.n	8006f94 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f82:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9e:	2b40      	cmp	r3, #64	@ 0x40
 8006fa0:	d007      	beq.n	8006fb2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fba:	d152      	bne.n	8007062 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_SPI_Transmit+0xee>
 8006fc4:	8b7b      	ldrh	r3, [r7, #26]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d145      	bne.n	8007056 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fce:	881a      	ldrh	r2, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fda:	1c9a      	adds	r2, r3, #2
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006fee:	e032      	b.n	8007056 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d112      	bne.n	8007024 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007002:	881a      	ldrh	r2, [r3, #0]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800700e:	1c9a      	adds	r2, r3, #2
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007018:	b29b      	uxth	r3, r3
 800701a:	3b01      	subs	r3, #1
 800701c:	b29a      	uxth	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007022:	e018      	b.n	8007056 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007024:	f7fb fcfc 	bl	8002a20 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d803      	bhi.n	800703c <HAL_SPI_Transmit+0x160>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800703a:	d102      	bne.n	8007042 <HAL_SPI_Transmit+0x166>
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d109      	bne.n	8007056 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e082      	b.n	800715c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1c7      	bne.n	8006ff0 <HAL_SPI_Transmit+0x114>
 8007060:	e053      	b.n	800710a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d002      	beq.n	8007070 <HAL_SPI_Transmit+0x194>
 800706a:	8b7b      	ldrh	r3, [r7, #26]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d147      	bne.n	8007100 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	330c      	adds	r3, #12
 800707a:	7812      	ldrb	r2, [r2, #0]
 800707c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007082:	1c5a      	adds	r2, r3, #1
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800708c:	b29b      	uxth	r3, r3
 800708e:	3b01      	subs	r3, #1
 8007090:	b29a      	uxth	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007096:	e033      	b.n	8007100 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f003 0302 	and.w	r3, r3, #2
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d113      	bne.n	80070ce <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	330c      	adds	r3, #12
 80070b0:	7812      	ldrb	r2, [r2, #0]
 80070b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b8:	1c5a      	adds	r2, r3, #1
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	3b01      	subs	r3, #1
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80070cc:	e018      	b.n	8007100 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070ce:	f7fb fca7 	bl	8002a20 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	429a      	cmp	r2, r3
 80070dc:	d803      	bhi.n	80070e6 <HAL_SPI_Transmit+0x20a>
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070e4:	d102      	bne.n	80070ec <HAL_SPI_Transmit+0x210>
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d109      	bne.n	8007100 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e02d      	b.n	800715c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007104:	b29b      	uxth	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1c6      	bne.n	8007098 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800710a:	69fa      	ldr	r2, [r7, #28]
 800710c:	6839      	ldr	r1, [r7, #0]
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 fbe6 	bl	80078e0 <SPI_EndRxTxTransaction>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2220      	movs	r2, #32
 800711e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007128:	2300      	movs	r3, #0
 800712a:	617b      	str	r3, [r7, #20]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800715a:	2300      	movs	r3, #0
  }
}
 800715c:	4618      	mov	r0, r3
 800715e:	3720      	adds	r7, #32
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af02      	add	r7, sp, #8
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	603b      	str	r3, [r7, #0]
 8007170:	4613      	mov	r3, r2
 8007172:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b01      	cmp	r3, #1
 800717e:	d001      	beq.n	8007184 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007180:	2302      	movs	r3, #2
 8007182:	e104      	b.n	800738e <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d002      	beq.n	8007190 <HAL_SPI_Receive+0x2c>
 800718a:	88fb      	ldrh	r3, [r7, #6]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e0fc      	b.n	800738e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800719c:	d112      	bne.n	80071c4 <HAL_SPI_Receive+0x60>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10e      	bne.n	80071c4 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2204      	movs	r2, #4
 80071aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80071ae:	88fa      	ldrh	r2, [r7, #6]
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	4613      	mov	r3, r2
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f000 f8eb 	bl	8007396 <HAL_SPI_TransmitReceive>
 80071c0:	4603      	mov	r3, r0
 80071c2:	e0e4      	b.n	800738e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071c4:	f7fb fc2c 	bl	8002a20 <HAL_GetTick>
 80071c8:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d101      	bne.n	80071d8 <HAL_SPI_Receive+0x74>
 80071d4:	2302      	movs	r3, #2
 80071d6:	e0da      	b.n	800738e <HAL_SPI_Receive+0x22a>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2204      	movs	r2, #4
 80071e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	88fa      	ldrh	r2, [r7, #6]
 80071f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	88fa      	ldrh	r2, [r7, #6]
 80071fe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2200      	movs	r2, #0
 8007210:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007226:	d10f      	bne.n	8007248 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007236:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007246:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007252:	2b40      	cmp	r3, #64	@ 0x40
 8007254:	d007      	beq.n	8007266 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007264:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d170      	bne.n	8007350 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800726e:	e035      	b.n	80072dc <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b01      	cmp	r3, #1
 800727c:	d115      	bne.n	80072aa <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f103 020c 	add.w	r2, r3, #12
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728a:	7812      	ldrb	r2, [r2, #0]
 800728c:	b2d2      	uxtb	r2, r2
 800728e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007294:	1c5a      	adds	r2, r3, #1
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800729e:	b29b      	uxth	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072a8:	e018      	b.n	80072dc <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072aa:	f7fb fbb9 	bl	8002a20 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d803      	bhi.n	80072c2 <HAL_SPI_Receive+0x15e>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072c0:	d102      	bne.n	80072c8 <HAL_SPI_Receive+0x164>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d109      	bne.n	80072dc <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e058      	b.n	800738e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1c4      	bne.n	8007270 <HAL_SPI_Receive+0x10c>
 80072e6:	e038      	b.n	800735a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 0301 	and.w	r3, r3, #1
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d113      	bne.n	800731e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	68da      	ldr	r2, [r3, #12]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007300:	b292      	uxth	r2, r2
 8007302:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007308:	1c9a      	adds	r2, r3, #2
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007312:	b29b      	uxth	r3, r3
 8007314:	3b01      	subs	r3, #1
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800731c:	e018      	b.n	8007350 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800731e:	f7fb fb7f 	bl	8002a20 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	683a      	ldr	r2, [r7, #0]
 800732a:	429a      	cmp	r2, r3
 800732c:	d803      	bhi.n	8007336 <HAL_SPI_Receive+0x1d2>
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007334:	d102      	bne.n	800733c <HAL_SPI_Receive+0x1d8>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d109      	bne.n	8007350 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e01e      	b.n	800738e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007354:	b29b      	uxth	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1c6      	bne.n	80072e8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800735a:	697a      	ldr	r2, [r7, #20]
 800735c:	6839      	ldr	r1, [r7, #0]
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 fa58 	bl	8007814 <SPI_EndRxTransaction>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d002      	beq.n	8007370 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2220      	movs	r2, #32
 800736e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2200      	movs	r2, #0
 800737c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e000      	b.n	800738e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800738c:	2300      	movs	r3, #0
  }
}
 800738e:	4618      	mov	r0, r3
 8007390:	3718      	adds	r7, #24
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b08a      	sub	sp, #40	@ 0x28
 800739a:	af00      	add	r7, sp, #0
 800739c:	60f8      	str	r0, [r7, #12]
 800739e:	60b9      	str	r1, [r7, #8]
 80073a0:	607a      	str	r2, [r7, #4]
 80073a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80073a4:	2301      	movs	r3, #1
 80073a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073a8:	f7fb fb3a 	bl	8002a20 <HAL_GetTick>
 80073ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80073bc:	887b      	ldrh	r3, [r7, #2]
 80073be:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80073c0:	7ffb      	ldrb	r3, [r7, #31]
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d00c      	beq.n	80073e0 <HAL_SPI_TransmitReceive+0x4a>
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073cc:	d106      	bne.n	80073dc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d102      	bne.n	80073dc <HAL_SPI_TransmitReceive+0x46>
 80073d6:	7ffb      	ldrb	r3, [r7, #31]
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d001      	beq.n	80073e0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80073dc:	2302      	movs	r3, #2
 80073de:	e17f      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d005      	beq.n	80073f2 <HAL_SPI_TransmitReceive+0x5c>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <HAL_SPI_TransmitReceive+0x5c>
 80073ec:	887b      	ldrh	r3, [r7, #2]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e174      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d101      	bne.n	8007404 <HAL_SPI_TransmitReceive+0x6e>
 8007400:	2302      	movs	r3, #2
 8007402:	e16d      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b04      	cmp	r3, #4
 8007416:	d003      	beq.n	8007420 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2205      	movs	r2, #5
 800741c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	887a      	ldrh	r2, [r7, #2]
 8007430:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	887a      	ldrh	r2, [r7, #2]
 8007436:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	887a      	ldrh	r2, [r7, #2]
 8007442:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	887a      	ldrh	r2, [r7, #2]
 8007448:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2200      	movs	r2, #0
 8007454:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007460:	2b40      	cmp	r3, #64	@ 0x40
 8007462:	d007      	beq.n	8007474 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007472:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800747c:	d17e      	bne.n	800757c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d002      	beq.n	800748c <HAL_SPI_TransmitReceive+0xf6>
 8007486:	8afb      	ldrh	r3, [r7, #22]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d16c      	bne.n	8007566 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007490:	881a      	ldrh	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800749c:	1c9a      	adds	r2, r3, #2
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	3b01      	subs	r3, #1
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074b0:	e059      	b.n	8007566 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d11b      	bne.n	80074f8 <HAL_SPI_TransmitReceive+0x162>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d016      	beq.n	80074f8 <HAL_SPI_TransmitReceive+0x162>
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d113      	bne.n	80074f8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d4:	881a      	ldrh	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074e0:	1c9a      	adds	r2, r3, #2
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	3b01      	subs	r3, #1
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	2b01      	cmp	r3, #1
 8007504:	d119      	bne.n	800753a <HAL_SPI_TransmitReceive+0x1a4>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800750a:	b29b      	uxth	r3, r3
 800750c:	2b00      	cmp	r3, #0
 800750e:	d014      	beq.n	800753a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68da      	ldr	r2, [r3, #12]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751a:	b292      	uxth	r2, r2
 800751c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007522:	1c9a      	adds	r2, r3, #2
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800752c:	b29b      	uxth	r3, r3
 800752e:	3b01      	subs	r3, #1
 8007530:	b29a      	uxth	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007536:	2301      	movs	r3, #1
 8007538:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800753a:	f7fb fa71 	bl	8002a20 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	6a3b      	ldr	r3, [r7, #32]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007546:	429a      	cmp	r2, r3
 8007548:	d80d      	bhi.n	8007566 <HAL_SPI_TransmitReceive+0x1d0>
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007550:	d009      	beq.n	8007566 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e0bc      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800756a:	b29b      	uxth	r3, r3
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1a0      	bne.n	80074b2 <HAL_SPI_TransmitReceive+0x11c>
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007574:	b29b      	uxth	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d19b      	bne.n	80074b2 <HAL_SPI_TransmitReceive+0x11c>
 800757a:	e082      	b.n	8007682 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d002      	beq.n	800758a <HAL_SPI_TransmitReceive+0x1f4>
 8007584:	8afb      	ldrh	r3, [r7, #22]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d171      	bne.n	800766e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	330c      	adds	r3, #12
 8007594:	7812      	ldrb	r2, [r2, #0]
 8007596:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075b0:	e05d      	b.n	800766e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f003 0302 	and.w	r3, r3, #2
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d11c      	bne.n	80075fa <HAL_SPI_TransmitReceive+0x264>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d017      	beq.n	80075fa <HAL_SPI_TransmitReceive+0x264>
 80075ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d114      	bne.n	80075fa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	330c      	adds	r3, #12
 80075da:	7812      	ldrb	r2, [r2, #0]
 80075dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e2:	1c5a      	adds	r2, r3, #1
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	3b01      	subs	r3, #1
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b01      	cmp	r3, #1
 8007606:	d119      	bne.n	800763c <HAL_SPI_TransmitReceive+0x2a6>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	d014      	beq.n	800763c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68da      	ldr	r2, [r3, #12]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761c:	b2d2      	uxtb	r2, r2
 800761e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800762e:	b29b      	uxth	r3, r3
 8007630:	3b01      	subs	r3, #1
 8007632:	b29a      	uxth	r2, r3
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007638:	2301      	movs	r3, #1
 800763a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800763c:	f7fb f9f0 	bl	8002a20 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007648:	429a      	cmp	r2, r3
 800764a:	d803      	bhi.n	8007654 <HAL_SPI_TransmitReceive+0x2be>
 800764c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007652:	d102      	bne.n	800765a <HAL_SPI_TransmitReceive+0x2c4>
 8007654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007656:	2b00      	cmp	r3, #0
 8007658:	d109      	bne.n	800766e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e038      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007672:	b29b      	uxth	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d19c      	bne.n	80075b2 <HAL_SPI_TransmitReceive+0x21c>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d197      	bne.n	80075b2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007682:	6a3a      	ldr	r2, [r7, #32]
 8007684:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f000 f92a 	bl	80078e0 <SPI_EndRxTxTransaction>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d008      	beq.n	80076a4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2220      	movs	r2, #32
 8007696:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e01d      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10a      	bne.n	80076c2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076ac:	2300      	movs	r3, #0
 80076ae:	613b      	str	r3, [r7, #16]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	613b      	str	r3, [r7, #16]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	613b      	str	r3, [r7, #16]
 80076c0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2201      	movs	r2, #1
 80076c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e000      	b.n	80076e0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80076de:	2300      	movs	r3, #0
  }
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3728      	adds	r7, #40	@ 0x28
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076f6:	b2db      	uxtb	r3, r3
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b088      	sub	sp, #32
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	4613      	mov	r3, r2
 8007712:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007714:	f7fb f984 	bl	8002a20 <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800771c:	1a9b      	subs	r3, r3, r2
 800771e:	683a      	ldr	r2, [r7, #0]
 8007720:	4413      	add	r3, r2
 8007722:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007724:	f7fb f97c 	bl	8002a20 <HAL_GetTick>
 8007728:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800772a:	4b39      	ldr	r3, [pc, #228]	@ (8007810 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	015b      	lsls	r3, r3, #5
 8007730:	0d1b      	lsrs	r3, r3, #20
 8007732:	69fa      	ldr	r2, [r7, #28]
 8007734:	fb02 f303 	mul.w	r3, r2, r3
 8007738:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800773a:	e055      	b.n	80077e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007742:	d051      	beq.n	80077e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007744:	f7fb f96c 	bl	8002a20 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	69fa      	ldr	r2, [r7, #28]
 8007750:	429a      	cmp	r2, r3
 8007752:	d902      	bls.n	800775a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d13d      	bne.n	80077d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007768:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007772:	d111      	bne.n	8007798 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800777c:	d004      	beq.n	8007788 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007786:	d107      	bne.n	8007798 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007796:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077a0:	d10f      	bne.n	80077c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077b0:	601a      	str	r2, [r3, #0]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e018      	b.n	8007808 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d102      	bne.n	80077e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	61fb      	str	r3, [r7, #28]
 80077e0:	e002      	b.n	80077e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	3b01      	subs	r3, #1
 80077e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689a      	ldr	r2, [r3, #8]
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	4013      	ands	r3, r2
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	bf0c      	ite	eq
 80077f8:	2301      	moveq	r3, #1
 80077fa:	2300      	movne	r3, #0
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	461a      	mov	r2, r3
 8007800:	79fb      	ldrb	r3, [r7, #7]
 8007802:	429a      	cmp	r2, r3
 8007804:	d19a      	bne.n	800773c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3720      	adds	r7, #32
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	20000038 	.word	0x20000038

08007814 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af02      	add	r7, sp, #8
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007828:	d111      	bne.n	800784e <SPI_EndRxTransaction+0x3a>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007832:	d004      	beq.n	800783e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800783c:	d107      	bne.n	800784e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800784c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007856:	d12a      	bne.n	80078ae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007860:	d012      	beq.n	8007888 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2200      	movs	r2, #0
 800786a:	2180      	movs	r1, #128	@ 0x80
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f7ff ff49 	bl	8007704 <SPI_WaitFlagStateUntilTimeout>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d02d      	beq.n	80078d4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787c:	f043 0220 	orr.w	r2, r3, #32
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e026      	b.n	80078d6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	9300      	str	r3, [sp, #0]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	2200      	movs	r2, #0
 8007890:	2101      	movs	r1, #1
 8007892:	68f8      	ldr	r0, [r7, #12]
 8007894:	f7ff ff36 	bl	8007704 <SPI_WaitFlagStateUntilTimeout>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d01a      	beq.n	80078d4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078a2:	f043 0220 	orr.w	r2, r3, #32
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e013      	b.n	80078d6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2200      	movs	r2, #0
 80078b6:	2101      	movs	r1, #1
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f7ff ff23 	bl	8007704 <SPI_WaitFlagStateUntilTimeout>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d007      	beq.n	80078d4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078c8:	f043 0220 	orr.w	r2, r3, #32
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e000      	b.n	80078d6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
	...

080078e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b088      	sub	sp, #32
 80078e4:	af02      	add	r7, sp, #8
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2201      	movs	r2, #1
 80078f4:	2102      	movs	r1, #2
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff ff04 	bl	8007704 <SPI_WaitFlagStateUntilTimeout>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d007      	beq.n	8007912 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007906:	f043 0220 	orr.w	r2, r3, #32
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e032      	b.n	8007978 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007912:	4b1b      	ldr	r3, [pc, #108]	@ (8007980 <SPI_EndRxTxTransaction+0xa0>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a1b      	ldr	r2, [pc, #108]	@ (8007984 <SPI_EndRxTxTransaction+0xa4>)
 8007918:	fba2 2303 	umull	r2, r3, r2, r3
 800791c:	0d5b      	lsrs	r3, r3, #21
 800791e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007922:	fb02 f303 	mul.w	r3, r2, r3
 8007926:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007930:	d112      	bne.n	8007958 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2200      	movs	r2, #0
 800793a:	2180      	movs	r1, #128	@ 0x80
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f7ff fee1 	bl	8007704 <SPI_WaitFlagStateUntilTimeout>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d016      	beq.n	8007976 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800794c:	f043 0220 	orr.w	r2, r3, #32
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e00f      	b.n	8007978 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00a      	beq.n	8007974 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	3b01      	subs	r3, #1
 8007962:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800796e:	2b80      	cmp	r3, #128	@ 0x80
 8007970:	d0f2      	beq.n	8007958 <SPI_EndRxTxTransaction+0x78>
 8007972:	e000      	b.n	8007976 <SPI_EndRxTxTransaction+0x96>
        break;
 8007974:	bf00      	nop
  }

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	20000038 	.word	0x20000038
 8007984:	165e9f81 	.word	0x165e9f81

08007988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d101      	bne.n	800799a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e041      	b.n	8007a1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d106      	bne.n	80079b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f7f9 fcbc 	bl	800132c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2202      	movs	r2, #2
 80079b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	3304      	adds	r3, #4
 80079c4:	4619      	mov	r1, r3
 80079c6:	4610      	mov	r0, r2
 80079c8:	f000 f896 	bl	8007af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d001      	beq.n	8007a40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e046      	b.n	8007ace <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2202      	movs	r2, #2
 8007a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a23      	ldr	r2, [pc, #140]	@ (8007adc <HAL_TIM_Base_Start+0xb4>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d022      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a5a:	d01d      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a1f      	ldr	r2, [pc, #124]	@ (8007ae0 <HAL_TIM_Base_Start+0xb8>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d018      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8007ae4 <HAL_TIM_Base_Start+0xbc>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d013      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a1c      	ldr	r2, [pc, #112]	@ (8007ae8 <HAL_TIM_Base_Start+0xc0>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d00e      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8007aec <HAL_TIM_Base_Start+0xc4>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d009      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a19      	ldr	r2, [pc, #100]	@ (8007af0 <HAL_TIM_Base_Start+0xc8>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d004      	beq.n	8007a98 <HAL_TIM_Base_Start+0x70>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a18      	ldr	r2, [pc, #96]	@ (8007af4 <HAL_TIM_Base_Start+0xcc>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d111      	bne.n	8007abc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2b06      	cmp	r3, #6
 8007aa8:	d010      	beq.n	8007acc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f042 0201 	orr.w	r2, r2, #1
 8007ab8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aba:	e007      	b.n	8007acc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 0201 	orr.w	r2, r2, #1
 8007aca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3714      	adds	r7, #20
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	40010000 	.word	0x40010000
 8007ae0:	40000400 	.word	0x40000400
 8007ae4:	40000800 	.word	0x40000800
 8007ae8:	40000c00 	.word	0x40000c00
 8007aec:	40010400 	.word	0x40010400
 8007af0:	40014000 	.word	0x40014000
 8007af4:	40001800 	.word	0x40001800

08007af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a43      	ldr	r2, [pc, #268]	@ (8007c18 <TIM_Base_SetConfig+0x120>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d013      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b16:	d00f      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a40      	ldr	r2, [pc, #256]	@ (8007c1c <TIM_Base_SetConfig+0x124>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d00b      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a3f      	ldr	r2, [pc, #252]	@ (8007c20 <TIM_Base_SetConfig+0x128>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d007      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a3e      	ldr	r2, [pc, #248]	@ (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d003      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a3d      	ldr	r2, [pc, #244]	@ (8007c28 <TIM_Base_SetConfig+0x130>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d108      	bne.n	8007b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a32      	ldr	r2, [pc, #200]	@ (8007c18 <TIM_Base_SetConfig+0x120>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d02b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b58:	d027      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8007c1c <TIM_Base_SetConfig+0x124>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d023      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a2e      	ldr	r2, [pc, #184]	@ (8007c20 <TIM_Base_SetConfig+0x128>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d01f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a2d      	ldr	r2, [pc, #180]	@ (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d01b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a2c      	ldr	r2, [pc, #176]	@ (8007c28 <TIM_Base_SetConfig+0x130>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d017      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8007c2c <TIM_Base_SetConfig+0x134>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d013      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a2a      	ldr	r2, [pc, #168]	@ (8007c30 <TIM_Base_SetConfig+0x138>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d00f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a29      	ldr	r2, [pc, #164]	@ (8007c34 <TIM_Base_SetConfig+0x13c>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d00b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a28      	ldr	r2, [pc, #160]	@ (8007c38 <TIM_Base_SetConfig+0x140>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d007      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a27      	ldr	r2, [pc, #156]	@ (8007c3c <TIM_Base_SetConfig+0x144>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d003      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a26      	ldr	r2, [pc, #152]	@ (8007c40 <TIM_Base_SetConfig+0x148>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d108      	bne.n	8007bbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	689a      	ldr	r2, [r3, #8]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8007c18 <TIM_Base_SetConfig+0x120>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d003      	beq.n	8007bea <TIM_Base_SetConfig+0xf2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a10      	ldr	r2, [pc, #64]	@ (8007c28 <TIM_Base_SetConfig+0x130>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d103      	bne.n	8007bf2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	691a      	ldr	r2, [r3, #16]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f043 0204 	orr.w	r2, r3, #4
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	601a      	str	r2, [r3, #0]
}
 8007c0a:	bf00      	nop
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	40010000 	.word	0x40010000
 8007c1c:	40000400 	.word	0x40000400
 8007c20:	40000800 	.word	0x40000800
 8007c24:	40000c00 	.word	0x40000c00
 8007c28:	40010400 	.word	0x40010400
 8007c2c:	40014000 	.word	0x40014000
 8007c30:	40014400 	.word	0x40014400
 8007c34:	40014800 	.word	0x40014800
 8007c38:	40001800 	.word	0x40001800
 8007c3c:	40001c00 	.word	0x40001c00
 8007c40:	40002000 	.word	0x40002000

08007c44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d101      	bne.n	8007c5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c58:	2302      	movs	r3, #2
 8007c5a:	e05a      	b.n	8007d12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2202      	movs	r2, #2
 8007c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a21      	ldr	r2, [pc, #132]	@ (8007d20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d022      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ca8:	d01d      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a1d      	ldr	r2, [pc, #116]	@ (8007d24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d018      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8007d28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d013      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a1a      	ldr	r2, [pc, #104]	@ (8007d2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d00e      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a18      	ldr	r2, [pc, #96]	@ (8007d30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d009      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a17      	ldr	r2, [pc, #92]	@ (8007d34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d004      	beq.n	8007ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a15      	ldr	r2, [pc, #84]	@ (8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d10c      	bne.n	8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	68ba      	ldr	r2, [r7, #8]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	40010000 	.word	0x40010000
 8007d24:	40000400 	.word	0x40000400
 8007d28:	40000800 	.word	0x40000800
 8007d2c:	40000c00 	.word	0x40000c00
 8007d30:	40010400 	.word	0x40010400
 8007d34:	40014000 	.word	0x40014000
 8007d38:	40001800 	.word	0x40001800

08007d3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d101      	bne.n	8007d4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e042      	b.n	8007dd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d106      	bne.n	8007d68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7f9 fb04 	bl	8001370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2224      	movs	r2, #36	@ 0x24
 8007d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 f82b 	bl	8007ddc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	691a      	ldr	r2, [r3, #16]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	695a      	ldr	r2, [r3, #20]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007da4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68da      	ldr	r2, [r3, #12]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007db4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2200      	movs	r2, #0
 8007dba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2220      	movs	r2, #32
 8007dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2220      	movs	r2, #32
 8007dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3708      	adds	r7, #8
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007de0:	b0c0      	sub	sp, #256	@ 0x100
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df8:	68d9      	ldr	r1, [r3, #12]
 8007dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	ea40 0301 	orr.w	r3, r0, r1
 8007e04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0a:	689a      	ldr	r2, [r3, #8]
 8007e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	431a      	orrs	r2, r3
 8007e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e20:	69db      	ldr	r3, [r3, #28]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007e34:	f021 010c 	bic.w	r1, r1, #12
 8007e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007e42:	430b      	orrs	r3, r1
 8007e44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e56:	6999      	ldr	r1, [r3, #24]
 8007e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	ea40 0301 	orr.w	r3, r0, r1
 8007e62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	4b8f      	ldr	r3, [pc, #572]	@ (80080a8 <UART_SetConfig+0x2cc>)
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d005      	beq.n	8007e7c <UART_SetConfig+0xa0>
 8007e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	4b8d      	ldr	r3, [pc, #564]	@ (80080ac <UART_SetConfig+0x2d0>)
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d104      	bne.n	8007e86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e7c:	f7fe fd18 	bl	80068b0 <HAL_RCC_GetPCLK2Freq>
 8007e80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007e84:	e003      	b.n	8007e8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e86:	f7fe fcff 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 8007e8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e92:	69db      	ldr	r3, [r3, #28]
 8007e94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e98:	f040 810c 	bne.w	80080b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ea6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007eaa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007eae:	4622      	mov	r2, r4
 8007eb0:	462b      	mov	r3, r5
 8007eb2:	1891      	adds	r1, r2, r2
 8007eb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007eb6:	415b      	adcs	r3, r3
 8007eb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	eb12 0801 	adds.w	r8, r2, r1
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	eb43 0901 	adc.w	r9, r3, r1
 8007eca:	f04f 0200 	mov.w	r2, #0
 8007ece:	f04f 0300 	mov.w	r3, #0
 8007ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ed6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007eda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ede:	4690      	mov	r8, r2
 8007ee0:	4699      	mov	r9, r3
 8007ee2:	4623      	mov	r3, r4
 8007ee4:	eb18 0303 	adds.w	r3, r8, r3
 8007ee8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007eec:	462b      	mov	r3, r5
 8007eee:	eb49 0303 	adc.w	r3, r9, r3
 8007ef2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007f06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	18db      	adds	r3, r3, r3
 8007f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f10:	4613      	mov	r3, r2
 8007f12:	eb42 0303 	adc.w	r3, r2, r3
 8007f16:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007f1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007f20:	f7f8 f964 	bl	80001ec <__aeabi_uldivmod>
 8007f24:	4602      	mov	r2, r0
 8007f26:	460b      	mov	r3, r1
 8007f28:	4b61      	ldr	r3, [pc, #388]	@ (80080b0 <UART_SetConfig+0x2d4>)
 8007f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f2e:	095b      	lsrs	r3, r3, #5
 8007f30:	011c      	lsls	r4, r3, #4
 8007f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007f40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007f44:	4642      	mov	r2, r8
 8007f46:	464b      	mov	r3, r9
 8007f48:	1891      	adds	r1, r2, r2
 8007f4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f4c:	415b      	adcs	r3, r3
 8007f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f54:	4641      	mov	r1, r8
 8007f56:	eb12 0a01 	adds.w	sl, r2, r1
 8007f5a:	4649      	mov	r1, r9
 8007f5c:	eb43 0b01 	adc.w	fp, r3, r1
 8007f60:	f04f 0200 	mov.w	r2, #0
 8007f64:	f04f 0300 	mov.w	r3, #0
 8007f68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f74:	4692      	mov	sl, r2
 8007f76:	469b      	mov	fp, r3
 8007f78:	4643      	mov	r3, r8
 8007f7a:	eb1a 0303 	adds.w	r3, sl, r3
 8007f7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f82:	464b      	mov	r3, r9
 8007f84:	eb4b 0303 	adc.w	r3, fp, r3
 8007f88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007f9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	18db      	adds	r3, r3, r3
 8007fa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	eb42 0303 	adc.w	r3, r2, r3
 8007fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007fb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007fb6:	f7f8 f919 	bl	80001ec <__aeabi_uldivmod>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80080b0 <UART_SetConfig+0x2d4>)
 8007fc2:	fba3 2301 	umull	r2, r3, r3, r1
 8007fc6:	095b      	lsrs	r3, r3, #5
 8007fc8:	2264      	movs	r2, #100	@ 0x64
 8007fca:	fb02 f303 	mul.w	r3, r2, r3
 8007fce:	1acb      	subs	r3, r1, r3
 8007fd0:	00db      	lsls	r3, r3, #3
 8007fd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007fd6:	4b36      	ldr	r3, [pc, #216]	@ (80080b0 <UART_SetConfig+0x2d4>)
 8007fd8:	fba3 2302 	umull	r2, r3, r3, r2
 8007fdc:	095b      	lsrs	r3, r3, #5
 8007fde:	005b      	lsls	r3, r3, #1
 8007fe0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007fe4:	441c      	add	r4, r3
 8007fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fea:	2200      	movs	r2, #0
 8007fec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ff0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007ff4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007ff8:	4642      	mov	r2, r8
 8007ffa:	464b      	mov	r3, r9
 8007ffc:	1891      	adds	r1, r2, r2
 8007ffe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008000:	415b      	adcs	r3, r3
 8008002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008004:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008008:	4641      	mov	r1, r8
 800800a:	1851      	adds	r1, r2, r1
 800800c:	6339      	str	r1, [r7, #48]	@ 0x30
 800800e:	4649      	mov	r1, r9
 8008010:	414b      	adcs	r3, r1
 8008012:	637b      	str	r3, [r7, #52]	@ 0x34
 8008014:	f04f 0200 	mov.w	r2, #0
 8008018:	f04f 0300 	mov.w	r3, #0
 800801c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008020:	4659      	mov	r1, fp
 8008022:	00cb      	lsls	r3, r1, #3
 8008024:	4651      	mov	r1, sl
 8008026:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800802a:	4651      	mov	r1, sl
 800802c:	00ca      	lsls	r2, r1, #3
 800802e:	4610      	mov	r0, r2
 8008030:	4619      	mov	r1, r3
 8008032:	4603      	mov	r3, r0
 8008034:	4642      	mov	r2, r8
 8008036:	189b      	adds	r3, r3, r2
 8008038:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800803c:	464b      	mov	r3, r9
 800803e:	460a      	mov	r2, r1
 8008040:	eb42 0303 	adc.w	r3, r2, r3
 8008044:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008054:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008058:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800805c:	460b      	mov	r3, r1
 800805e:	18db      	adds	r3, r3, r3
 8008060:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008062:	4613      	mov	r3, r2
 8008064:	eb42 0303 	adc.w	r3, r2, r3
 8008068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800806a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800806e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008072:	f7f8 f8bb 	bl	80001ec <__aeabi_uldivmod>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <UART_SetConfig+0x2d4>)
 800807c:	fba3 1302 	umull	r1, r3, r3, r2
 8008080:	095b      	lsrs	r3, r3, #5
 8008082:	2164      	movs	r1, #100	@ 0x64
 8008084:	fb01 f303 	mul.w	r3, r1, r3
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	00db      	lsls	r3, r3, #3
 800808c:	3332      	adds	r3, #50	@ 0x32
 800808e:	4a08      	ldr	r2, [pc, #32]	@ (80080b0 <UART_SetConfig+0x2d4>)
 8008090:	fba2 2303 	umull	r2, r3, r2, r3
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	f003 0207 	and.w	r2, r3, #7
 800809a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4422      	add	r2, r4
 80080a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80080a4:	e106      	b.n	80082b4 <UART_SetConfig+0x4d8>
 80080a6:	bf00      	nop
 80080a8:	40011000 	.word	0x40011000
 80080ac:	40011400 	.word	0x40011400
 80080b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080b8:	2200      	movs	r2, #0
 80080ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80080be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80080c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80080c6:	4642      	mov	r2, r8
 80080c8:	464b      	mov	r3, r9
 80080ca:	1891      	adds	r1, r2, r2
 80080cc:	6239      	str	r1, [r7, #32]
 80080ce:	415b      	adcs	r3, r3
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080d6:	4641      	mov	r1, r8
 80080d8:	1854      	adds	r4, r2, r1
 80080da:	4649      	mov	r1, r9
 80080dc:	eb43 0501 	adc.w	r5, r3, r1
 80080e0:	f04f 0200 	mov.w	r2, #0
 80080e4:	f04f 0300 	mov.w	r3, #0
 80080e8:	00eb      	lsls	r3, r5, #3
 80080ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080ee:	00e2      	lsls	r2, r4, #3
 80080f0:	4614      	mov	r4, r2
 80080f2:	461d      	mov	r5, r3
 80080f4:	4643      	mov	r3, r8
 80080f6:	18e3      	adds	r3, r4, r3
 80080f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080fc:	464b      	mov	r3, r9
 80080fe:	eb45 0303 	adc.w	r3, r5, r3
 8008102:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008112:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008116:	f04f 0200 	mov.w	r2, #0
 800811a:	f04f 0300 	mov.w	r3, #0
 800811e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008122:	4629      	mov	r1, r5
 8008124:	008b      	lsls	r3, r1, #2
 8008126:	4621      	mov	r1, r4
 8008128:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800812c:	4621      	mov	r1, r4
 800812e:	008a      	lsls	r2, r1, #2
 8008130:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008134:	f7f8 f85a 	bl	80001ec <__aeabi_uldivmod>
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	4b60      	ldr	r3, [pc, #384]	@ (80082c0 <UART_SetConfig+0x4e4>)
 800813e:	fba3 2302 	umull	r2, r3, r3, r2
 8008142:	095b      	lsrs	r3, r3, #5
 8008144:	011c      	lsls	r4, r3, #4
 8008146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800814a:	2200      	movs	r2, #0
 800814c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008150:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008154:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008158:	4642      	mov	r2, r8
 800815a:	464b      	mov	r3, r9
 800815c:	1891      	adds	r1, r2, r2
 800815e:	61b9      	str	r1, [r7, #24]
 8008160:	415b      	adcs	r3, r3
 8008162:	61fb      	str	r3, [r7, #28]
 8008164:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008168:	4641      	mov	r1, r8
 800816a:	1851      	adds	r1, r2, r1
 800816c:	6139      	str	r1, [r7, #16]
 800816e:	4649      	mov	r1, r9
 8008170:	414b      	adcs	r3, r1
 8008172:	617b      	str	r3, [r7, #20]
 8008174:	f04f 0200 	mov.w	r2, #0
 8008178:	f04f 0300 	mov.w	r3, #0
 800817c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008180:	4659      	mov	r1, fp
 8008182:	00cb      	lsls	r3, r1, #3
 8008184:	4651      	mov	r1, sl
 8008186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800818a:	4651      	mov	r1, sl
 800818c:	00ca      	lsls	r2, r1, #3
 800818e:	4610      	mov	r0, r2
 8008190:	4619      	mov	r1, r3
 8008192:	4603      	mov	r3, r0
 8008194:	4642      	mov	r2, r8
 8008196:	189b      	adds	r3, r3, r2
 8008198:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800819c:	464b      	mov	r3, r9
 800819e:	460a      	mov	r2, r1
 80081a0:	eb42 0303 	adc.w	r3, r2, r3
 80081a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80081a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80081b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80081b4:	f04f 0200 	mov.w	r2, #0
 80081b8:	f04f 0300 	mov.w	r3, #0
 80081bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80081c0:	4649      	mov	r1, r9
 80081c2:	008b      	lsls	r3, r1, #2
 80081c4:	4641      	mov	r1, r8
 80081c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081ca:	4641      	mov	r1, r8
 80081cc:	008a      	lsls	r2, r1, #2
 80081ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80081d2:	f7f8 f80b 	bl	80001ec <__aeabi_uldivmod>
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
 80081da:	4611      	mov	r1, r2
 80081dc:	4b38      	ldr	r3, [pc, #224]	@ (80082c0 <UART_SetConfig+0x4e4>)
 80081de:	fba3 2301 	umull	r2, r3, r3, r1
 80081e2:	095b      	lsrs	r3, r3, #5
 80081e4:	2264      	movs	r2, #100	@ 0x64
 80081e6:	fb02 f303 	mul.w	r3, r2, r3
 80081ea:	1acb      	subs	r3, r1, r3
 80081ec:	011b      	lsls	r3, r3, #4
 80081ee:	3332      	adds	r3, #50	@ 0x32
 80081f0:	4a33      	ldr	r2, [pc, #204]	@ (80082c0 <UART_SetConfig+0x4e4>)
 80081f2:	fba2 2303 	umull	r2, r3, r2, r3
 80081f6:	095b      	lsrs	r3, r3, #5
 80081f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081fc:	441c      	add	r4, r3
 80081fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008202:	2200      	movs	r2, #0
 8008204:	673b      	str	r3, [r7, #112]	@ 0x70
 8008206:	677a      	str	r2, [r7, #116]	@ 0x74
 8008208:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800820c:	4642      	mov	r2, r8
 800820e:	464b      	mov	r3, r9
 8008210:	1891      	adds	r1, r2, r2
 8008212:	60b9      	str	r1, [r7, #8]
 8008214:	415b      	adcs	r3, r3
 8008216:	60fb      	str	r3, [r7, #12]
 8008218:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800821c:	4641      	mov	r1, r8
 800821e:	1851      	adds	r1, r2, r1
 8008220:	6039      	str	r1, [r7, #0]
 8008222:	4649      	mov	r1, r9
 8008224:	414b      	adcs	r3, r1
 8008226:	607b      	str	r3, [r7, #4]
 8008228:	f04f 0200 	mov.w	r2, #0
 800822c:	f04f 0300 	mov.w	r3, #0
 8008230:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008234:	4659      	mov	r1, fp
 8008236:	00cb      	lsls	r3, r1, #3
 8008238:	4651      	mov	r1, sl
 800823a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800823e:	4651      	mov	r1, sl
 8008240:	00ca      	lsls	r2, r1, #3
 8008242:	4610      	mov	r0, r2
 8008244:	4619      	mov	r1, r3
 8008246:	4603      	mov	r3, r0
 8008248:	4642      	mov	r2, r8
 800824a:	189b      	adds	r3, r3, r2
 800824c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800824e:	464b      	mov	r3, r9
 8008250:	460a      	mov	r2, r1
 8008252:	eb42 0303 	adc.w	r3, r2, r3
 8008256:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	663b      	str	r3, [r7, #96]	@ 0x60
 8008262:	667a      	str	r2, [r7, #100]	@ 0x64
 8008264:	f04f 0200 	mov.w	r2, #0
 8008268:	f04f 0300 	mov.w	r3, #0
 800826c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008270:	4649      	mov	r1, r9
 8008272:	008b      	lsls	r3, r1, #2
 8008274:	4641      	mov	r1, r8
 8008276:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800827a:	4641      	mov	r1, r8
 800827c:	008a      	lsls	r2, r1, #2
 800827e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008282:	f7f7 ffb3 	bl	80001ec <__aeabi_uldivmod>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4b0d      	ldr	r3, [pc, #52]	@ (80082c0 <UART_SetConfig+0x4e4>)
 800828c:	fba3 1302 	umull	r1, r3, r3, r2
 8008290:	095b      	lsrs	r3, r3, #5
 8008292:	2164      	movs	r1, #100	@ 0x64
 8008294:	fb01 f303 	mul.w	r3, r1, r3
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	011b      	lsls	r3, r3, #4
 800829c:	3332      	adds	r3, #50	@ 0x32
 800829e:	4a08      	ldr	r2, [pc, #32]	@ (80082c0 <UART_SetConfig+0x4e4>)
 80082a0:	fba2 2303 	umull	r2, r3, r2, r3
 80082a4:	095b      	lsrs	r3, r3, #5
 80082a6:	f003 020f 	and.w	r2, r3, #15
 80082aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4422      	add	r2, r4
 80082b2:	609a      	str	r2, [r3, #8]
}
 80082b4:	bf00      	nop
 80082b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80082ba:	46bd      	mov	sp, r7
 80082bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082c0:	51eb851f 	.word	0x51eb851f

080082c4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d123      	bne.n	800831e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80082de:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80082e2:	683a      	ldr	r2, [r7, #0]
 80082e4:	6851      	ldr	r1, [r2, #4]
 80082e6:	683a      	ldr	r2, [r7, #0]
 80082e8:	6892      	ldr	r2, [r2, #8]
 80082ea:	4311      	orrs	r1, r2
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	68d2      	ldr	r2, [r2, #12]
 80082f0:	4311      	orrs	r1, r2
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	6912      	ldr	r2, [r2, #16]
 80082f6:	4311      	orrs	r1, r2
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	6952      	ldr	r2, [r2, #20]
 80082fc:	4311      	orrs	r1, r2
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	6992      	ldr	r2, [r2, #24]
 8008302:	4311      	orrs	r1, r2
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	69d2      	ldr	r2, [r2, #28]
 8008308:	4311      	orrs	r1, r2
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	6a12      	ldr	r2, [r2, #32]
 800830e:	4311      	orrs	r1, r2
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008314:	430a      	orrs	r2, r1
 8008316:	431a      	orrs	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	e028      	b.n	8008370 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	69d9      	ldr	r1, [r3, #28]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	4319      	orrs	r1, r3
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008334:	430b      	orrs	r3, r1
 8008336:	431a      	orrs	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008344:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008348:	683a      	ldr	r2, [r7, #0]
 800834a:	6851      	ldr	r1, [r2, #4]
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	6892      	ldr	r2, [r2, #8]
 8008350:	4311      	orrs	r1, r2
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	68d2      	ldr	r2, [r2, #12]
 8008356:	4311      	orrs	r1, r2
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	6912      	ldr	r2, [r2, #16]
 800835c:	4311      	orrs	r1, r2
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	6952      	ldr	r2, [r2, #20]
 8008362:	4311      	orrs	r1, r2
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	6992      	ldr	r2, [r2, #24]
 8008368:	430a      	orrs	r2, r1
 800836a:	431a      	orrs	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800837e:	b480      	push	{r7}
 8008380:	b085      	sub	sp, #20
 8008382:	af00      	add	r7, sp, #0
 8008384:	60f8      	str	r0, [r7, #12]
 8008386:	60b9      	str	r1, [r7, #8]
 8008388:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d128      	bne.n	80083e2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	1e59      	subs	r1, r3, #1
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	3b01      	subs	r3, #1
 80083a4:	011b      	lsls	r3, r3, #4
 80083a6:	4319      	orrs	r1, r3
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	3b01      	subs	r3, #1
 80083ae:	021b      	lsls	r3, r3, #8
 80083b0:	4319      	orrs	r1, r3
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	68db      	ldr	r3, [r3, #12]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	031b      	lsls	r3, r3, #12
 80083ba:	4319      	orrs	r1, r3
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	3b01      	subs	r3, #1
 80083c2:	041b      	lsls	r3, r3, #16
 80083c4:	4319      	orrs	r1, r3
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	695b      	ldr	r3, [r3, #20]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	051b      	lsls	r3, r3, #20
 80083ce:	4319      	orrs	r1, r3
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	699b      	ldr	r3, [r3, #24]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	061b      	lsls	r3, r3, #24
 80083d8:	430b      	orrs	r3, r1
 80083da:	431a      	orrs	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	609a      	str	r2, [r3, #8]
 80083e0:	e02f      	b.n	8008442 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80083ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	68d2      	ldr	r2, [r2, #12]
 80083f2:	3a01      	subs	r2, #1
 80083f4:	0311      	lsls	r1, r2, #12
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	6952      	ldr	r2, [r2, #20]
 80083fa:	3a01      	subs	r2, #1
 80083fc:	0512      	lsls	r2, r2, #20
 80083fe:	430a      	orrs	r2, r1
 8008400:	431a      	orrs	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	1e59      	subs	r1, r3, #1
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	3b01      	subs	r3, #1
 800841a:	011b      	lsls	r3, r3, #4
 800841c:	4319      	orrs	r1, r3
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	3b01      	subs	r3, #1
 8008424:	021b      	lsls	r3, r3, #8
 8008426:	4319      	orrs	r1, r3
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	3b01      	subs	r3, #1
 800842e:	041b      	lsls	r3, r3, #16
 8008430:	4319      	orrs	r1, r3
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	3b01      	subs	r3, #1
 8008438:	061b      	lsls	r3, r3, #24
 800843a:	430b      	orrs	r3, r1
 800843c:	431a      	orrs	r2, r3
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800845c:	2300      	movs	r3, #0
 800845e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	0d9b      	lsrs	r3, r3, #22
 8008466:	059b      	lsls	r3, r3, #22
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	6811      	ldr	r1, [r2, #0]
 800846c:	68ba      	ldr	r2, [r7, #8]
 800846e:	6852      	ldr	r2, [r2, #4]
 8008470:	4311      	orrs	r1, r2
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	6892      	ldr	r2, [r2, #8]
 8008476:	3a01      	subs	r2, #1
 8008478:	0152      	lsls	r2, r2, #5
 800847a:	4311      	orrs	r1, r2
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	68d2      	ldr	r2, [r2, #12]
 8008480:	0252      	lsls	r2, r2, #9
 8008482:	430a      	orrs	r2, r1
 8008484:	431a      	orrs	r2, r3
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800848a:	f7fa fac9 	bl	8002a20 <HAL_GetTick>
 800848e:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008490:	e010      	b.n	80084b4 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008498:	d00c      	beq.n	80084b4 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d007      	beq.n	80084b0 <FMC_SDRAM_SendCommand+0x60>
 80084a0:	f7fa fabe 	bl	8002a20 <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d201      	bcs.n	80084b4 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e006      	b.n	80084c2 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	f003 0320 	and.w	r3, r3, #32
 80084bc:	2b20      	cmp	r3, #32
 80084be:	d0e8      	beq.n	8008492 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3718      	adds	r7, #24
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	695b      	ldr	r3, [r3, #20]
 80084d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80084dc:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 80084e0:	683a      	ldr	r2, [r7, #0]
 80084e2:	0052      	lsls	r2, r2, #1
 80084e4:	431a      	orrs	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084f8:	b084      	sub	sp, #16
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
 8008502:	f107 001c 	add.w	r0, r7, #28
 8008506:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800850a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800850e:	2b01      	cmp	r3, #1
 8008510:	d123      	bne.n	800855a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008516:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800853a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800853e:	2b01      	cmp	r3, #1
 8008540:	d105      	bne.n	800854e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 fae8 	bl	8009b24 <USB_CoreReset>
 8008554:	4603      	mov	r3, r0
 8008556:	73fb      	strb	r3, [r7, #15]
 8008558:	e01b      	b.n	8008592 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f001 fadc 	bl	8009b24 <USB_CoreReset>
 800856c:	4603      	mov	r3, r0
 800856e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008570:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008574:	2b00      	cmp	r3, #0
 8008576:	d106      	bne.n	8008586 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800857c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	639a      	str	r2, [r3, #56]	@ 0x38
 8008584:	e005      	b.n	8008592 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008592:	7fbb      	ldrb	r3, [r7, #30]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d10b      	bne.n	80085b0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	f043 0206 	orr.w	r2, r3, #6
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f043 0220 	orr.w	r2, r3, #32
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085bc:	b004      	add	sp, #16
 80085be:	4770      	bx	lr

080085c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	4613      	mov	r3, r2
 80085cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80085ce:	79fb      	ldrb	r3, [r7, #7]
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	d165      	bne.n	80086a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	4a41      	ldr	r2, [pc, #260]	@ (80086dc <USB_SetTurnaroundTime+0x11c>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d906      	bls.n	80085ea <USB_SetTurnaroundTime+0x2a>
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	4a40      	ldr	r2, [pc, #256]	@ (80086e0 <USB_SetTurnaroundTime+0x120>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d202      	bcs.n	80085ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80085e4:	230f      	movs	r3, #15
 80085e6:	617b      	str	r3, [r7, #20]
 80085e8:	e062      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	4a3c      	ldr	r2, [pc, #240]	@ (80086e0 <USB_SetTurnaroundTime+0x120>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d306      	bcc.n	8008600 <USB_SetTurnaroundTime+0x40>
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4a3b      	ldr	r2, [pc, #236]	@ (80086e4 <USB_SetTurnaroundTime+0x124>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d202      	bcs.n	8008600 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80085fa:	230e      	movs	r3, #14
 80085fc:	617b      	str	r3, [r7, #20]
 80085fe:	e057      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	4a38      	ldr	r2, [pc, #224]	@ (80086e4 <USB_SetTurnaroundTime+0x124>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d306      	bcc.n	8008616 <USB_SetTurnaroundTime+0x56>
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	4a37      	ldr	r2, [pc, #220]	@ (80086e8 <USB_SetTurnaroundTime+0x128>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d202      	bcs.n	8008616 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008610:	230d      	movs	r3, #13
 8008612:	617b      	str	r3, [r7, #20]
 8008614:	e04c      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	4a33      	ldr	r2, [pc, #204]	@ (80086e8 <USB_SetTurnaroundTime+0x128>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d306      	bcc.n	800862c <USB_SetTurnaroundTime+0x6c>
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	4a32      	ldr	r2, [pc, #200]	@ (80086ec <USB_SetTurnaroundTime+0x12c>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d802      	bhi.n	800862c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008626:	230c      	movs	r3, #12
 8008628:	617b      	str	r3, [r7, #20]
 800862a:	e041      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4a2f      	ldr	r2, [pc, #188]	@ (80086ec <USB_SetTurnaroundTime+0x12c>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d906      	bls.n	8008642 <USB_SetTurnaroundTime+0x82>
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4a2e      	ldr	r2, [pc, #184]	@ (80086f0 <USB_SetTurnaroundTime+0x130>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d802      	bhi.n	8008642 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800863c:	230b      	movs	r3, #11
 800863e:	617b      	str	r3, [r7, #20]
 8008640:	e036      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	4a2a      	ldr	r2, [pc, #168]	@ (80086f0 <USB_SetTurnaroundTime+0x130>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d906      	bls.n	8008658 <USB_SetTurnaroundTime+0x98>
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	4a29      	ldr	r2, [pc, #164]	@ (80086f4 <USB_SetTurnaroundTime+0x134>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d802      	bhi.n	8008658 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008652:	230a      	movs	r3, #10
 8008654:	617b      	str	r3, [r7, #20]
 8008656:	e02b      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	4a26      	ldr	r2, [pc, #152]	@ (80086f4 <USB_SetTurnaroundTime+0x134>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d906      	bls.n	800866e <USB_SetTurnaroundTime+0xae>
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	4a25      	ldr	r2, [pc, #148]	@ (80086f8 <USB_SetTurnaroundTime+0x138>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d202      	bcs.n	800866e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008668:	2309      	movs	r3, #9
 800866a:	617b      	str	r3, [r7, #20]
 800866c:	e020      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	4a21      	ldr	r2, [pc, #132]	@ (80086f8 <USB_SetTurnaroundTime+0x138>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d306      	bcc.n	8008684 <USB_SetTurnaroundTime+0xc4>
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	4a20      	ldr	r2, [pc, #128]	@ (80086fc <USB_SetTurnaroundTime+0x13c>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d802      	bhi.n	8008684 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800867e:	2308      	movs	r3, #8
 8008680:	617b      	str	r3, [r7, #20]
 8008682:	e015      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	4a1d      	ldr	r2, [pc, #116]	@ (80086fc <USB_SetTurnaroundTime+0x13c>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d906      	bls.n	800869a <USB_SetTurnaroundTime+0xda>
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	4a1c      	ldr	r2, [pc, #112]	@ (8008700 <USB_SetTurnaroundTime+0x140>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d202      	bcs.n	800869a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008694:	2307      	movs	r3, #7
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	e00a      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800869a:	2306      	movs	r3, #6
 800869c:	617b      	str	r3, [r7, #20]
 800869e:	e007      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80086a0:	79fb      	ldrb	r3, [r7, #7]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d102      	bne.n	80086ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80086a6:	2309      	movs	r3, #9
 80086a8:	617b      	str	r3, [r7, #20]
 80086aa:	e001      	b.n	80086b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80086ac:	2309      	movs	r3, #9
 80086ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	68da      	ldr	r2, [r3, #12]
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	029b      	lsls	r3, r3, #10
 80086c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80086c8:	431a      	orrs	r2, r3
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086ce:	2300      	movs	r3, #0
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	371c      	adds	r7, #28
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr
 80086dc:	00d8acbf 	.word	0x00d8acbf
 80086e0:	00e4e1c0 	.word	0x00e4e1c0
 80086e4:	00f42400 	.word	0x00f42400
 80086e8:	01067380 	.word	0x01067380
 80086ec:	011a499f 	.word	0x011a499f
 80086f0:	01312cff 	.word	0x01312cff
 80086f4:	014ca43f 	.word	0x014ca43f
 80086f8:	016e3600 	.word	0x016e3600
 80086fc:	01a6ab1f 	.word	0x01a6ab1f
 8008700:	01e84800 	.word	0x01e84800

08008704 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	f043 0201 	orr.w	r2, r3, #1
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008726:	b480      	push	{r7}
 8008728:	b083      	sub	sp, #12
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f023 0201 	bic.w	r2, r3, #1
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800873a:	2300      	movs	r3, #0
}
 800873c:	4618      	mov	r0, r3
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	460b      	mov	r3, r1
 8008752:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008754:	2300      	movs	r3, #0
 8008756:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008764:	78fb      	ldrb	r3, [r7, #3]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d115      	bne.n	8008796 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008776:	200a      	movs	r0, #10
 8008778:	f7fa f95e 	bl	8002a38 <HAL_Delay>
      ms += 10U;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	330a      	adds	r3, #10
 8008780:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f001 f93f 	bl	8009a06 <USB_GetMode>
 8008788:	4603      	mov	r3, r0
 800878a:	2b01      	cmp	r3, #1
 800878c:	d01e      	beq.n	80087cc <USB_SetCurrentMode+0x84>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2bc7      	cmp	r3, #199	@ 0xc7
 8008792:	d9f0      	bls.n	8008776 <USB_SetCurrentMode+0x2e>
 8008794:	e01a      	b.n	80087cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008796:	78fb      	ldrb	r3, [r7, #3]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d115      	bne.n	80087c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80087a8:	200a      	movs	r0, #10
 80087aa:	f7fa f945 	bl	8002a38 <HAL_Delay>
      ms += 10U;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	330a      	adds	r3, #10
 80087b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f001 f926 	bl	8009a06 <USB_GetMode>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d005      	beq.n	80087cc <USB_SetCurrentMode+0x84>
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80087c4:	d9f0      	bls.n	80087a8 <USB_SetCurrentMode+0x60>
 80087c6:	e001      	b.n	80087cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e005      	b.n	80087d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80087d0:	d101      	bne.n	80087d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e000      	b.n	80087d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3710      	adds	r7, #16
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087e0:	b084      	sub	sp, #16
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b086      	sub	sp, #24
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
 80087ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80087ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80087f2:	2300      	movs	r3, #0
 80087f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80087fa:	2300      	movs	r3, #0
 80087fc:	613b      	str	r3, [r7, #16]
 80087fe:	e009      	b.n	8008814 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	3340      	adds	r3, #64	@ 0x40
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	2200      	movs	r2, #0
 800880c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	3301      	adds	r3, #1
 8008812:	613b      	str	r3, [r7, #16]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	2b0e      	cmp	r3, #14
 8008818:	d9f2      	bls.n	8008800 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800881a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800881e:	2b00      	cmp	r3, #0
 8008820:	d11c      	bne.n	800885c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008830:	f043 0302 	orr.w	r3, r3, #2
 8008834:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008846:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008852:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	639a      	str	r2, [r3, #56]	@ 0x38
 800885a:	e00b      	b.n	8008874 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008860:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800887a:	461a      	mov	r2, r3
 800887c:	2300      	movs	r3, #0
 800887e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008880:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008884:	2b01      	cmp	r3, #1
 8008886:	d10d      	bne.n	80088a4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800888c:	2b00      	cmp	r3, #0
 800888e:	d104      	bne.n	800889a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008890:	2100      	movs	r1, #0
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f968 	bl	8008b68 <USB_SetDevSpeed>
 8008898:	e008      	b.n	80088ac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800889a:	2101      	movs	r1, #1
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 f963 	bl	8008b68 <USB_SetDevSpeed>
 80088a2:	e003      	b.n	80088ac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80088a4:	2103      	movs	r1, #3
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f95e 	bl	8008b68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80088ac:	2110      	movs	r1, #16
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f8fa 	bl	8008aa8 <USB_FlushTxFifo>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f924 	bl	8008b0c <USB_FlushRxFifo>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d001      	beq.n	80088ce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088d4:	461a      	mov	r2, r3
 80088d6:	2300      	movs	r3, #0
 80088d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088e0:	461a      	mov	r2, r3
 80088e2:	2300      	movs	r3, #0
 80088e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ec:	461a      	mov	r2, r3
 80088ee:	2300      	movs	r3, #0
 80088f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088f2:	2300      	movs	r3, #0
 80088f4:	613b      	str	r3, [r7, #16]
 80088f6:	e043      	b.n	8008980 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800890a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800890e:	d118      	bne.n	8008942 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d10a      	bne.n	800892c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	015a      	lsls	r2, r3, #5
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	4413      	add	r3, r2
 800891e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008922:	461a      	mov	r2, r3
 8008924:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	e013      	b.n	8008954 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	015a      	lsls	r2, r3, #5
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	4413      	add	r3, r2
 8008934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008938:	461a      	mov	r2, r3
 800893a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	e008      	b.n	8008954 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800894e:	461a      	mov	r2, r3
 8008950:	2300      	movs	r3, #0
 8008952:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008960:	461a      	mov	r2, r3
 8008962:	2300      	movs	r3, #0
 8008964:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008972:	461a      	mov	r2, r3
 8008974:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008978:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	3301      	adds	r3, #1
 800897e:	613b      	str	r3, [r7, #16]
 8008980:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008984:	461a      	mov	r2, r3
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	4293      	cmp	r3, r2
 800898a:	d3b5      	bcc.n	80088f8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800898c:	2300      	movs	r3, #0
 800898e:	613b      	str	r3, [r7, #16]
 8008990:	e043      	b.n	8008a1a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089a8:	d118      	bne.n	80089dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10a      	bne.n	80089c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089bc:	461a      	mov	r2, r3
 80089be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80089c2:	6013      	str	r3, [r2, #0]
 80089c4:	e013      	b.n	80089ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	015a      	lsls	r2, r3, #5
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	4413      	add	r3, r2
 80089ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089d2:	461a      	mov	r2, r3
 80089d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80089d8:	6013      	str	r3, [r2, #0]
 80089da:	e008      	b.n	80089ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	015a      	lsls	r2, r3, #5
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	4413      	add	r3, r2
 80089e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089e8:	461a      	mov	r2, r3
 80089ea:	2300      	movs	r3, #0
 80089ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089fa:	461a      	mov	r2, r3
 80089fc:	2300      	movs	r3, #0
 80089fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	015a      	lsls	r2, r3, #5
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	4413      	add	r3, r2
 8008a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008a12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	3301      	adds	r3, #1
 8008a18:	613b      	str	r3, [r7, #16]
 8008a1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008a1e:	461a      	mov	r2, r3
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d3b5      	bcc.n	8008992 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a38:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008a46:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008a48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d105      	bne.n	8008a5c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	699b      	ldr	r3, [r3, #24]
 8008a54:	f043 0210 	orr.w	r2, r3, #16
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	699a      	ldr	r2, [r3, #24]
 8008a60:	4b10      	ldr	r3, [pc, #64]	@ (8008aa4 <USB_DevInit+0x2c4>)
 8008a62:	4313      	orrs	r3, r2
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008a68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d005      	beq.n	8008a7c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	699b      	ldr	r3, [r3, #24]
 8008a74:	f043 0208 	orr.w	r2, r3, #8
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008a7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d107      	bne.n	8008a94 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	699b      	ldr	r3, [r3, #24]
 8008a88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a8c:	f043 0304 	orr.w	r3, r3, #4
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3718      	adds	r7, #24
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008aa0:	b004      	add	sp, #16
 8008aa2:	4770      	bx	lr
 8008aa4:	803c3800 	.word	0x803c3800

08008aa8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b085      	sub	sp, #20
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ac2:	d901      	bls.n	8008ac8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008ac4:	2303      	movs	r3, #3
 8008ac6:	e01b      	b.n	8008b00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	daf2      	bge.n	8008ab6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	019b      	lsls	r3, r3, #6
 8008ad8:	f043 0220 	orr.w	r2, r3, #32
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008aec:	d901      	bls.n	8008af2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	e006      	b.n	8008b00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	f003 0320 	and.w	r3, r3, #32
 8008afa:	2b20      	cmp	r3, #32
 8008afc:	d0f0      	beq.n	8008ae0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b14:	2300      	movs	r3, #0
 8008b16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b24:	d901      	bls.n	8008b2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e018      	b.n	8008b5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	daf2      	bge.n	8008b18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2210      	movs	r2, #16
 8008b3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b48:	d901      	bls.n	8008b4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e006      	b.n	8008b5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	f003 0310 	and.w	r3, r3, #16
 8008b56:	2b10      	cmp	r3, #16
 8008b58:	d0f0      	beq.n	8008b3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3714      	adds	r7, #20
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b085      	sub	sp, #20
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	78fb      	ldrb	r3, [r7, #3]
 8008b82:	68f9      	ldr	r1, [r7, #12]
 8008b84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3714      	adds	r7, #20
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b087      	sub	sp, #28
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f003 0306 	and.w	r3, r3, #6
 8008bb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d102      	bne.n	8008bc0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	75fb      	strb	r3, [r7, #23]
 8008bbe:	e00a      	b.n	8008bd6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d002      	beq.n	8008bcc <USB_GetDevSpeed+0x32>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2b06      	cmp	r3, #6
 8008bca:	d102      	bne.n	8008bd2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008bcc:	2302      	movs	r3, #2
 8008bce:	75fb      	strb	r3, [r7, #23]
 8008bd0:	e001      	b.n	8008bd6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008bd2:	230f      	movs	r3, #15
 8008bd4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008bd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	371c      	adds	r7, #28
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	785b      	ldrb	r3, [r3, #1]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d13a      	bne.n	8008c76 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c06:	69da      	ldr	r2, [r3, #28]
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	f003 030f 	and.w	r3, r3, #15
 8008c10:	2101      	movs	r1, #1
 8008c12:	fa01 f303 	lsl.w	r3, r1, r3
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	68f9      	ldr	r1, [r7, #12]
 8008c1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	015a      	lsls	r2, r3, #5
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	4413      	add	r3, r2
 8008c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d155      	bne.n	8008ce4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	4413      	add	r3, r2
 8008c40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c44:	681a      	ldr	r2, [r3, #0]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	791b      	ldrb	r3, [r3, #4]
 8008c52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	059b      	lsls	r3, r3, #22
 8008c5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	68ba      	ldr	r2, [r7, #8]
 8008c60:	0151      	lsls	r1, r2, #5
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	440a      	add	r2, r1
 8008c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c72:	6013      	str	r3, [r2, #0]
 8008c74:	e036      	b.n	8008ce4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c7c:	69da      	ldr	r2, [r3, #28]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	f003 030f 	and.w	r3, r3, #15
 8008c86:	2101      	movs	r1, #1
 8008c88:	fa01 f303 	lsl.w	r3, r1, r3
 8008c8c:	041b      	lsls	r3, r3, #16
 8008c8e:	68f9      	ldr	r1, [r7, #12]
 8008c90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c94:	4313      	orrs	r3, r2
 8008c96:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	015a      	lsls	r2, r3, #5
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	4413      	add	r3, r2
 8008ca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d11a      	bne.n	8008ce4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	015a      	lsls	r2, r3, #5
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	791b      	ldrb	r3, [r3, #4]
 8008cc8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008cca:	430b      	orrs	r3, r1
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ce2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008ce4:	2300      	movs	r3, #0
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
	...

08008cf4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	785b      	ldrb	r3, [r3, #1]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d161      	bne.n	8008dd4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d26:	d11f      	bne.n	8008d68 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68ba      	ldr	r2, [r7, #8]
 8008d38:	0151      	lsls	r1, r2, #5
 8008d3a:	68fa      	ldr	r2, [r7, #12]
 8008d3c:	440a      	add	r2, r1
 8008d3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d46:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	0151      	lsls	r1, r2, #5
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	440a      	add	r2, r1
 8008d5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	f003 030f 	and.w	r3, r3, #15
 8008d78:	2101      	movs	r1, #1
 8008d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	43db      	mvns	r3, r3
 8008d82:	68f9      	ldr	r1, [r7, #12]
 8008d84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d88:	4013      	ands	r3, r2
 8008d8a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d92:	69da      	ldr	r2, [r3, #28]
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	f003 030f 	and.w	r3, r3, #15
 8008d9c:	2101      	movs	r1, #1
 8008d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	43db      	mvns	r3, r3
 8008da6:	68f9      	ldr	r1, [r7, #12]
 8008da8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dac:	4013      	ands	r3, r2
 8008dae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	0159      	lsls	r1, r3, #5
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	440b      	add	r3, r1
 8008dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dca:	4619      	mov	r1, r3
 8008dcc:	4b35      	ldr	r3, [pc, #212]	@ (8008ea4 <USB_DeactivateEndpoint+0x1b0>)
 8008dce:	4013      	ands	r3, r2
 8008dd0:	600b      	str	r3, [r1, #0]
 8008dd2:	e060      	b.n	8008e96 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	015a      	lsls	r2, r3, #5
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4413      	add	r3, r2
 8008ddc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008de6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dea:	d11f      	bne.n	8008e2c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	0151      	lsls	r1, r2, #5
 8008dfe:	68fa      	ldr	r2, [r7, #12]
 8008e00:	440a      	add	r2, r1
 8008e02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e0a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	015a      	lsls	r2, r3, #5
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4413      	add	r3, r2
 8008e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	0151      	lsls	r1, r2, #5
 8008e1e:	68fa      	ldr	r2, [r7, #12]
 8008e20:	440a      	add	r2, r1
 8008e22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	f003 030f 	and.w	r3, r3, #15
 8008e3c:	2101      	movs	r1, #1
 8008e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e42:	041b      	lsls	r3, r3, #16
 8008e44:	43db      	mvns	r3, r3
 8008e46:	68f9      	ldr	r1, [r7, #12]
 8008e48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e56:	69da      	ldr	r2, [r3, #28]
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	f003 030f 	and.w	r3, r3, #15
 8008e60:	2101      	movs	r1, #1
 8008e62:	fa01 f303 	lsl.w	r3, r1, r3
 8008e66:	041b      	lsls	r3, r3, #16
 8008e68:	43db      	mvns	r3, r3
 8008e6a:	68f9      	ldr	r1, [r7, #12]
 8008e6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e70:	4013      	ands	r3, r2
 8008e72:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	0159      	lsls	r1, r3, #5
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	440b      	add	r3, r1
 8008e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e8e:	4619      	mov	r1, r3
 8008e90:	4b05      	ldr	r3, [pc, #20]	@ (8008ea8 <USB_DeactivateEndpoint+0x1b4>)
 8008e92:	4013      	ands	r3, r2
 8008e94:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr
 8008ea4:	ec337800 	.word	0xec337800
 8008ea8:	eff37800 	.word	0xeff37800

08008eac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b08a      	sub	sp, #40	@ 0x28
 8008eb0:	af02      	add	r7, sp, #8
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	785b      	ldrb	r3, [r3, #1]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	f040 817f 	bne.w	80091cc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	691b      	ldr	r3, [r3, #16]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d132      	bne.n	8008f3c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	015a      	lsls	r2, r3, #5
 8008eda:	69fb      	ldr	r3, [r7, #28]
 8008edc:	4413      	add	r3, r2
 8008ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	0151      	lsls	r1, r2, #5
 8008ee8:	69fa      	ldr	r2, [r7, #28]
 8008eea:	440a      	add	r2, r1
 8008eec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ef0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008ef4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ef8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	015a      	lsls	r2, r3, #5
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	4413      	add	r3, r2
 8008f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	0151      	lsls	r1, r2, #5
 8008f0c:	69fa      	ldr	r2, [r7, #28]
 8008f0e:	440a      	add	r2, r1
 8008f10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	015a      	lsls	r2, r3, #5
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	4413      	add	r3, r2
 8008f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f26:	691b      	ldr	r3, [r3, #16]
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	0151      	lsls	r1, r2, #5
 8008f2c:	69fa      	ldr	r2, [r7, #28]
 8008f2e:	440a      	add	r2, r1
 8008f30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f34:	0cdb      	lsrs	r3, r3, #19
 8008f36:	04db      	lsls	r3, r3, #19
 8008f38:	6113      	str	r3, [r2, #16]
 8008f3a:	e097      	b.n	800906c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	015a      	lsls	r2, r3, #5
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	4413      	add	r3, r2
 8008f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f48:	691b      	ldr	r3, [r3, #16]
 8008f4a:	69ba      	ldr	r2, [r7, #24]
 8008f4c:	0151      	lsls	r1, r2, #5
 8008f4e:	69fa      	ldr	r2, [r7, #28]
 8008f50:	440a      	add	r2, r1
 8008f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f56:	0cdb      	lsrs	r3, r3, #19
 8008f58:	04db      	lsls	r3, r3, #19
 8008f5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	015a      	lsls	r2, r3, #5
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	4413      	add	r3, r2
 8008f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	0151      	lsls	r1, r2, #5
 8008f6e:	69fa      	ldr	r2, [r7, #28]
 8008f70:	440a      	add	r2, r1
 8008f72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f76:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008f7a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008f7e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d11a      	bne.n	8008fbc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	691a      	ldr	r2, [r3, #16]
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d903      	bls.n	8008f9a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	689a      	ldr	r2, [r3, #8]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	015a      	lsls	r2, r3, #5
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fa6:	691b      	ldr	r3, [r3, #16]
 8008fa8:	69ba      	ldr	r2, [r7, #24]
 8008faa:	0151      	lsls	r1, r2, #5
 8008fac:	69fa      	ldr	r2, [r7, #28]
 8008fae:	440a      	add	r2, r1
 8008fb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fb4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008fb8:	6113      	str	r3, [r2, #16]
 8008fba:	e044      	b.n	8009046 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	691a      	ldr	r2, [r3, #16]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	1e5a      	subs	r2, r3, #1
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fd0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fde:	691a      	ldr	r2, [r3, #16]
 8008fe0:	8afb      	ldrh	r3, [r7, #22]
 8008fe2:	04d9      	lsls	r1, r3, #19
 8008fe4:	4ba4      	ldr	r3, [pc, #656]	@ (8009278 <USB_EPStartXfer+0x3cc>)
 8008fe6:	400b      	ands	r3, r1
 8008fe8:	69b9      	ldr	r1, [r7, #24]
 8008fea:	0148      	lsls	r0, r1, #5
 8008fec:	69f9      	ldr	r1, [r7, #28]
 8008fee:	4401      	add	r1, r0
 8008ff0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	791b      	ldrb	r3, [r3, #4]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d122      	bne.n	8009046 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	015a      	lsls	r2, r3, #5
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	4413      	add	r3, r2
 8009008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	69ba      	ldr	r2, [r7, #24]
 8009010:	0151      	lsls	r1, r2, #5
 8009012:	69fa      	ldr	r2, [r7, #28]
 8009014:	440a      	add	r2, r1
 8009016:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800901a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800901e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	69fb      	ldr	r3, [r7, #28]
 8009026:	4413      	add	r3, r2
 8009028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800902c:	691a      	ldr	r2, [r3, #16]
 800902e:	8afb      	ldrh	r3, [r7, #22]
 8009030:	075b      	lsls	r3, r3, #29
 8009032:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009036:	69b9      	ldr	r1, [r7, #24]
 8009038:	0148      	lsls	r0, r1, #5
 800903a:	69f9      	ldr	r1, [r7, #28]
 800903c:	4401      	add	r1, r0
 800903e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009042:	4313      	orrs	r3, r2
 8009044:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	015a      	lsls	r2, r3, #5
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	4413      	add	r3, r2
 800904e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009052:	691a      	ldr	r2, [r3, #16]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800905c:	69b9      	ldr	r1, [r7, #24]
 800905e:	0148      	lsls	r0, r1, #5
 8009060:	69f9      	ldr	r1, [r7, #28]
 8009062:	4401      	add	r1, r0
 8009064:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009068:	4313      	orrs	r3, r2
 800906a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800906c:	79fb      	ldrb	r3, [r7, #7]
 800906e:	2b01      	cmp	r3, #1
 8009070:	d14b      	bne.n	800910a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	69db      	ldr	r3, [r3, #28]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d009      	beq.n	800908e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	015a      	lsls	r2, r3, #5
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	4413      	add	r3, r2
 8009082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009086:	461a      	mov	r2, r3
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	69db      	ldr	r3, [r3, #28]
 800908c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	791b      	ldrb	r3, [r3, #4]
 8009092:	2b01      	cmp	r3, #1
 8009094:	d128      	bne.n	80090e8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d110      	bne.n	80090c8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	69fb      	ldr	r3, [r7, #28]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	69ba      	ldr	r2, [r7, #24]
 80090b6:	0151      	lsls	r1, r2, #5
 80090b8:	69fa      	ldr	r2, [r7, #28]
 80090ba:	440a      	add	r2, r1
 80090bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	e00f      	b.n	80090e8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80090c8:	69bb      	ldr	r3, [r7, #24]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	69ba      	ldr	r2, [r7, #24]
 80090d8:	0151      	lsls	r1, r2, #5
 80090da:	69fa      	ldr	r2, [r7, #28]
 80090dc:	440a      	add	r2, r1
 80090de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090e6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090e8:	69bb      	ldr	r3, [r7, #24]
 80090ea:	015a      	lsls	r2, r3, #5
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	4413      	add	r3, r2
 80090f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	0151      	lsls	r1, r2, #5
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	440a      	add	r2, r1
 80090fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009102:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009106:	6013      	str	r3, [r2, #0]
 8009108:	e166      	b.n	80093d8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	4413      	add	r3, r2
 8009112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	69ba      	ldr	r2, [r7, #24]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	440a      	add	r2, r1
 8009120:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009124:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009128:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	791b      	ldrb	r3, [r3, #4]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d015      	beq.n	800915e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	691b      	ldr	r3, [r3, #16]
 8009136:	2b00      	cmp	r3, #0
 8009138:	f000 814e 	beq.w	80093d8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009142:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	f003 030f 	and.w	r3, r3, #15
 800914c:	2101      	movs	r1, #1
 800914e:	fa01 f303 	lsl.w	r3, r1, r3
 8009152:	69f9      	ldr	r1, [r7, #28]
 8009154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009158:	4313      	orrs	r3, r2
 800915a:	634b      	str	r3, [r1, #52]	@ 0x34
 800915c:	e13c      	b.n	80093d8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800916a:	2b00      	cmp	r3, #0
 800916c:	d110      	bne.n	8009190 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	015a      	lsls	r2, r3, #5
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	4413      	add	r3, r2
 8009176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	69ba      	ldr	r2, [r7, #24]
 800917e:	0151      	lsls	r1, r2, #5
 8009180:	69fa      	ldr	r2, [r7, #28]
 8009182:	440a      	add	r2, r1
 8009184:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009188:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800918c:	6013      	str	r3, [r2, #0]
 800918e:	e00f      	b.n	80091b0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	69fb      	ldr	r3, [r7, #28]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	69ba      	ldr	r2, [r7, #24]
 80091a0:	0151      	lsls	r1, r2, #5
 80091a2:	69fa      	ldr	r2, [r7, #28]
 80091a4:	440a      	add	r2, r1
 80091a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091ae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	68d9      	ldr	r1, [r3, #12]
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	781a      	ldrb	r2, [r3, #0]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	b298      	uxth	r0, r3
 80091be:	79fb      	ldrb	r3, [r7, #7]
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	4603      	mov	r3, r0
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f000 f9b9 	bl	800953c <USB_WritePacket>
 80091ca:	e105      	b.n	80093d8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	015a      	lsls	r2, r3, #5
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	4413      	add	r3, r2
 80091d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	69ba      	ldr	r2, [r7, #24]
 80091dc:	0151      	lsls	r1, r2, #5
 80091de:	69fa      	ldr	r2, [r7, #28]
 80091e0:	440a      	add	r2, r1
 80091e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091e6:	0cdb      	lsrs	r3, r3, #19
 80091e8:	04db      	lsls	r3, r3, #19
 80091ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	015a      	lsls	r2, r3, #5
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	4413      	add	r3, r2
 80091f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091f8:	691b      	ldr	r3, [r3, #16]
 80091fa:	69ba      	ldr	r2, [r7, #24]
 80091fc:	0151      	lsls	r1, r2, #5
 80091fe:	69fa      	ldr	r2, [r7, #28]
 8009200:	440a      	add	r2, r1
 8009202:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009206:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800920a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800920e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d132      	bne.n	800927c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d003      	beq.n	8009226 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	689a      	ldr	r2, [r3, #8]
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	689a      	ldr	r2, [r3, #8]
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	015a      	lsls	r2, r3, #5
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	4413      	add	r3, r2
 8009236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800923a:	691a      	ldr	r2, [r3, #16]
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	6a1b      	ldr	r3, [r3, #32]
 8009240:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009244:	69b9      	ldr	r1, [r7, #24]
 8009246:	0148      	lsls	r0, r1, #5
 8009248:	69f9      	ldr	r1, [r7, #28]
 800924a:	4401      	add	r1, r0
 800924c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009250:	4313      	orrs	r3, r2
 8009252:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	69fb      	ldr	r3, [r7, #28]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	0151      	lsls	r1, r2, #5
 8009266:	69fa      	ldr	r2, [r7, #28]
 8009268:	440a      	add	r2, r1
 800926a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800926e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009272:	6113      	str	r3, [r2, #16]
 8009274:	e062      	b.n	800933c <USB_EPStartXfer+0x490>
 8009276:	bf00      	nop
 8009278:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	691b      	ldr	r3, [r3, #16]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d123      	bne.n	80092cc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009290:	691a      	ldr	r2, [r3, #16]
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800929a:	69b9      	ldr	r1, [r7, #24]
 800929c:	0148      	lsls	r0, r1, #5
 800929e:	69f9      	ldr	r1, [r7, #28]
 80092a0:	4401      	add	r1, r0
 80092a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092a6:	4313      	orrs	r3, r2
 80092a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	69ba      	ldr	r2, [r7, #24]
 80092ba:	0151      	lsls	r1, r2, #5
 80092bc:	69fa      	ldr	r2, [r7, #28]
 80092be:	440a      	add	r2, r1
 80092c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092c8:	6113      	str	r3, [r2, #16]
 80092ca:	e037      	b.n	800933c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	691a      	ldr	r2, [r3, #16]
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	4413      	add	r3, r2
 80092d6:	1e5a      	subs	r2, r3, #1
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80092e0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	8afa      	ldrh	r2, [r7, #22]
 80092e8:	fb03 f202 	mul.w	r2, r3, r2
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	015a      	lsls	r2, r3, #5
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	4413      	add	r3, r2
 80092f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092fc:	691a      	ldr	r2, [r3, #16]
 80092fe:	8afb      	ldrh	r3, [r7, #22]
 8009300:	04d9      	lsls	r1, r3, #19
 8009302:	4b38      	ldr	r3, [pc, #224]	@ (80093e4 <USB_EPStartXfer+0x538>)
 8009304:	400b      	ands	r3, r1
 8009306:	69b9      	ldr	r1, [r7, #24]
 8009308:	0148      	lsls	r0, r1, #5
 800930a:	69f9      	ldr	r1, [r7, #28]
 800930c:	4401      	add	r1, r0
 800930e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009312:	4313      	orrs	r3, r2
 8009314:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	015a      	lsls	r2, r3, #5
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	4413      	add	r3, r2
 800931e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009322:	691a      	ldr	r2, [r3, #16]
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	6a1b      	ldr	r3, [r3, #32]
 8009328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800932c:	69b9      	ldr	r1, [r7, #24]
 800932e:	0148      	lsls	r0, r1, #5
 8009330:	69f9      	ldr	r1, [r7, #28]
 8009332:	4401      	add	r1, r0
 8009334:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009338:	4313      	orrs	r3, r2
 800933a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800933c:	79fb      	ldrb	r3, [r7, #7]
 800933e:	2b01      	cmp	r3, #1
 8009340:	d10d      	bne.n	800935e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d009      	beq.n	800935e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	68d9      	ldr	r1, [r3, #12]
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	015a      	lsls	r2, r3, #5
 8009352:	69fb      	ldr	r3, [r7, #28]
 8009354:	4413      	add	r3, r2
 8009356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800935a:	460a      	mov	r2, r1
 800935c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	791b      	ldrb	r3, [r3, #4]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d128      	bne.n	80093b8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009372:	2b00      	cmp	r3, #0
 8009374:	d110      	bne.n	8009398 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	015a      	lsls	r2, r3, #5
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	4413      	add	r3, r2
 800937e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	69ba      	ldr	r2, [r7, #24]
 8009386:	0151      	lsls	r1, r2, #5
 8009388:	69fa      	ldr	r2, [r7, #28]
 800938a:	440a      	add	r2, r1
 800938c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009390:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009394:	6013      	str	r3, [r2, #0]
 8009396:	e00f      	b.n	80093b8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	015a      	lsls	r2, r3, #5
 800939c:	69fb      	ldr	r3, [r7, #28]
 800939e:	4413      	add	r3, r2
 80093a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	69ba      	ldr	r2, [r7, #24]
 80093a8:	0151      	lsls	r1, r2, #5
 80093aa:	69fa      	ldr	r2, [r7, #28]
 80093ac:	440a      	add	r2, r1
 80093ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	015a      	lsls	r2, r3, #5
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	0151      	lsls	r1, r2, #5
 80093ca:	69fa      	ldr	r2, [r7, #28]
 80093cc:	440a      	add	r2, r1
 80093ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80093d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80093d8:	2300      	movs	r3, #0
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3720      	adds	r7, #32
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	1ff80000 	.word	0x1ff80000

080093e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b087      	sub	sp, #28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80093f2:	2300      	movs	r3, #0
 80093f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80093f6:	2300      	movs	r3, #0
 80093f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	785b      	ldrb	r3, [r3, #1]
 8009402:	2b01      	cmp	r3, #1
 8009404:	d14a      	bne.n	800949c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	781b      	ldrb	r3, [r3, #0]
 800940a:	015a      	lsls	r2, r3, #5
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	4413      	add	r3, r2
 8009410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800941a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800941e:	f040 8086 	bne.w	800952e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	4413      	add	r3, r2
 800942c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	7812      	ldrb	r2, [r2, #0]
 8009436:	0151      	lsls	r1, r2, #5
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	440a      	add	r2, r1
 800943c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009440:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009444:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	015a      	lsls	r2, r3, #5
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	4413      	add	r3, r2
 8009450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	7812      	ldrb	r2, [r2, #0]
 800945a:	0151      	lsls	r1, r2, #5
 800945c:	693a      	ldr	r2, [r7, #16]
 800945e:	440a      	add	r2, r1
 8009460:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009464:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009468:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	3301      	adds	r3, #1
 800946e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009476:	4293      	cmp	r3, r2
 8009478:	d902      	bls.n	8009480 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	75fb      	strb	r3, [r7, #23]
          break;
 800947e:	e056      	b.n	800952e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	015a      	lsls	r2, r3, #5
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	4413      	add	r3, r2
 800948a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009498:	d0e7      	beq.n	800946a <USB_EPStopXfer+0x82>
 800949a:	e048      	b.n	800952e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	015a      	lsls	r2, r3, #5
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	4413      	add	r3, r2
 80094a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094b4:	d13b      	bne.n	800952e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	015a      	lsls	r2, r3, #5
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	4413      	add	r3, r2
 80094c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	7812      	ldrb	r2, [r2, #0]
 80094ca:	0151      	lsls	r1, r2, #5
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	440a      	add	r2, r1
 80094d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80094d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	683a      	ldr	r2, [r7, #0]
 80094ec:	7812      	ldrb	r2, [r2, #0]
 80094ee:	0151      	lsls	r1, r2, #5
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	440a      	add	r2, r1
 80094f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3301      	adds	r3, #1
 8009502:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f242 7210 	movw	r2, #10000	@ 0x2710
 800950a:	4293      	cmp	r3, r2
 800950c:	d902      	bls.n	8009514 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	75fb      	strb	r3, [r7, #23]
          break;
 8009512:	e00c      	b.n	800952e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	015a      	lsls	r2, r3, #5
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	4413      	add	r3, r2
 800951e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009528:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800952c:	d0e7      	beq.n	80094fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800952e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009530:	4618      	mov	r0, r3
 8009532:	371c      	adds	r7, #28
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800953c:	b480      	push	{r7}
 800953e:	b089      	sub	sp, #36	@ 0x24
 8009540:	af00      	add	r7, sp, #0
 8009542:	60f8      	str	r0, [r7, #12]
 8009544:	60b9      	str	r1, [r7, #8]
 8009546:	4611      	mov	r1, r2
 8009548:	461a      	mov	r2, r3
 800954a:	460b      	mov	r3, r1
 800954c:	71fb      	strb	r3, [r7, #7]
 800954e:	4613      	mov	r3, r2
 8009550:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800955a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800955e:	2b00      	cmp	r3, #0
 8009560:	d123      	bne.n	80095aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009562:	88bb      	ldrh	r3, [r7, #4]
 8009564:	3303      	adds	r3, #3
 8009566:	089b      	lsrs	r3, r3, #2
 8009568:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800956a:	2300      	movs	r3, #0
 800956c:	61bb      	str	r3, [r7, #24]
 800956e:	e018      	b.n	80095a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009570:	79fb      	ldrb	r3, [r7, #7]
 8009572:	031a      	lsls	r2, r3, #12
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	4413      	add	r3, r2
 8009578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800957c:	461a      	mov	r2, r3
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	3301      	adds	r3, #1
 8009588:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	3301      	adds	r3, #1
 800958e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	3301      	adds	r3, #1
 8009594:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	3301      	adds	r3, #1
 800959a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	3301      	adds	r3, #1
 80095a0:	61bb      	str	r3, [r7, #24]
 80095a2:	69ba      	ldr	r2, [r7, #24]
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d3e2      	bcc.n	8009570 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80095aa:	2300      	movs	r3, #0
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3724      	adds	r7, #36	@ 0x24
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b08b      	sub	sp, #44	@ 0x2c
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	4613      	mov	r3, r2
 80095c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80095ce:	88fb      	ldrh	r3, [r7, #6]
 80095d0:	089b      	lsrs	r3, r3, #2
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80095d6:	88fb      	ldrh	r3, [r7, #6]
 80095d8:	f003 0303 	and.w	r3, r3, #3
 80095dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80095de:	2300      	movs	r3, #0
 80095e0:	623b      	str	r3, [r7, #32]
 80095e2:	e014      	b.n	800960e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80095e4:	69bb      	ldr	r3, [r7, #24]
 80095e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	3301      	adds	r3, #1
 80095f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	3301      	adds	r3, #1
 80095fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fe:	3301      	adds	r3, #1
 8009600:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009604:	3301      	adds	r3, #1
 8009606:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009608:	6a3b      	ldr	r3, [r7, #32]
 800960a:	3301      	adds	r3, #1
 800960c:	623b      	str	r3, [r7, #32]
 800960e:	6a3a      	ldr	r2, [r7, #32]
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	429a      	cmp	r2, r3
 8009614:	d3e6      	bcc.n	80095e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009616:	8bfb      	ldrh	r3, [r7, #30]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d01e      	beq.n	800965a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009626:	461a      	mov	r2, r3
 8009628:	f107 0310 	add.w	r3, r7, #16
 800962c:	6812      	ldr	r2, [r2, #0]
 800962e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	6a3b      	ldr	r3, [r7, #32]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	fa22 f303 	lsr.w	r3, r2, r3
 800963c:	b2da      	uxtb	r2, r3
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	701a      	strb	r2, [r3, #0]
      i++;
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	3301      	adds	r3, #1
 8009646:	623b      	str	r3, [r7, #32]
      pDest++;
 8009648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964a:	3301      	adds	r3, #1
 800964c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800964e:	8bfb      	ldrh	r3, [r7, #30]
 8009650:	3b01      	subs	r3, #1
 8009652:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009654:	8bfb      	ldrh	r3, [r7, #30]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1ea      	bne.n	8009630 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800965a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800965c:	4618      	mov	r0, r3
 800965e:	372c      	adds	r7, #44	@ 0x2c
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	785b      	ldrb	r3, [r3, #1]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d12c      	bne.n	80096de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	015a      	lsls	r2, r3, #5
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	4413      	add	r3, r2
 800968c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	db12      	blt.n	80096bc <USB_EPSetStall+0x54>
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00f      	beq.n	80096bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	015a      	lsls	r2, r3, #5
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	4413      	add	r3, r2
 80096a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	0151      	lsls	r1, r2, #5
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	440a      	add	r2, r1
 80096b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80096ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	015a      	lsls	r2, r3, #5
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	4413      	add	r3, r2
 80096c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	0151      	lsls	r1, r2, #5
 80096ce:	68fa      	ldr	r2, [r7, #12]
 80096d0:	440a      	add	r2, r1
 80096d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80096da:	6013      	str	r3, [r2, #0]
 80096dc:	e02b      	b.n	8009736 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	015a      	lsls	r2, r3, #5
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	4413      	add	r3, r2
 80096e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	db12      	blt.n	8009716 <USB_EPSetStall+0xae>
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00f      	beq.n	8009716 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	0151      	lsls	r1, r2, #5
 8009708:	68fa      	ldr	r2, [r7, #12]
 800970a:	440a      	add	r2, r1
 800970c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009710:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009714:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	015a      	lsls	r2, r3, #5
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	4413      	add	r3, r2
 800971e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	0151      	lsls	r1, r2, #5
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	440a      	add	r2, r1
 800972c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009730:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009734:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3714      	adds	r7, #20
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	785b      	ldrb	r3, [r3, #1]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d128      	bne.n	80097b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	015a      	lsls	r2, r3, #5
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	4413      	add	r3, r2
 8009768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	0151      	lsls	r1, r2, #5
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	440a      	add	r2, r1
 8009776:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800977a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800977e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	791b      	ldrb	r3, [r3, #4]
 8009784:	2b03      	cmp	r3, #3
 8009786:	d003      	beq.n	8009790 <USB_EPClearStall+0x4c>
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	791b      	ldrb	r3, [r3, #4]
 800978c:	2b02      	cmp	r3, #2
 800978e:	d138      	bne.n	8009802 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	015a      	lsls	r2, r3, #5
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	4413      	add	r3, r2
 8009798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	0151      	lsls	r1, r2, #5
 80097a2:	68fa      	ldr	r2, [r7, #12]
 80097a4:	440a      	add	r2, r1
 80097a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	e027      	b.n	8009802 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	015a      	lsls	r2, r3, #5
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	4413      	add	r3, r2
 80097ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	0151      	lsls	r1, r2, #5
 80097c4:	68fa      	ldr	r2, [r7, #12]
 80097c6:	440a      	add	r2, r1
 80097c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80097d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	791b      	ldrb	r3, [r3, #4]
 80097d6:	2b03      	cmp	r3, #3
 80097d8:	d003      	beq.n	80097e2 <USB_EPClearStall+0x9e>
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	791b      	ldrb	r3, [r3, #4]
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d10f      	bne.n	8009802 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	015a      	lsls	r2, r3, #5
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	4413      	add	r3, r2
 80097ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	68ba      	ldr	r2, [r7, #8]
 80097f2:	0151      	lsls	r1, r2, #5
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	440a      	add	r2, r1
 80097f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009800:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009802:	2300      	movs	r3, #0
}
 8009804:	4618      	mov	r0, r3
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	460b      	mov	r3, r1
 800981a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68fa      	ldr	r2, [r7, #12]
 800982a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800982e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009832:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	78fb      	ldrb	r3, [r7, #3]
 800983e:	011b      	lsls	r3, r3, #4
 8009840:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009844:	68f9      	ldr	r1, [r7, #12]
 8009846:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800984a:	4313      	orrs	r3, r2
 800984c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800984e:	2300      	movs	r3, #0
}
 8009850:	4618      	mov	r0, r3
 8009852:	3714      	adds	r7, #20
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009876:	f023 0303 	bic.w	r3, r3, #3
 800987a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800988a:	f023 0302 	bic.w	r3, r3, #2
 800988e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr

0800989e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800989e:	b480      	push	{r7}
 80098a0:	b085      	sub	sp, #20
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098b8:	f023 0303 	bic.w	r3, r3, #3
 80098bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	68fa      	ldr	r2, [r7, #12]
 80098c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098cc:	f043 0302 	orr.w	r3, r3, #2
 80098d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	695b      	ldr	r3, [r3, #20]
 80098ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	699b      	ldr	r3, [r3, #24]
 80098f2:	68fa      	ldr	r2, [r7, #12]
 80098f4:	4013      	ands	r3, r2
 80098f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80098f8:	68fb      	ldr	r3, [r7, #12]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr

08009906 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009906:	b480      	push	{r7}
 8009908:	b085      	sub	sp, #20
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009922:	69db      	ldr	r3, [r3, #28]
 8009924:	68ba      	ldr	r2, [r7, #8]
 8009926:	4013      	ands	r3, r2
 8009928:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	0c1b      	lsrs	r3, r3, #16
}
 800992e:	4618      	mov	r0, r3
 8009930:	3714      	adds	r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr

0800993a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800993a:	b480      	push	{r7}
 800993c:	b085      	sub	sp, #20
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009956:	69db      	ldr	r3, [r3, #28]
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	4013      	ands	r3, r2
 800995c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	b29b      	uxth	r3, r3
}
 8009962:	4618      	mov	r0, r3
 8009964:	3714      	adds	r7, #20
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr

0800996e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800996e:	b480      	push	{r7}
 8009970:	b085      	sub	sp, #20
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	460b      	mov	r3, r1
 8009978:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800997e:	78fb      	ldrb	r3, [r7, #3]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	4413      	add	r3, r2
 8009986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	68ba      	ldr	r2, [r7, #8]
 8009998:	4013      	ands	r3, r2
 800999a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800999c:	68bb      	ldr	r3, [r7, #8]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3714      	adds	r7, #20
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80099aa:	b480      	push	{r7}
 80099ac:	b087      	sub	sp, #28
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
 80099b2:	460b      	mov	r3, r1
 80099b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099c0:	691b      	ldr	r3, [r3, #16]
 80099c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80099ce:	78fb      	ldrb	r3, [r7, #3]
 80099d0:	f003 030f 	and.w	r3, r3, #15
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	fa22 f303 	lsr.w	r3, r2, r3
 80099da:	01db      	lsls	r3, r3, #7
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80099e4:	78fb      	ldrb	r3, [r7, #3]
 80099e6:	015a      	lsls	r2, r3, #5
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	4013      	ands	r3, r2
 80099f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80099f8:	68bb      	ldr	r3, [r7, #8]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	371c      	adds	r7, #28
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	f003 0301 	and.w	r3, r3, #1
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b085      	sub	sp, #20
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a3c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009a40:	f023 0307 	bic.w	r3, r3, #7
 8009a44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	68fa      	ldr	r2, [r7, #12]
 8009a50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3714      	adds	r7, #20
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b087      	sub	sp, #28
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	460b      	mov	r3, r1
 8009a72:	607a      	str	r2, [r7, #4]
 8009a74:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	333c      	adds	r3, #60	@ 0x3c
 8009a7e:	3304      	adds	r3, #4
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	4a26      	ldr	r2, [pc, #152]	@ (8009b20 <USB_EP0_OutStart+0xb8>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d90a      	bls.n	8009aa2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a9c:	d101      	bne.n	8009aa2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	e037      	b.n	8009b12 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	2300      	movs	r3, #0
 8009aac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	697a      	ldr	r2, [r7, #20]
 8009ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009abc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ac0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ac8:	691b      	ldr	r3, [r3, #16]
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ad0:	f043 0318 	orr.w	r3, r3, #24
 8009ad4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	697a      	ldr	r2, [r7, #20]
 8009ae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ae4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009ae8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009aea:	7afb      	ldrb	r3, [r7, #11]
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d10f      	bne.n	8009b10 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009af6:	461a      	mov	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	697a      	ldr	r2, [r7, #20]
 8009b06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b0a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009b0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	371c      	adds	r7, #28
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	4f54300a 	.word	0x4f54300a

08009b24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b085      	sub	sp, #20
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	3301      	adds	r3, #1
 8009b34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b3c:	d901      	bls.n	8009b42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009b3e:	2303      	movs	r3, #3
 8009b40:	e022      	b.n	8009b88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	daf2      	bge.n	8009b30 <USB_CoreReset+0xc>

  count = 10U;
 8009b4a:	230a      	movs	r3, #10
 8009b4c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009b4e:	e002      	b.n	8009b56 <USB_CoreReset+0x32>
  {
    count--;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	3b01      	subs	r3, #1
 8009b54:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d1f9      	bne.n	8009b50 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	f043 0201 	orr.w	r2, r3, #1
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b74:	d901      	bls.n	8009b7a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e006      	b.n	8009b88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d0f0      	beq.n	8009b68 <USB_CoreReset+0x44>

  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009ba0:	2010      	movs	r0, #16
 8009ba2:	f002 f923 	bl	800bdec <USBD_static_malloc>
 8009ba6:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d109      	bne.n	8009bc2 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	32b0      	adds	r2, #176	@ 0xb0
 8009bb8:	2100      	movs	r1, #0
 8009bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	e048      	b.n	8009c54 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	32b0      	adds	r2, #176	@ 0xb0
 8009bcc:	68f9      	ldr	r1, [r7, #12]
 8009bce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	32b0      	adds	r2, #176	@ 0xb0
 8009bdc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	7c1b      	ldrb	r3, [r3, #16]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d10d      	bne.n	8009c0a <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8009bee:	4b1b      	ldr	r3, [pc, #108]	@ (8009c5c <USBD_HID_Init+0xc8>)
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	f003 020f 	and.w	r2, r3, #15
 8009bf6:	6879      	ldr	r1, [r7, #4]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4413      	add	r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	440b      	add	r3, r1
 8009c02:	331c      	adds	r3, #28
 8009c04:	2207      	movs	r2, #7
 8009c06:	601a      	str	r2, [r3, #0]
 8009c08:	e00c      	b.n	8009c24 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8009c0a:	4b14      	ldr	r3, [pc, #80]	@ (8009c5c <USBD_HID_Init+0xc8>)
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	f003 020f 	and.w	r2, r3, #15
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	4613      	mov	r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	4413      	add	r3, r2
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	440b      	add	r3, r1
 8009c1e:	331c      	adds	r3, #28
 8009c20:	220a      	movs	r2, #10
 8009c22:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009c24:	4b0d      	ldr	r3, [pc, #52]	@ (8009c5c <USBD_HID_Init+0xc8>)
 8009c26:	7819      	ldrb	r1, [r3, #0]
 8009c28:	2304      	movs	r3, #4
 8009c2a:	2203      	movs	r2, #3
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f001 ffcc 	bl	800bbca <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009c32:	4b0a      	ldr	r3, [pc, #40]	@ (8009c5c <USBD_HID_Init+0xc8>)
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	f003 020f 	and.w	r2, r3, #15
 8009c3a:	6879      	ldr	r1, [r7, #4]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	4413      	add	r3, r2
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	440b      	add	r3, r1
 8009c46:	3323      	adds	r3, #35	@ 0x23
 8009c48:	2201      	movs	r2, #1
 8009c4a:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009c52:	2300      	movs	r3, #0
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	20000112 	.word	0x20000112

08009c60 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009cec <USBD_HID_DeInit+0x8c>)
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	4619      	mov	r1, r3
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f001 ffcf 	bl	800bc16 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009c78:	4b1c      	ldr	r3, [pc, #112]	@ (8009cec <USBD_HID_DeInit+0x8c>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	f003 020f 	and.w	r2, r3, #15
 8009c80:	6879      	ldr	r1, [r7, #4]
 8009c82:	4613      	mov	r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	4413      	add	r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	440b      	add	r3, r1
 8009c8c:	3323      	adds	r3, #35	@ 0x23
 8009c8e:	2200      	movs	r2, #0
 8009c90:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8009c92:	4b16      	ldr	r3, [pc, #88]	@ (8009cec <USBD_HID_DeInit+0x8c>)
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	f003 020f 	and.w	r2, r3, #15
 8009c9a:	6879      	ldr	r1, [r7, #4]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	4413      	add	r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	440b      	add	r3, r1
 8009ca6:	331c      	adds	r3, #28
 8009ca8:	2200      	movs	r2, #0
 8009caa:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	32b0      	adds	r2, #176	@ 0xb0
 8009cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d011      	beq.n	8009ce2 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	32b0      	adds	r2, #176	@ 0xb0
 8009cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f002 f89b 	bl	800be08 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	32b0      	adds	r2, #176	@ 0xb0
 8009cdc:	2100      	movs	r1, #0
 8009cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3708      	adds	r7, #8
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}
 8009cec:	20000112 	.word	0x20000112

08009cf0 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	32b0      	adds	r2, #176	@ 0xb0
 8009d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d08:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d101      	bne.n	8009d1c <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009d18:	2303      	movs	r3, #3
 8009d1a:	e0e8      	b.n	8009eee <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d046      	beq.n	8009db6 <USBD_HID_Setup+0xc6>
 8009d28:	2b20      	cmp	r3, #32
 8009d2a:	f040 80d8 	bne.w	8009ede <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	785b      	ldrb	r3, [r3, #1]
 8009d32:	3b02      	subs	r3, #2
 8009d34:	2b09      	cmp	r3, #9
 8009d36:	d836      	bhi.n	8009da6 <USBD_HID_Setup+0xb6>
 8009d38:	a201      	add	r2, pc, #4	@ (adr r2, 8009d40 <USBD_HID_Setup+0x50>)
 8009d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3e:	bf00      	nop
 8009d40:	08009d97 	.word	0x08009d97
 8009d44:	08009d77 	.word	0x08009d77
 8009d48:	08009da7 	.word	0x08009da7
 8009d4c:	08009da7 	.word	0x08009da7
 8009d50:	08009da7 	.word	0x08009da7
 8009d54:	08009da7 	.word	0x08009da7
 8009d58:	08009da7 	.word	0x08009da7
 8009d5c:	08009da7 	.word	0x08009da7
 8009d60:	08009d85 	.word	0x08009d85
 8009d64:	08009d69 	.word	0x08009d69
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	885b      	ldrh	r3, [r3, #2]
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	461a      	mov	r2, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	601a      	str	r2, [r3, #0]
          break;
 8009d74:	e01e      	b.n	8009db4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2201      	movs	r2, #1
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f001 fbcb 	bl	800b518 <USBD_CtlSendData>
          break;
 8009d82:	e017      	b.n	8009db4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	885b      	ldrh	r3, [r3, #2]
 8009d88:	0a1b      	lsrs	r3, r3, #8
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	461a      	mov	r2, r3
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	605a      	str	r2, [r3, #4]
          break;
 8009d94:	e00e      	b.n	8009db4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	4619      	mov	r1, r3
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f001 fbba 	bl	800b518 <USBD_CtlSendData>
          break;
 8009da4:	e006      	b.n	8009db4 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 fb38 	bl	800b41e <USBD_CtlError>
          ret = USBD_FAIL;
 8009dae:	2303      	movs	r3, #3
 8009db0:	75fb      	strb	r3, [r7, #23]
          break;
 8009db2:	bf00      	nop
      }
      break;
 8009db4:	e09a      	b.n	8009eec <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	785b      	ldrb	r3, [r3, #1]
 8009dba:	2b0b      	cmp	r3, #11
 8009dbc:	f200 8086 	bhi.w	8009ecc <USBD_HID_Setup+0x1dc>
 8009dc0:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc8 <USBD_HID_Setup+0xd8>)
 8009dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc6:	bf00      	nop
 8009dc8:	08009df9 	.word	0x08009df9
 8009dcc:	08009edb 	.word	0x08009edb
 8009dd0:	08009ecd 	.word	0x08009ecd
 8009dd4:	08009ecd 	.word	0x08009ecd
 8009dd8:	08009ecd 	.word	0x08009ecd
 8009ddc:	08009ecd 	.word	0x08009ecd
 8009de0:	08009e23 	.word	0x08009e23
 8009de4:	08009ecd 	.word	0x08009ecd
 8009de8:	08009ecd 	.word	0x08009ecd
 8009dec:	08009ecd 	.word	0x08009ecd
 8009df0:	08009e7b 	.word	0x08009e7b
 8009df4:	08009ea5 	.word	0x08009ea5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	2b03      	cmp	r3, #3
 8009e02:	d107      	bne.n	8009e14 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009e04:	f107 030a 	add.w	r3, r7, #10
 8009e08:	2202      	movs	r2, #2
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f001 fb83 	bl	800b518 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e12:	e063      	b.n	8009edc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009e14:	6839      	ldr	r1, [r7, #0]
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f001 fb01 	bl	800b41e <USBD_CtlError>
            ret = USBD_FAIL;
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	75fb      	strb	r3, [r7, #23]
          break;
 8009e20:	e05c      	b.n	8009edc <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	885b      	ldrh	r3, [r3, #2]
 8009e26:	0a1b      	lsrs	r3, r3, #8
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	2b22      	cmp	r3, #34	@ 0x22
 8009e2c:	d108      	bne.n	8009e40 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	88db      	ldrh	r3, [r3, #6]
 8009e32:	2b4a      	cmp	r3, #74	@ 0x4a
 8009e34:	bf28      	it	cs
 8009e36:	234a      	movcs	r3, #74	@ 0x4a
 8009e38:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8009e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ef8 <USBD_HID_Setup+0x208>)
 8009e3c:	613b      	str	r3, [r7, #16]
 8009e3e:	e015      	b.n	8009e6c <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	885b      	ldrh	r3, [r3, #2]
 8009e44:	0a1b      	lsrs	r3, r3, #8
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	2b21      	cmp	r3, #33	@ 0x21
 8009e4a:	d108      	bne.n	8009e5e <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8009e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8009efc <USBD_HID_Setup+0x20c>)
 8009e4e:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	88db      	ldrh	r3, [r3, #6]
 8009e54:	2b09      	cmp	r3, #9
 8009e56:	bf28      	it	cs
 8009e58:	2309      	movcs	r3, #9
 8009e5a:	82bb      	strh	r3, [r7, #20]
 8009e5c:	e006      	b.n	8009e6c <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8009e5e:	6839      	ldr	r1, [r7, #0]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f001 fadc 	bl	800b41e <USBD_CtlError>
            ret = USBD_FAIL;
 8009e66:	2303      	movs	r3, #3
 8009e68:	75fb      	strb	r3, [r7, #23]
            break;
 8009e6a:	e037      	b.n	8009edc <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e6c:	8abb      	ldrh	r3, [r7, #20]
 8009e6e:	461a      	mov	r2, r3
 8009e70:	6939      	ldr	r1, [r7, #16]
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f001 fb50 	bl	800b518 <USBD_CtlSendData>
          break;
 8009e78:	e030      	b.n	8009edc <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b03      	cmp	r3, #3
 8009e84:	d107      	bne.n	8009e96 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	3308      	adds	r3, #8
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f001 fb42 	bl	800b518 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e94:	e022      	b.n	8009edc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009e96:	6839      	ldr	r1, [r7, #0]
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f001 fac0 	bl	800b41e <USBD_CtlError>
            ret = USBD_FAIL;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	75fb      	strb	r3, [r7, #23]
          break;
 8009ea2:	e01b      	b.n	8009edc <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	2b03      	cmp	r3, #3
 8009eae:	d106      	bne.n	8009ebe <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	885b      	ldrh	r3, [r3, #2]
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ebc:	e00e      	b.n	8009edc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009ebe:	6839      	ldr	r1, [r7, #0]
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f001 faac 	bl	800b41e <USBD_CtlError>
            ret = USBD_FAIL;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	75fb      	strb	r3, [r7, #23]
          break;
 8009eca:	e007      	b.n	8009edc <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009ecc:	6839      	ldr	r1, [r7, #0]
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f001 faa5 	bl	800b41e <USBD_CtlError>
          ret = USBD_FAIL;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	75fb      	strb	r3, [r7, #23]
          break;
 8009ed8:	e000      	b.n	8009edc <USBD_HID_Setup+0x1ec>
          break;
 8009eda:	bf00      	nop
      }
      break;
 8009edc:	e006      	b.n	8009eec <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8009ede:	6839      	ldr	r1, [r7, #0]
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f001 fa9c 	bl	800b41e <USBD_CtlError>
      ret = USBD_FAIL;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	75fb      	strb	r3, [r7, #23]
      break;
 8009eea:	bf00      	nop
  }

  return (uint8_t)ret;
 8009eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	200000c8 	.word	0x200000c8
 8009efc:	200000b0 	.word	0x200000b0

08009f00 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f08:	2181      	movs	r1, #129	@ 0x81
 8009f0a:	4809      	ldr	r0, [pc, #36]	@ (8009f30 <USBD_HID_GetFSCfgDesc+0x30>)
 8009f0c:	f000 fc4e 	bl	800a7ac <USBD_GetEpDesc>
 8009f10:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d002      	beq.n	8009f1e <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	220a      	movs	r2, #10
 8009f1c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2222      	movs	r2, #34	@ 0x22
 8009f22:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009f24:	4b02      	ldr	r3, [pc, #8]	@ (8009f30 <USBD_HID_GetFSCfgDesc+0x30>)
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	2000008c 	.word	0x2000008c

08009f34 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f3c:	2181      	movs	r1, #129	@ 0x81
 8009f3e:	4809      	ldr	r0, [pc, #36]	@ (8009f64 <USBD_HID_GetHSCfgDesc+0x30>)
 8009f40:	f000 fc34 	bl	800a7ac <USBD_GetEpDesc>
 8009f44:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d002      	beq.n	8009f52 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2207      	movs	r2, #7
 8009f50:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2222      	movs	r2, #34	@ 0x22
 8009f56:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009f58:	4b02      	ldr	r3, [pc, #8]	@ (8009f64 <USBD_HID_GetHSCfgDesc+0x30>)
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	2000008c 	.word	0x2000008c

08009f68 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b084      	sub	sp, #16
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f70:	2181      	movs	r1, #129	@ 0x81
 8009f72:	4809      	ldr	r0, [pc, #36]	@ (8009f98 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8009f74:	f000 fc1a 	bl	800a7ac <USBD_GetEpDesc>
 8009f78:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d002      	beq.n	8009f86 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	220a      	movs	r2, #10
 8009f84:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2222      	movs	r2, #34	@ 0x22
 8009f8a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009f8c:	4b02      	ldr	r3, [pc, #8]	@ (8009f98 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	2000008c 	.word	0x2000008c

08009f9c <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	32b0      	adds	r2, #176	@ 0xb0
 8009fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	220a      	movs	r2, #10
 8009fd4:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8009fd6:	4b03      	ldr	r3, [pc, #12]	@ (8009fe4 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr
 8009fe4:	200000bc 	.word	0x200000bc

08009fe8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d101      	bne.n	800a000 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ffc:	2303      	movs	r3, #3
 8009ffe:	e01f      	b.n	800a040 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2200      	movs	r2, #0
 800a004:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2200      	movs	r2, #0
 800a00c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2200      	movs	r2, #0
 800a014:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d003      	beq.n	800a026 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	68ba      	ldr	r2, [r7, #8]
 800a022:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2201      	movs	r2, #1
 800a02a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	79fa      	ldrb	r2, [r7, #7]
 800a032:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f001 fd5b 	bl	800baf0 <USBD_LL_Init>
 800a03a:	4603      	mov	r3, r0
 800a03c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a03e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a040:	4618      	mov	r0, r3
 800a042:	3718      	adds	r7, #24
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a052:	2300      	movs	r3, #0
 800a054:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d101      	bne.n	800a060 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a05c:	2303      	movs	r3, #3
 800a05e:	e025      	b.n	800a0ac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	683a      	ldr	r2, [r7, #0]
 800a064:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	32ae      	adds	r2, #174	@ 0xae
 800a072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d00f      	beq.n	800a09c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	32ae      	adds	r2, #174	@ 0xae
 800a086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08c:	f107 020e 	add.w	r2, r7, #14
 800a090:	4610      	mov	r0, r2
 800a092:	4798      	blx	r3
 800a094:	4602      	mov	r2, r0
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a0a2:	1c5a      	adds	r2, r3, #1
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3710      	adds	r7, #16
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b082      	sub	sp, #8
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f001 fd69 	bl	800bb94 <USBD_LL_Start>
 800a0c2:	4603      	mov	r3, r0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a0d4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	370c      	adds	r7, #12
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr

0800a0e2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b084      	sub	sp, #16
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d009      	beq.n	800a110 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	78fa      	ldrb	r2, [r7, #3]
 800a106:	4611      	mov	r1, r2
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	4798      	blx	r3
 800a10c:	4603      	mov	r3, r0
 800a10e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a110:	7bfb      	ldrb	r3, [r7, #15]
}
 800a112:	4618      	mov	r0, r3
 800a114:	3710      	adds	r7, #16
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}

0800a11a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b084      	sub	sp, #16
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	460b      	mov	r3, r1
 800a124:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a126:	2300      	movs	r3, #0
 800a128:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	78fa      	ldrb	r2, [r7, #3]
 800a134:	4611      	mov	r1, r2
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	4798      	blx	r3
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d001      	beq.n	800a144 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a140:	2303      	movs	r3, #3
 800a142:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a144:	7bfb      	ldrb	r3, [r7, #15]
}
 800a146:	4618      	mov	r0, r3
 800a148:	3710      	adds	r7, #16
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b084      	sub	sp, #16
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
 800a156:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	4618      	mov	r0, r3
 800a162:	f001 f922 	bl	800b3aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2201      	movs	r2, #1
 800a16a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a174:	461a      	mov	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a182:	f003 031f 	and.w	r3, r3, #31
 800a186:	2b02      	cmp	r3, #2
 800a188:	d01a      	beq.n	800a1c0 <USBD_LL_SetupStage+0x72>
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	d822      	bhi.n	800a1d4 <USBD_LL_SetupStage+0x86>
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d002      	beq.n	800a198 <USBD_LL_SetupStage+0x4a>
 800a192:	2b01      	cmp	r3, #1
 800a194:	d00a      	beq.n	800a1ac <USBD_LL_SetupStage+0x5e>
 800a196:	e01d      	b.n	800a1d4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fb77 	bl	800a894 <USBD_StdDevReq>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a1aa:	e020      	b.n	800a1ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 fbdf 	bl	800a978 <USBD_StdItfReq>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	73fb      	strb	r3, [r7, #15]
      break;
 800a1be:	e016      	b.n	800a1ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 fc41 	bl	800aa50 <USBD_StdEPReq>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a1d2:	e00c      	b.n	800a1ee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a1da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f001 fd36 	bl	800bc54 <USBD_LL_StallEP>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	73fb      	strb	r3, [r7, #15]
      break;
 800a1ec:	bf00      	nop
  }

  return ret;
 800a1ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	460b      	mov	r3, r1
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a206:	2300      	movs	r3, #0
 800a208:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a20a:	7afb      	ldrb	r3, [r7, #11]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d177      	bne.n	800a300 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a216:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a21e:	2b03      	cmp	r3, #3
 800a220:	f040 80a1 	bne.w	800a366 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	8992      	ldrh	r2, [r2, #12]
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d91c      	bls.n	800a26a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	693a      	ldr	r2, [r7, #16]
 800a236:	8992      	ldrh	r2, [r2, #12]
 800a238:	1a9a      	subs	r2, r3, r2
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	693a      	ldr	r2, [r7, #16]
 800a244:	8992      	ldrh	r2, [r2, #12]
 800a246:	441a      	add	r2, r3
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	6919      	ldr	r1, [r3, #16]
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	899b      	ldrh	r3, [r3, #12]
 800a254:	461a      	mov	r2, r3
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	4293      	cmp	r3, r2
 800a25c:	bf38      	it	cc
 800a25e:	4613      	movcc	r3, r2
 800a260:	461a      	mov	r2, r3
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f001 f987 	bl	800b576 <USBD_CtlContinueRx>
 800a268:	e07d      	b.n	800a366 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a270:	f003 031f 	and.w	r3, r3, #31
 800a274:	2b02      	cmp	r3, #2
 800a276:	d014      	beq.n	800a2a2 <USBD_LL_DataOutStage+0xaa>
 800a278:	2b02      	cmp	r3, #2
 800a27a:	d81d      	bhi.n	800a2b8 <USBD_LL_DataOutStage+0xc0>
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d002      	beq.n	800a286 <USBD_LL_DataOutStage+0x8e>
 800a280:	2b01      	cmp	r3, #1
 800a282:	d003      	beq.n	800a28c <USBD_LL_DataOutStage+0x94>
 800a284:	e018      	b.n	800a2b8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a286:	2300      	movs	r3, #0
 800a288:	75bb      	strb	r3, [r7, #22]
            break;
 800a28a:	e018      	b.n	800a2be <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a292:	b2db      	uxtb	r3, r3
 800a294:	4619      	mov	r1, r3
 800a296:	68f8      	ldr	r0, [r7, #12]
 800a298:	f000 fa6e 	bl	800a778 <USBD_CoreFindIF>
 800a29c:	4603      	mov	r3, r0
 800a29e:	75bb      	strb	r3, [r7, #22]
            break;
 800a2a0:	e00d      	b.n	800a2be <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f000 fa70 	bl	800a792 <USBD_CoreFindEP>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	75bb      	strb	r3, [r7, #22]
            break;
 800a2b6:	e002      	b.n	800a2be <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	75bb      	strb	r3, [r7, #22]
            break;
 800a2bc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a2be:	7dbb      	ldrb	r3, [r7, #22]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d119      	bne.n	800a2f8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	2b03      	cmp	r3, #3
 800a2ce:	d113      	bne.n	800a2f8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a2d0:	7dba      	ldrb	r2, [r7, #22]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	32ae      	adds	r2, #174	@ 0xae
 800a2d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2da:	691b      	ldr	r3, [r3, #16]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d00b      	beq.n	800a2f8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a2e0:	7dba      	ldrb	r2, [r7, #22]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a2e8:	7dba      	ldrb	r2, [r7, #22]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	32ae      	adds	r2, #174	@ 0xae
 800a2ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f2:	691b      	ldr	r3, [r3, #16]
 800a2f4:	68f8      	ldr	r0, [r7, #12]
 800a2f6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f001 f94d 	bl	800b598 <USBD_CtlSendStatus>
 800a2fe:	e032      	b.n	800a366 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a300:	7afb      	ldrb	r3, [r7, #11]
 800a302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a306:	b2db      	uxtb	r3, r3
 800a308:	4619      	mov	r1, r3
 800a30a:	68f8      	ldr	r0, [r7, #12]
 800a30c:	f000 fa41 	bl	800a792 <USBD_CoreFindEP>
 800a310:	4603      	mov	r3, r0
 800a312:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a314:	7dbb      	ldrb	r3, [r7, #22]
 800a316:	2bff      	cmp	r3, #255	@ 0xff
 800a318:	d025      	beq.n	800a366 <USBD_LL_DataOutStage+0x16e>
 800a31a:	7dbb      	ldrb	r3, [r7, #22]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d122      	bne.n	800a366 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a326:	b2db      	uxtb	r3, r3
 800a328:	2b03      	cmp	r3, #3
 800a32a:	d117      	bne.n	800a35c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a32c:	7dba      	ldrb	r2, [r7, #22]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	32ae      	adds	r2, #174	@ 0xae
 800a332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a336:	699b      	ldr	r3, [r3, #24]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00f      	beq.n	800a35c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a33c:	7dba      	ldrb	r2, [r7, #22]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a344:	7dba      	ldrb	r2, [r7, #22]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	32ae      	adds	r2, #174	@ 0xae
 800a34a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a34e:	699b      	ldr	r3, [r3, #24]
 800a350:	7afa      	ldrb	r2, [r7, #11]
 800a352:	4611      	mov	r1, r2
 800a354:	68f8      	ldr	r0, [r7, #12]
 800a356:	4798      	blx	r3
 800a358:	4603      	mov	r3, r0
 800a35a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a35c:	7dfb      	ldrb	r3, [r7, #23]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a362:	7dfb      	ldrb	r3, [r7, #23]
 800a364:	e000      	b.n	800a368 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3718      	adds	r7, #24
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	460b      	mov	r3, r1
 800a37a:	607a      	str	r2, [r7, #4]
 800a37c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a37e:	7afb      	ldrb	r3, [r7, #11]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d178      	bne.n	800a476 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	3314      	adds	r3, #20
 800a388:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a390:	2b02      	cmp	r3, #2
 800a392:	d163      	bne.n	800a45c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	693a      	ldr	r2, [r7, #16]
 800a39a:	8992      	ldrh	r2, [r2, #12]
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d91c      	bls.n	800a3da <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	8992      	ldrh	r2, [r2, #12]
 800a3a8:	1a9a      	subs	r2, r3, r2
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	691b      	ldr	r3, [r3, #16]
 800a3b2:	693a      	ldr	r2, [r7, #16]
 800a3b4:	8992      	ldrh	r2, [r2, #12]
 800a3b6:	441a      	add	r2, r3
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	6919      	ldr	r1, [r3, #16]
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	68f8      	ldr	r0, [r7, #12]
 800a3c8:	f001 f8c4 	bl	800b554 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	2100      	movs	r1, #0
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f001 fce8 	bl	800bda8 <USBD_LL_PrepareReceive>
 800a3d8:	e040      	b.n	800a45c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	899b      	ldrh	r3, [r3, #12]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d11c      	bne.n	800a422 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d316      	bcc.n	800a422 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d20f      	bcs.n	800a422 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a402:	2200      	movs	r2, #0
 800a404:	2100      	movs	r1, #0
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 f8a4 	bl	800b554 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a414:	2300      	movs	r3, #0
 800a416:	2200      	movs	r2, #0
 800a418:	2100      	movs	r1, #0
 800a41a:	68f8      	ldr	r0, [r7, #12]
 800a41c:	f001 fcc4 	bl	800bda8 <USBD_LL_PrepareReceive>
 800a420:	e01c      	b.n	800a45c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a428:	b2db      	uxtb	r3, r3
 800a42a:	2b03      	cmp	r3, #3
 800a42c:	d10f      	bne.n	800a44e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d009      	beq.n	800a44e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2200      	movs	r2, #0
 800a43e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	68f8      	ldr	r0, [r7, #12]
 800a44c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a44e:	2180      	movs	r1, #128	@ 0x80
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f001 fbff 	bl	800bc54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f001 f8b1 	bl	800b5be <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d03a      	beq.n	800a4dc <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f7ff fe30 	bl	800a0cc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a474:	e032      	b.n	800a4dc <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a476:	7afb      	ldrb	r3, [r7, #11]
 800a478:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	4619      	mov	r1, r3
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f000 f986 	bl	800a792 <USBD_CoreFindEP>
 800a486:	4603      	mov	r3, r0
 800a488:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a48a:	7dfb      	ldrb	r3, [r7, #23]
 800a48c:	2bff      	cmp	r3, #255	@ 0xff
 800a48e:	d025      	beq.n	800a4dc <USBD_LL_DataInStage+0x16c>
 800a490:	7dfb      	ldrb	r3, [r7, #23]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d122      	bne.n	800a4dc <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	2b03      	cmp	r3, #3
 800a4a0:	d11c      	bne.n	800a4dc <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a4a2:	7dfa      	ldrb	r2, [r7, #23]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	32ae      	adds	r2, #174	@ 0xae
 800a4a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ac:	695b      	ldr	r3, [r3, #20]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d014      	beq.n	800a4dc <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a4b2:	7dfa      	ldrb	r2, [r7, #23]
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a4ba:	7dfa      	ldrb	r2, [r7, #23]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	32ae      	adds	r2, #174	@ 0xae
 800a4c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4c4:	695b      	ldr	r3, [r3, #20]
 800a4c6:	7afa      	ldrb	r2, [r7, #11]
 800a4c8:	4611      	mov	r1, r2
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	4798      	blx	r3
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a4d2:	7dbb      	ldrb	r3, [r7, #22]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a4d8:	7dbb      	ldrb	r3, [r7, #22]
 800a4da:	e000      	b.n	800a4de <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3718      	adds	r7, #24
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2200      	movs	r2, #0
 800a514:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d014      	beq.n	800a54c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d00e      	beq.n	800a54c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	6852      	ldr	r2, [r2, #4]
 800a53a:	b2d2      	uxtb	r2, r2
 800a53c:	4611      	mov	r1, r2
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	4798      	blx	r3
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d001      	beq.n	800a54c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a548:	2303      	movs	r3, #3
 800a54a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a54c:	2340      	movs	r3, #64	@ 0x40
 800a54e:	2200      	movs	r2, #0
 800a550:	2100      	movs	r1, #0
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f001 fb39 	bl	800bbca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2240      	movs	r2, #64	@ 0x40
 800a564:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a568:	2340      	movs	r3, #64	@ 0x40
 800a56a:	2200      	movs	r2, #0
 800a56c:	2180      	movs	r1, #128	@ 0x80
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f001 fb2b 	bl	800bbca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2240      	movs	r2, #64	@ 0x40
 800a580:	841a      	strh	r2, [r3, #32]

  return ret;
 800a582:	7bfb      	ldrb	r3, [r7, #15]
}
 800a584:	4618      	mov	r0, r3
 800a586:	3710      	adds	r7, #16
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	460b      	mov	r3, r1
 800a596:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	78fa      	ldrb	r2, [r7, #3]
 800a59c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b04      	cmp	r3, #4
 800a5be:	d006      	beq.n	800a5ce <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5c6:	b2da      	uxtb	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2204      	movs	r2, #4
 800a5d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	2b04      	cmp	r3, #4
 800a5f6:	d106      	bne.n	800a606 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a5fe:	b2da      	uxtb	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a622:	b2db      	uxtb	r3, r3
 800a624:	2b03      	cmp	r3, #3
 800a626:	d110      	bne.n	800a64a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00b      	beq.n	800a64a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a638:	69db      	ldr	r3, [r3, #28]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d005      	beq.n	800a64a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a644:	69db      	ldr	r3, [r3, #28]
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a64a:	2300      	movs	r3, #0
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	460b      	mov	r3, r1
 800a65e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	32ae      	adds	r2, #174	@ 0xae
 800a66a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d101      	bne.n	800a676 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a672:	2303      	movs	r3, #3
 800a674:	e01c      	b.n	800a6b0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	2b03      	cmp	r3, #3
 800a680:	d115      	bne.n	800a6ae <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	32ae      	adds	r2, #174	@ 0xae
 800a68c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a690:	6a1b      	ldr	r3, [r3, #32]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00b      	beq.n	800a6ae <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	32ae      	adds	r2, #174	@ 0xae
 800a6a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6a4:	6a1b      	ldr	r3, [r3, #32]
 800a6a6:	78fa      	ldrb	r2, [r7, #3]
 800a6a8:	4611      	mov	r1, r2
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a6ae:	2300      	movs	r3, #0
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}

0800a6b8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	32ae      	adds	r2, #174	@ 0xae
 800a6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d101      	bne.n	800a6da <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e01c      	b.n	800a714 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6e0:	b2db      	uxtb	r3, r3
 800a6e2:	2b03      	cmp	r3, #3
 800a6e4:	d115      	bne.n	800a712 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	32ae      	adds	r2, #174	@ 0xae
 800a6f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00b      	beq.n	800a712 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	32ae      	adds	r2, #174	@ 0xae
 800a704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a70a:	78fa      	ldrb	r2, [r7, #3]
 800a70c:	4611      	mov	r1, r2
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	4618      	mov	r0, r3
 800a716:	3708      	adds	r7, #8
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a724:	2300      	movs	r3, #0
}
 800a726:	4618      	mov	r0, r3
 800a728:	370c      	adds	r7, #12
 800a72a:	46bd      	mov	sp, r7
 800a72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a730:	4770      	bx	lr

0800a732 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a732:	b580      	push	{r7, lr}
 800a734:	b084      	sub	sp, #16
 800a736:	af00      	add	r7, sp, #0
 800a738:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a73a:	2300      	movs	r3, #0
 800a73c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2201      	movs	r2, #1
 800a742:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00e      	beq.n	800a76e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6852      	ldr	r2, [r2, #4]
 800a75c:	b2d2      	uxtb	r2, r2
 800a75e:	4611      	mov	r1, r2
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	4798      	blx	r3
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a76a:	2303      	movs	r3, #3
 800a76c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3710      	adds	r7, #16
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a784:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a786:	4618      	mov	r0, r3
 800a788:	370c      	adds	r7, #12
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr

0800a792 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a792:	b480      	push	{r7}
 800a794:	b083      	sub	sp, #12
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
 800a79a:	460b      	mov	r3, r1
 800a79c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a79e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	370c      	adds	r7, #12
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr

0800a7ac <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	885b      	ldrh	r3, [r3, #2]
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	7812      	ldrb	r2, [r2, #0]
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d91f      	bls.n	800a812 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a7d8:	e013      	b.n	800a802 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a7da:	f107 030a 	add.w	r3, r7, #10
 800a7de:	4619      	mov	r1, r3
 800a7e0:	6978      	ldr	r0, [r7, #20]
 800a7e2:	f000 f81b 	bl	800a81c <USBD_GetNextDesc>
 800a7e6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	785b      	ldrb	r3, [r3, #1]
 800a7ec:	2b05      	cmp	r3, #5
 800a7ee:	d108      	bne.n	800a802 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	789b      	ldrb	r3, [r3, #2]
 800a7f8:	78fa      	ldrb	r2, [r7, #3]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d008      	beq.n	800a810 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a7fe:	2300      	movs	r3, #0
 800a800:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	885b      	ldrh	r3, [r3, #2]
 800a806:	b29a      	uxth	r2, r3
 800a808:	897b      	ldrh	r3, [r7, #10]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d8e5      	bhi.n	800a7da <USBD_GetEpDesc+0x2e>
 800a80e:	e000      	b.n	800a812 <USBD_GetEpDesc+0x66>
          break;
 800a810:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a812:	693b      	ldr	r3, [r7, #16]
}
 800a814:	4618      	mov	r0, r3
 800a816:	3718      	adds	r7, #24
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	881b      	ldrh	r3, [r3, #0]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	7812      	ldrb	r2, [r2, #0]
 800a832:	4413      	add	r3, r2
 800a834:	b29a      	uxth	r2, r3
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4413      	add	r3, r2
 800a844:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a846:	68fb      	ldr	r3, [r7, #12]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3714      	adds	r7, #20
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a854:	b480      	push	{r7}
 800a856:	b087      	sub	sp, #28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	3301      	adds	r3, #1
 800a86a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a872:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a876:	021b      	lsls	r3, r3, #8
 800a878:	b21a      	sxth	r2, r3
 800a87a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a87e:	4313      	orrs	r3, r2
 800a880:	b21b      	sxth	r3, r3
 800a882:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a884:	89fb      	ldrh	r3, [r7, #14]
}
 800a886:	4618      	mov	r0, r3
 800a888:	371c      	adds	r7, #28
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
	...

0800a894 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	781b      	ldrb	r3, [r3, #0]
 800a8a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a8aa:	2b40      	cmp	r3, #64	@ 0x40
 800a8ac:	d005      	beq.n	800a8ba <USBD_StdDevReq+0x26>
 800a8ae:	2b40      	cmp	r3, #64	@ 0x40
 800a8b0:	d857      	bhi.n	800a962 <USBD_StdDevReq+0xce>
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d00f      	beq.n	800a8d6 <USBD_StdDevReq+0x42>
 800a8b6:	2b20      	cmp	r3, #32
 800a8b8:	d153      	bne.n	800a962 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	32ae      	adds	r2, #174	@ 0xae
 800a8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	6839      	ldr	r1, [r7, #0]
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	4798      	blx	r3
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a8d4:	e04a      	b.n	800a96c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	785b      	ldrb	r3, [r3, #1]
 800a8da:	2b09      	cmp	r3, #9
 800a8dc:	d83b      	bhi.n	800a956 <USBD_StdDevReq+0xc2>
 800a8de:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e4 <USBD_StdDevReq+0x50>)
 800a8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e4:	0800a939 	.word	0x0800a939
 800a8e8:	0800a94d 	.word	0x0800a94d
 800a8ec:	0800a957 	.word	0x0800a957
 800a8f0:	0800a943 	.word	0x0800a943
 800a8f4:	0800a957 	.word	0x0800a957
 800a8f8:	0800a917 	.word	0x0800a917
 800a8fc:	0800a90d 	.word	0x0800a90d
 800a900:	0800a957 	.word	0x0800a957
 800a904:	0800a92f 	.word	0x0800a92f
 800a908:	0800a921 	.word	0x0800a921
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 fa3e 	bl	800ad90 <USBD_GetDescriptor>
          break;
 800a914:	e024      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 fba3 	bl	800b064 <USBD_SetAddress>
          break;
 800a91e:	e01f      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a920:	6839      	ldr	r1, [r7, #0]
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 fbe2 	bl	800b0ec <USBD_SetConfig>
 800a928:	4603      	mov	r3, r0
 800a92a:	73fb      	strb	r3, [r7, #15]
          break;
 800a92c:	e018      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a92e:	6839      	ldr	r1, [r7, #0]
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 fc85 	bl	800b240 <USBD_GetConfig>
          break;
 800a936:	e013      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a938:	6839      	ldr	r1, [r7, #0]
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fcb6 	bl	800b2ac <USBD_GetStatus>
          break;
 800a940:	e00e      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a942:	6839      	ldr	r1, [r7, #0]
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 fce5 	bl	800b314 <USBD_SetFeature>
          break;
 800a94a:	e009      	b.n	800a960 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a94c:	6839      	ldr	r1, [r7, #0]
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fd09 	bl	800b366 <USBD_ClrFeature>
          break;
 800a954:	e004      	b.n	800a960 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a956:	6839      	ldr	r1, [r7, #0]
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 fd60 	bl	800b41e <USBD_CtlError>
          break;
 800a95e:	bf00      	nop
      }
      break;
 800a960:	e004      	b.n	800a96c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a962:	6839      	ldr	r1, [r7, #0]
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 fd5a 	bl	800b41e <USBD_CtlError>
      break;
 800a96a:	bf00      	nop
  }

  return ret;
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	bf00      	nop

0800a978 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
 800a980:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a982:	2300      	movs	r3, #0
 800a984:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a98e:	2b40      	cmp	r3, #64	@ 0x40
 800a990:	d005      	beq.n	800a99e <USBD_StdItfReq+0x26>
 800a992:	2b40      	cmp	r3, #64	@ 0x40
 800a994:	d852      	bhi.n	800aa3c <USBD_StdItfReq+0xc4>
 800a996:	2b00      	cmp	r3, #0
 800a998:	d001      	beq.n	800a99e <USBD_StdItfReq+0x26>
 800a99a:	2b20      	cmp	r3, #32
 800a99c:	d14e      	bne.n	800aa3c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	3b01      	subs	r3, #1
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d840      	bhi.n	800aa2e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	889b      	ldrh	r3, [r3, #4]
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d836      	bhi.n	800aa24 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	889b      	ldrh	r3, [r3, #4]
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	4619      	mov	r1, r3
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f7ff feda 	bl	800a778 <USBD_CoreFindIF>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a9c8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ca:	2bff      	cmp	r3, #255	@ 0xff
 800a9cc:	d01d      	beq.n	800aa0a <USBD_StdItfReq+0x92>
 800a9ce:	7bbb      	ldrb	r3, [r7, #14]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d11a      	bne.n	800aa0a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a9d4:	7bba      	ldrb	r2, [r7, #14]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	32ae      	adds	r2, #174	@ 0xae
 800a9da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00f      	beq.n	800aa04 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a9e4:	7bba      	ldrb	r2, [r7, #14]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a9ec:	7bba      	ldrb	r2, [r7, #14]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	32ae      	adds	r2, #174	@ 0xae
 800a9f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	4798      	blx	r3
 800a9fe:	4603      	mov	r3, r0
 800aa00:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa02:	e004      	b.n	800aa0e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aa04:	2303      	movs	r3, #3
 800aa06:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa08:	e001      	b.n	800aa0e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800aa0a:	2303      	movs	r3, #3
 800aa0c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	88db      	ldrh	r3, [r3, #6]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d110      	bne.n	800aa38 <USBD_StdItfReq+0xc0>
 800aa16:	7bfb      	ldrb	r3, [r7, #15]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d10d      	bne.n	800aa38 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 fdbb 	bl	800b598 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa22:	e009      	b.n	800aa38 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800aa24:	6839      	ldr	r1, [r7, #0]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fcf9 	bl	800b41e <USBD_CtlError>
          break;
 800aa2c:	e004      	b.n	800aa38 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fcf4 	bl	800b41e <USBD_CtlError>
          break;
 800aa36:	e000      	b.n	800aa3a <USBD_StdItfReq+0xc2>
          break;
 800aa38:	bf00      	nop
      }
      break;
 800aa3a:	e004      	b.n	800aa46 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800aa3c:	6839      	ldr	r1, [r7, #0]
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fced 	bl	800b41e <USBD_CtlError>
      break;
 800aa44:	bf00      	nop
  }

  return ret;
 800aa46:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3710      	adds	r7, #16
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b084      	sub	sp, #16
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	889b      	ldrh	r3, [r3, #4]
 800aa62:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa6c:	2b40      	cmp	r3, #64	@ 0x40
 800aa6e:	d007      	beq.n	800aa80 <USBD_StdEPReq+0x30>
 800aa70:	2b40      	cmp	r3, #64	@ 0x40
 800aa72:	f200 8181 	bhi.w	800ad78 <USBD_StdEPReq+0x328>
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d02a      	beq.n	800aad0 <USBD_StdEPReq+0x80>
 800aa7a:	2b20      	cmp	r3, #32
 800aa7c:	f040 817c 	bne.w	800ad78 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aa80:	7bbb      	ldrb	r3, [r7, #14]
 800aa82:	4619      	mov	r1, r3
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f7ff fe84 	bl	800a792 <USBD_CoreFindEP>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa8e:	7b7b      	ldrb	r3, [r7, #13]
 800aa90:	2bff      	cmp	r3, #255	@ 0xff
 800aa92:	f000 8176 	beq.w	800ad82 <USBD_StdEPReq+0x332>
 800aa96:	7b7b      	ldrb	r3, [r7, #13]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f040 8172 	bne.w	800ad82 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800aa9e:	7b7a      	ldrb	r2, [r7, #13]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800aaa6:	7b7a      	ldrb	r2, [r7, #13]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	32ae      	adds	r2, #174	@ 0xae
 800aaac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	f000 8165 	beq.w	800ad82 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800aab8:	7b7a      	ldrb	r2, [r7, #13]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	32ae      	adds	r2, #174	@ 0xae
 800aabe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	4798      	blx	r3
 800aaca:	4603      	mov	r3, r0
 800aacc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aace:	e158      	b.n	800ad82 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	785b      	ldrb	r3, [r3, #1]
 800aad4:	2b03      	cmp	r3, #3
 800aad6:	d008      	beq.n	800aaea <USBD_StdEPReq+0x9a>
 800aad8:	2b03      	cmp	r3, #3
 800aada:	f300 8147 	bgt.w	800ad6c <USBD_StdEPReq+0x31c>
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 809b 	beq.w	800ac1a <USBD_StdEPReq+0x1ca>
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d03c      	beq.n	800ab62 <USBD_StdEPReq+0x112>
 800aae8:	e140      	b.n	800ad6c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaf0:	b2db      	uxtb	r3, r3
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d002      	beq.n	800aafc <USBD_StdEPReq+0xac>
 800aaf6:	2b03      	cmp	r3, #3
 800aaf8:	d016      	beq.n	800ab28 <USBD_StdEPReq+0xd8>
 800aafa:	e02c      	b.n	800ab56 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aafc:	7bbb      	ldrb	r3, [r7, #14]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00d      	beq.n	800ab1e <USBD_StdEPReq+0xce>
 800ab02:	7bbb      	ldrb	r3, [r7, #14]
 800ab04:	2b80      	cmp	r3, #128	@ 0x80
 800ab06:	d00a      	beq.n	800ab1e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab08:	7bbb      	ldrb	r3, [r7, #14]
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f001 f8a1 	bl	800bc54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab12:	2180      	movs	r1, #128	@ 0x80
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f001 f89d 	bl	800bc54 <USBD_LL_StallEP>
 800ab1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab1c:	e020      	b.n	800ab60 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ab1e:	6839      	ldr	r1, [r7, #0]
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 fc7c 	bl	800b41e <USBD_CtlError>
              break;
 800ab26:	e01b      	b.n	800ab60 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	885b      	ldrh	r3, [r3, #2]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10e      	bne.n	800ab4e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab30:	7bbb      	ldrb	r3, [r7, #14]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00b      	beq.n	800ab4e <USBD_StdEPReq+0xfe>
 800ab36:	7bbb      	ldrb	r3, [r7, #14]
 800ab38:	2b80      	cmp	r3, #128	@ 0x80
 800ab3a:	d008      	beq.n	800ab4e <USBD_StdEPReq+0xfe>
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	88db      	ldrh	r3, [r3, #6]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d104      	bne.n	800ab4e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	4619      	mov	r1, r3
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 f883 	bl	800bc54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 fd22 	bl	800b598 <USBD_CtlSendStatus>

              break;
 800ab54:	e004      	b.n	800ab60 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ab56:	6839      	ldr	r1, [r7, #0]
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f000 fc60 	bl	800b41e <USBD_CtlError>
              break;
 800ab5e:	bf00      	nop
          }
          break;
 800ab60:	e109      	b.n	800ad76 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	d002      	beq.n	800ab74 <USBD_StdEPReq+0x124>
 800ab6e:	2b03      	cmp	r3, #3
 800ab70:	d016      	beq.n	800aba0 <USBD_StdEPReq+0x150>
 800ab72:	e04b      	b.n	800ac0c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab74:	7bbb      	ldrb	r3, [r7, #14]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00d      	beq.n	800ab96 <USBD_StdEPReq+0x146>
 800ab7a:	7bbb      	ldrb	r3, [r7, #14]
 800ab7c:	2b80      	cmp	r3, #128	@ 0x80
 800ab7e:	d00a      	beq.n	800ab96 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab80:	7bbb      	ldrb	r3, [r7, #14]
 800ab82:	4619      	mov	r1, r3
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f001 f865 	bl	800bc54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab8a:	2180      	movs	r1, #128	@ 0x80
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f001 f861 	bl	800bc54 <USBD_LL_StallEP>
 800ab92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab94:	e040      	b.n	800ac18 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ab96:	6839      	ldr	r1, [r7, #0]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 fc40 	bl	800b41e <USBD_CtlError>
              break;
 800ab9e:	e03b      	b.n	800ac18 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	885b      	ldrh	r3, [r3, #2]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d136      	bne.n	800ac16 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aba8:	7bbb      	ldrb	r3, [r7, #14]
 800abaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d004      	beq.n	800abbc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800abb2:	7bbb      	ldrb	r3, [r7, #14]
 800abb4:	4619      	mov	r1, r3
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f001 f86b 	bl	800bc92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 fceb 	bl	800b598 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800abc2:	7bbb      	ldrb	r3, [r7, #14]
 800abc4:	4619      	mov	r1, r3
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f7ff fde3 	bl	800a792 <USBD_CoreFindEP>
 800abcc:	4603      	mov	r3, r0
 800abce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800abd0:	7b7b      	ldrb	r3, [r7, #13]
 800abd2:	2bff      	cmp	r3, #255	@ 0xff
 800abd4:	d01f      	beq.n	800ac16 <USBD_StdEPReq+0x1c6>
 800abd6:	7b7b      	ldrb	r3, [r7, #13]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d11c      	bne.n	800ac16 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800abdc:	7b7a      	ldrb	r2, [r7, #13]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800abe4:	7b7a      	ldrb	r2, [r7, #13]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	32ae      	adds	r2, #174	@ 0xae
 800abea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abee:	689b      	ldr	r3, [r3, #8]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d010      	beq.n	800ac16 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800abf4:	7b7a      	ldrb	r2, [r7, #13]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	32ae      	adds	r2, #174	@ 0xae
 800abfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	6839      	ldr	r1, [r7, #0]
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	4798      	blx	r3
 800ac06:	4603      	mov	r3, r0
 800ac08:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ac0a:	e004      	b.n	800ac16 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ac0c:	6839      	ldr	r1, [r7, #0]
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fc05 	bl	800b41e <USBD_CtlError>
              break;
 800ac14:	e000      	b.n	800ac18 <USBD_StdEPReq+0x1c8>
              break;
 800ac16:	bf00      	nop
          }
          break;
 800ac18:	e0ad      	b.n	800ad76 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	2b02      	cmp	r3, #2
 800ac24:	d002      	beq.n	800ac2c <USBD_StdEPReq+0x1dc>
 800ac26:	2b03      	cmp	r3, #3
 800ac28:	d033      	beq.n	800ac92 <USBD_StdEPReq+0x242>
 800ac2a:	e099      	b.n	800ad60 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac2c:	7bbb      	ldrb	r3, [r7, #14]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d007      	beq.n	800ac42 <USBD_StdEPReq+0x1f2>
 800ac32:	7bbb      	ldrb	r3, [r7, #14]
 800ac34:	2b80      	cmp	r3, #128	@ 0x80
 800ac36:	d004      	beq.n	800ac42 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ac38:	6839      	ldr	r1, [r7, #0]
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 fbef 	bl	800b41e <USBD_CtlError>
                break;
 800ac40:	e093      	b.n	800ad6a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	da0b      	bge.n	800ac62 <USBD_StdEPReq+0x212>
 800ac4a:	7bbb      	ldrb	r3, [r7, #14]
 800ac4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac50:	4613      	mov	r3, r2
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	4413      	add	r3, r2
 800ac56:	009b      	lsls	r3, r3, #2
 800ac58:	3310      	adds	r3, #16
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	3304      	adds	r3, #4
 800ac60:	e00b      	b.n	800ac7a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac62:	7bbb      	ldrb	r3, [r7, #14]
 800ac64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac68:	4613      	mov	r3, r2
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	4413      	add	r3, r2
 800ac6e:	009b      	lsls	r3, r3, #2
 800ac70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	4413      	add	r3, r2
 800ac78:	3304      	adds	r3, #4
 800ac7a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	330e      	adds	r3, #14
 800ac86:	2202      	movs	r2, #2
 800ac88:	4619      	mov	r1, r3
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 fc44 	bl	800b518 <USBD_CtlSendData>
              break;
 800ac90:	e06b      	b.n	800ad6a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	da11      	bge.n	800acbe <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac9a:	7bbb      	ldrb	r3, [r7, #14]
 800ac9c:	f003 020f 	and.w	r2, r3, #15
 800aca0:	6879      	ldr	r1, [r7, #4]
 800aca2:	4613      	mov	r3, r2
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	4413      	add	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	440b      	add	r3, r1
 800acac:	3323      	adds	r3, #35	@ 0x23
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d117      	bne.n	800ace4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800acb4:	6839      	ldr	r1, [r7, #0]
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fbb1 	bl	800b41e <USBD_CtlError>
                  break;
 800acbc:	e055      	b.n	800ad6a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acbe:	7bbb      	ldrb	r3, [r7, #14]
 800acc0:	f003 020f 	and.w	r2, r3, #15
 800acc4:	6879      	ldr	r1, [r7, #4]
 800acc6:	4613      	mov	r3, r2
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	4413      	add	r3, r2
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	440b      	add	r3, r1
 800acd0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d104      	bne.n	800ace4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 fb9e 	bl	800b41e <USBD_CtlError>
                  break;
 800ace2:	e042      	b.n	800ad6a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ace4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	da0b      	bge.n	800ad04 <USBD_StdEPReq+0x2b4>
 800acec:	7bbb      	ldrb	r3, [r7, #14]
 800acee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800acf2:	4613      	mov	r3, r2
 800acf4:	009b      	lsls	r3, r3, #2
 800acf6:	4413      	add	r3, r2
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	3310      	adds	r3, #16
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	4413      	add	r3, r2
 800ad00:	3304      	adds	r3, #4
 800ad02:	e00b      	b.n	800ad1c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad04:	7bbb      	ldrb	r3, [r7, #14]
 800ad06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad0a:	4613      	mov	r3, r2
 800ad0c:	009b      	lsls	r3, r3, #2
 800ad0e:	4413      	add	r3, r2
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad16:	687a      	ldr	r2, [r7, #4]
 800ad18:	4413      	add	r3, r2
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad1e:	7bbb      	ldrb	r3, [r7, #14]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d002      	beq.n	800ad2a <USBD_StdEPReq+0x2da>
 800ad24:	7bbb      	ldrb	r3, [r7, #14]
 800ad26:	2b80      	cmp	r3, #128	@ 0x80
 800ad28:	d103      	bne.n	800ad32 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	739a      	strb	r2, [r3, #14]
 800ad30:	e00e      	b.n	800ad50 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ad32:	7bbb      	ldrb	r3, [r7, #14]
 800ad34:	4619      	mov	r1, r3
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 ffca 	bl	800bcd0 <USBD_LL_IsStallEP>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d003      	beq.n	800ad4a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	2201      	movs	r2, #1
 800ad46:	739a      	strb	r2, [r3, #14]
 800ad48:	e002      	b.n	800ad50 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	330e      	adds	r3, #14
 800ad54:	2202      	movs	r2, #2
 800ad56:	4619      	mov	r1, r3
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fbdd 	bl	800b518 <USBD_CtlSendData>
              break;
 800ad5e:	e004      	b.n	800ad6a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800ad60:	6839      	ldr	r1, [r7, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 fb5b 	bl	800b41e <USBD_CtlError>
              break;
 800ad68:	bf00      	nop
          }
          break;
 800ad6a:	e004      	b.n	800ad76 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ad6c:	6839      	ldr	r1, [r7, #0]
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 fb55 	bl	800b41e <USBD_CtlError>
          break;
 800ad74:	bf00      	nop
      }
      break;
 800ad76:	e005      	b.n	800ad84 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 fb4f 	bl	800b41e <USBD_CtlError>
      break;
 800ad80:	e000      	b.n	800ad84 <USBD_StdEPReq+0x334>
      break;
 800ad82:	bf00      	nop
  }

  return ret;
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
	...

0800ad90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ada2:	2300      	movs	r3, #0
 800ada4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	885b      	ldrh	r3, [r3, #2]
 800adaa:	0a1b      	lsrs	r3, r3, #8
 800adac:	b29b      	uxth	r3, r3
 800adae:	3b01      	subs	r3, #1
 800adb0:	2b06      	cmp	r3, #6
 800adb2:	f200 8128 	bhi.w	800b006 <USBD_GetDescriptor+0x276>
 800adb6:	a201      	add	r2, pc, #4	@ (adr r2, 800adbc <USBD_GetDescriptor+0x2c>)
 800adb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbc:	0800add9 	.word	0x0800add9
 800adc0:	0800adf1 	.word	0x0800adf1
 800adc4:	0800ae31 	.word	0x0800ae31
 800adc8:	0800b007 	.word	0x0800b007
 800adcc:	0800b007 	.word	0x0800b007
 800add0:	0800afa7 	.word	0x0800afa7
 800add4:	0800afd3 	.word	0x0800afd3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	7c12      	ldrb	r2, [r2, #16]
 800ade4:	f107 0108 	add.w	r1, r7, #8
 800ade8:	4610      	mov	r0, r2
 800adea:	4798      	blx	r3
 800adec:	60f8      	str	r0, [r7, #12]
      break;
 800adee:	e112      	b.n	800b016 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	7c1b      	ldrb	r3, [r3, #16]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d10d      	bne.n	800ae14 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae00:	f107 0208 	add.w	r2, r7, #8
 800ae04:	4610      	mov	r0, r2
 800ae06:	4798      	blx	r3
 800ae08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	2202      	movs	r2, #2
 800ae10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae12:	e100      	b.n	800b016 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae1c:	f107 0208 	add.w	r2, r7, #8
 800ae20:	4610      	mov	r0, r2
 800ae22:	4798      	blx	r3
 800ae24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	701a      	strb	r2, [r3, #0]
      break;
 800ae2e:	e0f2      	b.n	800b016 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	885b      	ldrh	r3, [r3, #2]
 800ae34:	b2db      	uxtb	r3, r3
 800ae36:	2b05      	cmp	r3, #5
 800ae38:	f200 80ac 	bhi.w	800af94 <USBD_GetDescriptor+0x204>
 800ae3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae44 <USBD_GetDescriptor+0xb4>)
 800ae3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae42:	bf00      	nop
 800ae44:	0800ae5d 	.word	0x0800ae5d
 800ae48:	0800ae91 	.word	0x0800ae91
 800ae4c:	0800aec5 	.word	0x0800aec5
 800ae50:	0800aef9 	.word	0x0800aef9
 800ae54:	0800af2d 	.word	0x0800af2d
 800ae58:	0800af61 	.word	0x0800af61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00b      	beq.n	800ae80 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	7c12      	ldrb	r2, [r2, #16]
 800ae74:	f107 0108 	add.w	r1, r7, #8
 800ae78:	4610      	mov	r0, r2
 800ae7a:	4798      	blx	r3
 800ae7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae7e:	e091      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae80:	6839      	ldr	r1, [r7, #0]
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 facb 	bl	800b41e <USBD_CtlError>
            err++;
 800ae88:	7afb      	ldrb	r3, [r7, #11]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae8e:	e089      	b.n	800afa4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae96:	689b      	ldr	r3, [r3, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d00b      	beq.n	800aeb4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	7c12      	ldrb	r2, [r2, #16]
 800aea8:	f107 0108 	add.w	r1, r7, #8
 800aeac:	4610      	mov	r0, r2
 800aeae:	4798      	blx	r3
 800aeb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeb2:	e077      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aeb4:	6839      	ldr	r1, [r7, #0]
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 fab1 	bl	800b41e <USBD_CtlError>
            err++;
 800aebc:	7afb      	ldrb	r3, [r7, #11]
 800aebe:	3301      	adds	r3, #1
 800aec0:	72fb      	strb	r3, [r7, #11]
          break;
 800aec2:	e06f      	b.n	800afa4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00b      	beq.n	800aee8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aed6:	68db      	ldr	r3, [r3, #12]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	7c12      	ldrb	r2, [r2, #16]
 800aedc:	f107 0108 	add.w	r1, r7, #8
 800aee0:	4610      	mov	r0, r2
 800aee2:	4798      	blx	r3
 800aee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aee6:	e05d      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aee8:	6839      	ldr	r1, [r7, #0]
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fa97 	bl	800b41e <USBD_CtlError>
            err++;
 800aef0:	7afb      	ldrb	r3, [r7, #11]
 800aef2:	3301      	adds	r3, #1
 800aef4:	72fb      	strb	r3, [r7, #11]
          break;
 800aef6:	e055      	b.n	800afa4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aefe:	691b      	ldr	r3, [r3, #16]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00b      	beq.n	800af1c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	7c12      	ldrb	r2, [r2, #16]
 800af10:	f107 0108 	add.w	r1, r7, #8
 800af14:	4610      	mov	r0, r2
 800af16:	4798      	blx	r3
 800af18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af1a:	e043      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af1c:	6839      	ldr	r1, [r7, #0]
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 fa7d 	bl	800b41e <USBD_CtlError>
            err++;
 800af24:	7afb      	ldrb	r3, [r7, #11]
 800af26:	3301      	adds	r3, #1
 800af28:	72fb      	strb	r3, [r7, #11]
          break;
 800af2a:	e03b      	b.n	800afa4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af32:	695b      	ldr	r3, [r3, #20]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d00b      	beq.n	800af50 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af3e:	695b      	ldr	r3, [r3, #20]
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	7c12      	ldrb	r2, [r2, #16]
 800af44:	f107 0108 	add.w	r1, r7, #8
 800af48:	4610      	mov	r0, r2
 800af4a:	4798      	blx	r3
 800af4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af4e:	e029      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af50:	6839      	ldr	r1, [r7, #0]
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 fa63 	bl	800b41e <USBD_CtlError>
            err++;
 800af58:	7afb      	ldrb	r3, [r7, #11]
 800af5a:	3301      	adds	r3, #1
 800af5c:	72fb      	strb	r3, [r7, #11]
          break;
 800af5e:	e021      	b.n	800afa4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00b      	beq.n	800af84 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	7c12      	ldrb	r2, [r2, #16]
 800af78:	f107 0108 	add.w	r1, r7, #8
 800af7c:	4610      	mov	r0, r2
 800af7e:	4798      	blx	r3
 800af80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af82:	e00f      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af84:	6839      	ldr	r1, [r7, #0]
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fa49 	bl	800b41e <USBD_CtlError>
            err++;
 800af8c:	7afb      	ldrb	r3, [r7, #11]
 800af8e:	3301      	adds	r3, #1
 800af90:	72fb      	strb	r3, [r7, #11]
          break;
 800af92:	e007      	b.n	800afa4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800af94:	6839      	ldr	r1, [r7, #0]
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f000 fa41 	bl	800b41e <USBD_CtlError>
          err++;
 800af9c:	7afb      	ldrb	r3, [r7, #11]
 800af9e:	3301      	adds	r3, #1
 800afa0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800afa2:	bf00      	nop
      }
      break;
 800afa4:	e037      	b.n	800b016 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	7c1b      	ldrb	r3, [r3, #16]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d109      	bne.n	800afc2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb6:	f107 0208 	add.w	r2, r7, #8
 800afba:	4610      	mov	r0, r2
 800afbc:	4798      	blx	r3
 800afbe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afc0:	e029      	b.n	800b016 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afc2:	6839      	ldr	r1, [r7, #0]
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 fa2a 	bl	800b41e <USBD_CtlError>
        err++;
 800afca:	7afb      	ldrb	r3, [r7, #11]
 800afcc:	3301      	adds	r3, #1
 800afce:	72fb      	strb	r3, [r7, #11]
      break;
 800afd0:	e021      	b.n	800b016 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	7c1b      	ldrb	r3, [r3, #16]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d10d      	bne.n	800aff6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afe2:	f107 0208 	add.w	r2, r7, #8
 800afe6:	4610      	mov	r0, r2
 800afe8:	4798      	blx	r3
 800afea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	3301      	adds	r3, #1
 800aff0:	2207      	movs	r2, #7
 800aff2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aff4:	e00f      	b.n	800b016 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aff6:	6839      	ldr	r1, [r7, #0]
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f000 fa10 	bl	800b41e <USBD_CtlError>
        err++;
 800affe:	7afb      	ldrb	r3, [r7, #11]
 800b000:	3301      	adds	r3, #1
 800b002:	72fb      	strb	r3, [r7, #11]
      break;
 800b004:	e007      	b.n	800b016 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b006:	6839      	ldr	r1, [r7, #0]
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fa08 	bl	800b41e <USBD_CtlError>
      err++;
 800b00e:	7afb      	ldrb	r3, [r7, #11]
 800b010:	3301      	adds	r3, #1
 800b012:	72fb      	strb	r3, [r7, #11]
      break;
 800b014:	bf00      	nop
  }

  if (err != 0U)
 800b016:	7afb      	ldrb	r3, [r7, #11]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d11e      	bne.n	800b05a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	88db      	ldrh	r3, [r3, #6]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d016      	beq.n	800b052 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b024:	893b      	ldrh	r3, [r7, #8]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d00e      	beq.n	800b048 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	88da      	ldrh	r2, [r3, #6]
 800b02e:	893b      	ldrh	r3, [r7, #8]
 800b030:	4293      	cmp	r3, r2
 800b032:	bf28      	it	cs
 800b034:	4613      	movcs	r3, r2
 800b036:	b29b      	uxth	r3, r3
 800b038:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b03a:	893b      	ldrh	r3, [r7, #8]
 800b03c:	461a      	mov	r2, r3
 800b03e:	68f9      	ldr	r1, [r7, #12]
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fa69 	bl	800b518 <USBD_CtlSendData>
 800b046:	e009      	b.n	800b05c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 f9e7 	bl	800b41e <USBD_CtlError>
 800b050:	e004      	b.n	800b05c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 faa0 	bl	800b598 <USBD_CtlSendStatus>
 800b058:	e000      	b.n	800b05c <USBD_GetDescriptor+0x2cc>
    return;
 800b05a:	bf00      	nop
  }
}
 800b05c:	3710      	adds	r7, #16
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop

0800b064 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b084      	sub	sp, #16
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	889b      	ldrh	r3, [r3, #4]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d131      	bne.n	800b0da <USBD_SetAddress+0x76>
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	88db      	ldrh	r3, [r3, #6]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d12d      	bne.n	800b0da <USBD_SetAddress+0x76>
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	885b      	ldrh	r3, [r3, #2]
 800b082:	2b7f      	cmp	r3, #127	@ 0x7f
 800b084:	d829      	bhi.n	800b0da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	885b      	ldrh	r3, [r3, #2]
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b090:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b098:	b2db      	uxtb	r3, r3
 800b09a:	2b03      	cmp	r3, #3
 800b09c:	d104      	bne.n	800b0a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b09e:	6839      	ldr	r1, [r7, #0]
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 f9bc 	bl	800b41e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0a6:	e01d      	b.n	800b0e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	7bfa      	ldrb	r2, [r7, #15]
 800b0ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
 800b0b2:	4619      	mov	r1, r3
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 fe37 	bl	800bd28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 fa6c 	bl	800b598 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0c0:	7bfb      	ldrb	r3, [r7, #15]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d004      	beq.n	800b0d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2202      	movs	r2, #2
 800b0ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0ce:	e009      	b.n	800b0e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0d8:	e004      	b.n	800b0e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 f99e 	bl	800b41e <USBD_CtlError>
  }
}
 800b0e2:	bf00      	nop
 800b0e4:	bf00      	nop
 800b0e6:	3710      	adds	r7, #16
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	885b      	ldrh	r3, [r3, #2]
 800b0fe:	b2da      	uxtb	r2, r3
 800b100:	4b4e      	ldr	r3, [pc, #312]	@ (800b23c <USBD_SetConfig+0x150>)
 800b102:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b104:	4b4d      	ldr	r3, [pc, #308]	@ (800b23c <USBD_SetConfig+0x150>)
 800b106:	781b      	ldrb	r3, [r3, #0]
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d905      	bls.n	800b118 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b10c:	6839      	ldr	r1, [r7, #0]
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 f985 	bl	800b41e <USBD_CtlError>
    return USBD_FAIL;
 800b114:	2303      	movs	r3, #3
 800b116:	e08c      	b.n	800b232 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	2b02      	cmp	r3, #2
 800b122:	d002      	beq.n	800b12a <USBD_SetConfig+0x3e>
 800b124:	2b03      	cmp	r3, #3
 800b126:	d029      	beq.n	800b17c <USBD_SetConfig+0x90>
 800b128:	e075      	b.n	800b216 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b12a:	4b44      	ldr	r3, [pc, #272]	@ (800b23c <USBD_SetConfig+0x150>)
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d020      	beq.n	800b174 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b132:	4b42      	ldr	r3, [pc, #264]	@ (800b23c <USBD_SetConfig+0x150>)
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	461a      	mov	r2, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b13c:	4b3f      	ldr	r3, [pc, #252]	@ (800b23c <USBD_SetConfig+0x150>)
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	4619      	mov	r1, r3
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f7fe ffcd 	bl	800a0e2 <USBD_SetClassConfig>
 800b148:	4603      	mov	r3, r0
 800b14a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b14c:	7bfb      	ldrb	r3, [r7, #15]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d008      	beq.n	800b164 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f962 	bl	800b41e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2202      	movs	r2, #2
 800b15e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b162:	e065      	b.n	800b230 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 fa17 	bl	800b598 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2203      	movs	r2, #3
 800b16e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b172:	e05d      	b.n	800b230 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f000 fa0f 	bl	800b598 <USBD_CtlSendStatus>
      break;
 800b17a:	e059      	b.n	800b230 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b17c:	4b2f      	ldr	r3, [pc, #188]	@ (800b23c <USBD_SetConfig+0x150>)
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d112      	bne.n	800b1aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2202      	movs	r2, #2
 800b188:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b18c:	4b2b      	ldr	r3, [pc, #172]	@ (800b23c <USBD_SetConfig+0x150>)
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	461a      	mov	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b196:	4b29      	ldr	r3, [pc, #164]	@ (800b23c <USBD_SetConfig+0x150>)
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	4619      	mov	r1, r3
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f7fe ffbc 	bl	800a11a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f000 f9f8 	bl	800b598 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1a8:	e042      	b.n	800b230 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b1aa:	4b24      	ldr	r3, [pc, #144]	@ (800b23c <USBD_SetConfig+0x150>)
 800b1ac:	781b      	ldrb	r3, [r3, #0]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	685b      	ldr	r3, [r3, #4]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d02a      	beq.n	800b20e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	4619      	mov	r1, r3
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f7fe ffaa 	bl	800a11a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b1c6:	4b1d      	ldr	r3, [pc, #116]	@ (800b23c <USBD_SetConfig+0x150>)
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b1d0:	4b1a      	ldr	r3, [pc, #104]	@ (800b23c <USBD_SetConfig+0x150>)
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f7fe ff83 	bl	800a0e2 <USBD_SetClassConfig>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b1e0:	7bfb      	ldrb	r3, [r7, #15]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00f      	beq.n	800b206 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b1e6:	6839      	ldr	r1, [r7, #0]
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 f918 	bl	800b41e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f7fe ff8f 	bl	800a11a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2202      	movs	r2, #2
 800b200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b204:	e014      	b.n	800b230 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 f9c6 	bl	800b598 <USBD_CtlSendStatus>
      break;
 800b20c:	e010      	b.n	800b230 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f000 f9c2 	bl	800b598 <USBD_CtlSendStatus>
      break;
 800b214:	e00c      	b.n	800b230 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b216:	6839      	ldr	r1, [r7, #0]
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f000 f900 	bl	800b41e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b21e:	4b07      	ldr	r3, [pc, #28]	@ (800b23c <USBD_SetConfig+0x150>)
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7fe ff78 	bl	800a11a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b22a:	2303      	movs	r3, #3
 800b22c:	73fb      	strb	r3, [r7, #15]
      break;
 800b22e:	bf00      	nop
  }

  return ret;
 800b230:	7bfb      	ldrb	r3, [r7, #15]
}
 800b232:	4618      	mov	r0, r3
 800b234:	3710      	adds	r7, #16
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop
 800b23c:	20000928 	.word	0x20000928

0800b240 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b082      	sub	sp, #8
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	88db      	ldrh	r3, [r3, #6]
 800b24e:	2b01      	cmp	r3, #1
 800b250:	d004      	beq.n	800b25c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f000 f8e2 	bl	800b41e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b25a:	e023      	b.n	800b2a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b262:	b2db      	uxtb	r3, r3
 800b264:	2b02      	cmp	r3, #2
 800b266:	dc02      	bgt.n	800b26e <USBD_GetConfig+0x2e>
 800b268:	2b00      	cmp	r3, #0
 800b26a:	dc03      	bgt.n	800b274 <USBD_GetConfig+0x34>
 800b26c:	e015      	b.n	800b29a <USBD_GetConfig+0x5a>
 800b26e:	2b03      	cmp	r3, #3
 800b270:	d00b      	beq.n	800b28a <USBD_GetConfig+0x4a>
 800b272:	e012      	b.n	800b29a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	3308      	adds	r3, #8
 800b27e:	2201      	movs	r2, #1
 800b280:	4619      	mov	r1, r3
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 f948 	bl	800b518 <USBD_CtlSendData>
        break;
 800b288:	e00c      	b.n	800b2a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	3304      	adds	r3, #4
 800b28e:	2201      	movs	r2, #1
 800b290:	4619      	mov	r1, r3
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 f940 	bl	800b518 <USBD_CtlSendData>
        break;
 800b298:	e004      	b.n	800b2a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b29a:	6839      	ldr	r1, [r7, #0]
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f000 f8be 	bl	800b41e <USBD_CtlError>
        break;
 800b2a2:	bf00      	nop
}
 800b2a4:	bf00      	nop
 800b2a6:	3708      	adds	r7, #8
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	2b02      	cmp	r3, #2
 800b2c2:	d81e      	bhi.n	800b302 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	88db      	ldrh	r3, [r3, #6]
 800b2c8:	2b02      	cmp	r3, #2
 800b2ca:	d004      	beq.n	800b2d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b2cc:	6839      	ldr	r1, [r7, #0]
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f8a5 	bl	800b41e <USBD_CtlError>
        break;
 800b2d4:	e01a      	b.n	800b30c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d005      	beq.n	800b2f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	f043 0202 	orr.w	r2, r3, #2
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	330c      	adds	r3, #12
 800b2f6:	2202      	movs	r2, #2
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f90c 	bl	800b518 <USBD_CtlSendData>
      break;
 800b300:	e004      	b.n	800b30c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f88a 	bl	800b41e <USBD_CtlError>
      break;
 800b30a:	bf00      	nop
  }
}
 800b30c:	bf00      	nop
 800b30e:	3708      	adds	r7, #8
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b082      	sub	sp, #8
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	885b      	ldrh	r3, [r3, #2]
 800b322:	2b01      	cmp	r3, #1
 800b324:	d107      	bne.n	800b336 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2201      	movs	r2, #1
 800b32a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 f932 	bl	800b598 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b334:	e013      	b.n	800b35e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	885b      	ldrh	r3, [r3, #2]
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d10b      	bne.n	800b356 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	889b      	ldrh	r3, [r3, #4]
 800b342:	0a1b      	lsrs	r3, r3, #8
 800b344:	b29b      	uxth	r3, r3
 800b346:	b2da      	uxtb	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f922 	bl	800b598 <USBD_CtlSendStatus>
}
 800b354:	e003      	b.n	800b35e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b356:	6839      	ldr	r1, [r7, #0]
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 f860 	bl	800b41e <USBD_CtlError>
}
 800b35e:	bf00      	nop
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b082      	sub	sp, #8
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
 800b36e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b376:	b2db      	uxtb	r3, r3
 800b378:	3b01      	subs	r3, #1
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	d80b      	bhi.n	800b396 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	885b      	ldrh	r3, [r3, #2]
 800b382:	2b01      	cmp	r3, #1
 800b384:	d10c      	bne.n	800b3a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2200      	movs	r2, #0
 800b38a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f000 f902 	bl	800b598 <USBD_CtlSendStatus>
      }
      break;
 800b394:	e004      	b.n	800b3a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b396:	6839      	ldr	r1, [r7, #0]
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f000 f840 	bl	800b41e <USBD_CtlError>
      break;
 800b39e:	e000      	b.n	800b3a2 <USBD_ClrFeature+0x3c>
      break;
 800b3a0:	bf00      	nop
  }
}
 800b3a2:	bf00      	nop
 800b3a4:	3708      	adds	r7, #8
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
 800b3b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	781a      	ldrb	r2, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	781a      	ldrb	r2, [r3, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	3301      	adds	r3, #1
 800b3d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b3d4:	68f8      	ldr	r0, [r7, #12]
 800b3d6:	f7ff fa3d 	bl	800a854 <SWAPBYTE>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	461a      	mov	r2, r3
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b3ee:	68f8      	ldr	r0, [r7, #12]
 800b3f0:	f7ff fa30 	bl	800a854 <SWAPBYTE>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	3301      	adds	r3, #1
 800b400:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	3301      	adds	r3, #1
 800b406:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b408:	68f8      	ldr	r0, [r7, #12]
 800b40a:	f7ff fa23 	bl	800a854 <SWAPBYTE>
 800b40e:	4603      	mov	r3, r0
 800b410:	461a      	mov	r2, r3
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	80da      	strh	r2, [r3, #6]
}
 800b416:	bf00      	nop
 800b418:	3710      	adds	r7, #16
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b41e:	b580      	push	{r7, lr}
 800b420:	b082      	sub	sp, #8
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
 800b426:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b428:	2180      	movs	r1, #128	@ 0x80
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 fc12 	bl	800bc54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b430:	2100      	movs	r1, #0
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 fc0e 	bl	800bc54 <USBD_LL_StallEP>
}
 800b438:	bf00      	nop
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b086      	sub	sp, #24
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b44c:	2300      	movs	r3, #0
 800b44e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d042      	beq.n	800b4dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b45a:	6938      	ldr	r0, [r7, #16]
 800b45c:	f000 f842 	bl	800b4e4 <USBD_GetLen>
 800b460:	4603      	mov	r3, r0
 800b462:	3301      	adds	r3, #1
 800b464:	005b      	lsls	r3, r3, #1
 800b466:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b46a:	d808      	bhi.n	800b47e <USBD_GetString+0x3e>
 800b46c:	6938      	ldr	r0, [r7, #16]
 800b46e:	f000 f839 	bl	800b4e4 <USBD_GetLen>
 800b472:	4603      	mov	r3, r0
 800b474:	3301      	adds	r3, #1
 800b476:	b29b      	uxth	r3, r3
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	b29a      	uxth	r2, r3
 800b47c:	e001      	b.n	800b482 <USBD_GetString+0x42>
 800b47e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b486:	7dfb      	ldrb	r3, [r7, #23]
 800b488:	68ba      	ldr	r2, [r7, #8]
 800b48a:	4413      	add	r3, r2
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	7812      	ldrb	r2, [r2, #0]
 800b490:	701a      	strb	r2, [r3, #0]
  idx++;
 800b492:	7dfb      	ldrb	r3, [r7, #23]
 800b494:	3301      	adds	r3, #1
 800b496:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b498:	7dfb      	ldrb	r3, [r7, #23]
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	4413      	add	r3, r2
 800b49e:	2203      	movs	r2, #3
 800b4a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4a2:	7dfb      	ldrb	r3, [r7, #23]
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b4a8:	e013      	b.n	800b4d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b4aa:	7dfb      	ldrb	r3, [r7, #23]
 800b4ac:	68ba      	ldr	r2, [r7, #8]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	693a      	ldr	r2, [r7, #16]
 800b4b2:	7812      	ldrb	r2, [r2, #0]
 800b4b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	613b      	str	r3, [r7, #16]
    idx++;
 800b4bc:	7dfb      	ldrb	r3, [r7, #23]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	68ba      	ldr	r2, [r7, #8]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	701a      	strb	r2, [r3, #0]
    idx++;
 800b4cc:	7dfb      	ldrb	r3, [r7, #23]
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1e7      	bne.n	800b4aa <USBD_GetString+0x6a>
 800b4da:	e000      	b.n	800b4de <USBD_GetString+0x9e>
    return;
 800b4dc:	bf00      	nop
  }
}
 800b4de:	3718      	adds	r7, #24
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b4f4:	e005      	b.n	800b502 <USBD_GetLen+0x1e>
  {
    len++;
 800b4f6:	7bfb      	ldrb	r3, [r7, #15]
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	3301      	adds	r3, #1
 800b500:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	781b      	ldrb	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d1f5      	bne.n	800b4f6 <USBD_GetLen+0x12>
  }

  return len;
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b084      	sub	sp, #16
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	60b9      	str	r1, [r7, #8]
 800b522:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2202      	movs	r2, #2
 800b528:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	68ba      	ldr	r2, [r7, #8]
 800b536:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	68ba      	ldr	r2, [r7, #8]
 800b542:	2100      	movs	r1, #0
 800b544:	68f8      	ldr	r0, [r7, #12]
 800b546:	f000 fc0e 	bl	800bd66 <USBD_LL_Transmit>

  return USBD_OK;
 800b54a:	2300      	movs	r3, #0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3710      	adds	r7, #16
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	68ba      	ldr	r2, [r7, #8]
 800b564:	2100      	movs	r1, #0
 800b566:	68f8      	ldr	r0, [r7, #12]
 800b568:	f000 fbfd 	bl	800bd66 <USBD_LL_Transmit>

  return USBD_OK;
 800b56c:	2300      	movs	r3, #0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3710      	adds	r7, #16
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}

0800b576 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b576:	b580      	push	{r7, lr}
 800b578:	b084      	sub	sp, #16
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	60f8      	str	r0, [r7, #12]
 800b57e:	60b9      	str	r1, [r7, #8]
 800b580:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68ba      	ldr	r2, [r7, #8]
 800b586:	2100      	movs	r1, #0
 800b588:	68f8      	ldr	r0, [r7, #12]
 800b58a:	f000 fc0d 	bl	800bda8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b58e:	2300      	movs	r3, #0
}
 800b590:	4618      	mov	r0, r3
 800b592:	3710      	adds	r7, #16
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2204      	movs	r2, #4
 800b5a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 fbd9 	bl	800bd66 <USBD_LL_Transmit>

  return USBD_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3708      	adds	r7, #8
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b082      	sub	sp, #8
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2205      	movs	r2, #5
 800b5ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	2100      	movs	r1, #0
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 fbe7 	bl	800bda8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5da:	2300      	movs	r3, #0
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3708      	adds	r7, #8
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	490e      	ldr	r1, [pc, #56]	@ (800b624 <MX_USB_DEVICE_Init+0x40>)
 800b5ec:	480e      	ldr	r0, [pc, #56]	@ (800b628 <MX_USB_DEVICE_Init+0x44>)
 800b5ee:	f7fe fcfb 	bl	8009fe8 <USBD_Init>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d001      	beq.n	800b5fc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b5f8:	f7f5 fbd6 	bl	8000da8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_HID) != USBD_OK)
 800b5fc:	490b      	ldr	r1, [pc, #44]	@ (800b62c <MX_USB_DEVICE_Init+0x48>)
 800b5fe:	480a      	ldr	r0, [pc, #40]	@ (800b628 <MX_USB_DEVICE_Init+0x44>)
 800b600:	f7fe fd22 	bl	800a048 <USBD_RegisterClass>
 800b604:	4603      	mov	r3, r0
 800b606:	2b00      	cmp	r3, #0
 800b608:	d001      	beq.n	800b60e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b60a:	f7f5 fbcd 	bl	8000da8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800b60e:	4806      	ldr	r0, [pc, #24]	@ (800b628 <MX_USB_DEVICE_Init+0x44>)
 800b610:	f7fe fd50 	bl	800a0b4 <USBD_Start>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d001      	beq.n	800b61e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800b61a:	f7f5 fbc5 	bl	8000da8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b61e:	bf00      	nop
 800b620:	bd80      	pop	{r7, pc}
 800b622:	bf00      	nop
 800b624:	20000114 	.word	0x20000114
 800b628:	2000092c 	.word	0x2000092c
 800b62c:	20000054 	.word	0x20000054

0800b630 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	4603      	mov	r3, r0
 800b638:	6039      	str	r1, [r7, #0]
 800b63a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	2212      	movs	r2, #18
 800b640:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800b642:	4b03      	ldr	r3, [pc, #12]	@ (800b650 <USBD_HS_DeviceDescriptor+0x20>)
}
 800b644:	4618      	mov	r0, r3
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr
 800b650:	20000130 	.word	0x20000130

0800b654 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b654:	b480      	push	{r7}
 800b656:	b083      	sub	sp, #12
 800b658:	af00      	add	r7, sp, #0
 800b65a:	4603      	mov	r3, r0
 800b65c:	6039      	str	r1, [r7, #0]
 800b65e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	2204      	movs	r2, #4
 800b664:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b666:	4b03      	ldr	r3, [pc, #12]	@ (800b674 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800b668:	4618      	mov	r0, r3
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr
 800b674:	20000144 	.word	0x20000144

0800b678 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	4603      	mov	r3, r0
 800b680:	6039      	str	r1, [r7, #0]
 800b682:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b684:	79fb      	ldrb	r3, [r7, #7]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d105      	bne.n	800b696 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800b68a:	683a      	ldr	r2, [r7, #0]
 800b68c:	4907      	ldr	r1, [pc, #28]	@ (800b6ac <USBD_HS_ProductStrDescriptor+0x34>)
 800b68e:	4808      	ldr	r0, [pc, #32]	@ (800b6b0 <USBD_HS_ProductStrDescriptor+0x38>)
 800b690:	f7ff fed6 	bl	800b440 <USBD_GetString>
 800b694:	e004      	b.n	800b6a0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800b696:	683a      	ldr	r2, [r7, #0]
 800b698:	4904      	ldr	r1, [pc, #16]	@ (800b6ac <USBD_HS_ProductStrDescriptor+0x34>)
 800b69a:	4805      	ldr	r0, [pc, #20]	@ (800b6b0 <USBD_HS_ProductStrDescriptor+0x38>)
 800b69c:	f7ff fed0 	bl	800b440 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b6a0:	4b02      	ldr	r3, [pc, #8]	@ (800b6ac <USBD_HS_ProductStrDescriptor+0x34>)
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3708      	adds	r7, #8
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
 800b6aa:	bf00      	nop
 800b6ac:	20000c08 	.word	0x20000c08
 800b6b0:	0800bf8c 	.word	0x0800bf8c

0800b6b4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	6039      	str	r1, [r7, #0]
 800b6be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b6c0:	683a      	ldr	r2, [r7, #0]
 800b6c2:	4904      	ldr	r1, [pc, #16]	@ (800b6d4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800b6c4:	4804      	ldr	r0, [pc, #16]	@ (800b6d8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800b6c6:	f7ff febb 	bl	800b440 <USBD_GetString>
  return USBD_StrDesc;
 800b6ca:	4b02      	ldr	r3, [pc, #8]	@ (800b6d4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3708      	adds	r7, #8
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	20000c08 	.word	0x20000c08
 800b6d8:	0800bfa4 	.word	0x0800bfa4

0800b6dc <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b082      	sub	sp, #8
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	6039      	str	r1, [r7, #0]
 800b6e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	221a      	movs	r2, #26
 800b6ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b6ee:	f000 f843 	bl	800b778 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b6f2:	4b02      	ldr	r3, [pc, #8]	@ (800b6fc <USBD_HS_SerialStrDescriptor+0x20>)
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3708      	adds	r7, #8
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20000148 	.word	0x20000148

0800b700 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	6039      	str	r1, [r7, #0]
 800b70a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b70c:	79fb      	ldrb	r3, [r7, #7]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d105      	bne.n	800b71e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800b712:	683a      	ldr	r2, [r7, #0]
 800b714:	4907      	ldr	r1, [pc, #28]	@ (800b734 <USBD_HS_ConfigStrDescriptor+0x34>)
 800b716:	4808      	ldr	r0, [pc, #32]	@ (800b738 <USBD_HS_ConfigStrDescriptor+0x38>)
 800b718:	f7ff fe92 	bl	800b440 <USBD_GetString>
 800b71c:	e004      	b.n	800b728 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800b71e:	683a      	ldr	r2, [r7, #0]
 800b720:	4904      	ldr	r1, [pc, #16]	@ (800b734 <USBD_HS_ConfigStrDescriptor+0x34>)
 800b722:	4805      	ldr	r0, [pc, #20]	@ (800b738 <USBD_HS_ConfigStrDescriptor+0x38>)
 800b724:	f7ff fe8c 	bl	800b440 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b728:	4b02      	ldr	r3, [pc, #8]	@ (800b734 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	20000c08 	.word	0x20000c08
 800b738:	0800bfb8 	.word	0x0800bfb8

0800b73c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b082      	sub	sp, #8
 800b740:	af00      	add	r7, sp, #0
 800b742:	4603      	mov	r3, r0
 800b744:	6039      	str	r1, [r7, #0]
 800b746:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b748:	79fb      	ldrb	r3, [r7, #7]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d105      	bne.n	800b75a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800b74e:	683a      	ldr	r2, [r7, #0]
 800b750:	4907      	ldr	r1, [pc, #28]	@ (800b770 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800b752:	4808      	ldr	r0, [pc, #32]	@ (800b774 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800b754:	f7ff fe74 	bl	800b440 <USBD_GetString>
 800b758:	e004      	b.n	800b764 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800b75a:	683a      	ldr	r2, [r7, #0]
 800b75c:	4904      	ldr	r1, [pc, #16]	@ (800b770 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800b75e:	4805      	ldr	r0, [pc, #20]	@ (800b774 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800b760:	f7ff fe6e 	bl	800b440 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b764:	4b02      	ldr	r3, [pc, #8]	@ (800b770 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800b766:	4618      	mov	r0, r3
 800b768:	3708      	adds	r7, #8
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	20000c08 	.word	0x20000c08
 800b774:	0800bfc4 	.word	0x0800bfc4

0800b778 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b084      	sub	sp, #16
 800b77c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b77e:	4b0f      	ldr	r3, [pc, #60]	@ (800b7bc <Get_SerialNum+0x44>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b784:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c0 <Get_SerialNum+0x48>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b78a:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c4 <Get_SerialNum+0x4c>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b790:	68fa      	ldr	r2, [r7, #12]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	4413      	add	r3, r2
 800b796:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d009      	beq.n	800b7b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b79e:	2208      	movs	r2, #8
 800b7a0:	4909      	ldr	r1, [pc, #36]	@ (800b7c8 <Get_SerialNum+0x50>)
 800b7a2:	68f8      	ldr	r0, [r7, #12]
 800b7a4:	f000 f814 	bl	800b7d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b7a8:	2204      	movs	r2, #4
 800b7aa:	4908      	ldr	r1, [pc, #32]	@ (800b7cc <Get_SerialNum+0x54>)
 800b7ac:	68b8      	ldr	r0, [r7, #8]
 800b7ae:	f000 f80f 	bl	800b7d0 <IntToUnicode>
  }
}
 800b7b2:	bf00      	nop
 800b7b4:	3710      	adds	r7, #16
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	1fff7a10 	.word	0x1fff7a10
 800b7c0:	1fff7a14 	.word	0x1fff7a14
 800b7c4:	1fff7a18 	.word	0x1fff7a18
 800b7c8:	2000014a 	.word	0x2000014a
 800b7cc:	2000015a 	.word	0x2000015a

0800b7d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b087      	sub	sp, #28
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	4613      	mov	r3, r2
 800b7dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	75fb      	strb	r3, [r7, #23]
 800b7e6:	e027      	b.n	800b838 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	0f1b      	lsrs	r3, r3, #28
 800b7ec:	2b09      	cmp	r3, #9
 800b7ee:	d80b      	bhi.n	800b808 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	0f1b      	lsrs	r3, r3, #28
 800b7f4:	b2da      	uxtb	r2, r3
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	005b      	lsls	r3, r3, #1
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	440b      	add	r3, r1
 800b800:	3230      	adds	r2, #48	@ 0x30
 800b802:	b2d2      	uxtb	r2, r2
 800b804:	701a      	strb	r2, [r3, #0]
 800b806:	e00a      	b.n	800b81e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	0f1b      	lsrs	r3, r3, #28
 800b80c:	b2da      	uxtb	r2, r3
 800b80e:	7dfb      	ldrb	r3, [r7, #23]
 800b810:	005b      	lsls	r3, r3, #1
 800b812:	4619      	mov	r1, r3
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	440b      	add	r3, r1
 800b818:	3237      	adds	r2, #55	@ 0x37
 800b81a:	b2d2      	uxtb	r2, r2
 800b81c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	011b      	lsls	r3, r3, #4
 800b822:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b824:	7dfb      	ldrb	r3, [r7, #23]
 800b826:	005b      	lsls	r3, r3, #1
 800b828:	3301      	adds	r3, #1
 800b82a:	68ba      	ldr	r2, [r7, #8]
 800b82c:	4413      	add	r3, r2
 800b82e:	2200      	movs	r2, #0
 800b830:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b832:	7dfb      	ldrb	r3, [r7, #23]
 800b834:	3301      	adds	r3, #1
 800b836:	75fb      	strb	r3, [r7, #23]
 800b838:	7dfa      	ldrb	r2, [r7, #23]
 800b83a:	79fb      	ldrb	r3, [r7, #7]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d3d3      	bcc.n	800b7e8 <IntToUnicode+0x18>
  }
}
 800b840:	bf00      	nop
 800b842:	bf00      	nop
 800b844:	371c      	adds	r7, #28
 800b846:	46bd      	mov	sp, r7
 800b848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84c:	4770      	bx	lr
	...

0800b850 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b08a      	sub	sp, #40	@ 0x28
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b858:	f107 0314 	add.w	r3, r7, #20
 800b85c:	2200      	movs	r2, #0
 800b85e:	601a      	str	r2, [r3, #0]
 800b860:	605a      	str	r2, [r3, #4]
 800b862:	609a      	str	r2, [r3, #8]
 800b864:	60da      	str	r2, [r3, #12]
 800b866:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a24      	ldr	r2, [pc, #144]	@ (800b900 <HAL_PCD_MspInit+0xb0>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d141      	bne.n	800b8f6 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b872:	2300      	movs	r3, #0
 800b874:	613b      	str	r3, [r7, #16]
 800b876:	4b23      	ldr	r3, [pc, #140]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b87a:	4a22      	ldr	r2, [pc, #136]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b87c:	f043 0302 	orr.w	r3, r3, #2
 800b880:	6313      	str	r3, [r2, #48]	@ 0x30
 800b882:	4b20      	ldr	r3, [pc, #128]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b886:	f003 0302 	and.w	r3, r3, #2
 800b88a:	613b      	str	r3, [r7, #16]
 800b88c:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800b88e:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800b892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b894:	2302      	movs	r3, #2
 800b896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b898:	2300      	movs	r3, #0
 800b89a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b89c:	2300      	movs	r3, #0
 800b89e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800b8a0:	230c      	movs	r3, #12
 800b8a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8a4:	f107 0314 	add.w	r3, r7, #20
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4817      	ldr	r0, [pc, #92]	@ (800b908 <HAL_PCD_MspInit+0xb8>)
 800b8ac:	f7f8 fa38 	bl	8003d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800b8b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b8b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800b8be:	f107 0314 	add.w	r3, r7, #20
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	4810      	ldr	r0, [pc, #64]	@ (800b908 <HAL_PCD_MspInit+0xb8>)
 800b8c6:	f7f8 fa2b 	bl	8003d20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	60fb      	str	r3, [r7, #12]
 800b8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b8d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8d2:	4a0c      	ldr	r2, [pc, #48]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b8d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b8d8:	6313      	str	r3, [r2, #48]	@ 0x30
 800b8da:	4b0a      	ldr	r3, [pc, #40]	@ (800b904 <HAL_PCD_MspInit+0xb4>)
 800b8dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8e2:	60fb      	str	r3, [r7, #12]
 800b8e4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	2100      	movs	r1, #0
 800b8ea:	204d      	movs	r0, #77	@ 0x4d
 800b8ec:	f7f7 f9a3 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800b8f0:	204d      	movs	r0, #77	@ 0x4d
 800b8f2:	f7f7 f9bc 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800b8f6:	bf00      	nop
 800b8f8:	3728      	adds	r7, #40	@ 0x28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	40040000 	.word	0x40040000
 800b904:	40023800 	.word	0x40023800
 800b908:	40020400 	.word	0x40020400

0800b90c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b920:	4619      	mov	r1, r3
 800b922:	4610      	mov	r0, r2
 800b924:	f7fe fc13 	bl	800a14e <USBD_LL_SetupStage>
}
 800b928:	bf00      	nop
 800b92a:	3708      	adds	r7, #8
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b082      	sub	sp, #8
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	460b      	mov	r3, r1
 800b93a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b942:	78fa      	ldrb	r2, [r7, #3]
 800b944:	6879      	ldr	r1, [r7, #4]
 800b946:	4613      	mov	r3, r2
 800b948:	00db      	lsls	r3, r3, #3
 800b94a:	4413      	add	r3, r2
 800b94c:	009b      	lsls	r3, r3, #2
 800b94e:	440b      	add	r3, r1
 800b950:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	78fb      	ldrb	r3, [r7, #3]
 800b958:	4619      	mov	r1, r3
 800b95a:	f7fe fc4d 	bl	800a1f8 <USBD_LL_DataOutStage>
}
 800b95e:	bf00      	nop
 800b960:	3708      	adds	r7, #8
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}

0800b966 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b966:	b580      	push	{r7, lr}
 800b968:	b082      	sub	sp, #8
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	6078      	str	r0, [r7, #4]
 800b96e:	460b      	mov	r3, r1
 800b970:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b978:	78fa      	ldrb	r2, [r7, #3]
 800b97a:	6879      	ldr	r1, [r7, #4]
 800b97c:	4613      	mov	r3, r2
 800b97e:	00db      	lsls	r3, r3, #3
 800b980:	4413      	add	r3, r2
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	440b      	add	r3, r1
 800b986:	3320      	adds	r3, #32
 800b988:	681a      	ldr	r2, [r3, #0]
 800b98a:	78fb      	ldrb	r3, [r7, #3]
 800b98c:	4619      	mov	r1, r3
 800b98e:	f7fe fcef 	bl	800a370 <USBD_LL_DataInStage>
}
 800b992:	bf00      	nop
 800b994:	3708      	adds	r7, #8
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b082      	sub	sp, #8
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7fe fe33 	bl	800a614 <USBD_LL_SOF>
}
 800b9ae:	bf00      	nop
 800b9b0:	3708      	adds	r7, #8
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}

0800b9b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9b6:	b580      	push	{r7, lr}
 800b9b8:	b084      	sub	sp, #16
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	79db      	ldrb	r3, [r3, #7]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d102      	bne.n	800b9d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	73fb      	strb	r3, [r7, #15]
 800b9ce:	e008      	b.n	800b9e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	79db      	ldrb	r3, [r3, #7]
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d102      	bne.n	800b9de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	73fb      	strb	r3, [r7, #15]
 800b9dc:	e001      	b.n	800b9e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b9de:	f7f5 f9e3 	bl	8000da8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b9e8:	7bfa      	ldrb	r2, [r7, #15]
 800b9ea:	4611      	mov	r1, r2
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f7fe fdcd 	bl	800a58c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7fe fd74 	bl	800a4e6 <USBD_LL_Reset>
}
 800b9fe:	bf00      	nop
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
	...

0800ba08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba16:	4618      	mov	r0, r3
 800ba18:	f7fe fdc8 	bl	800a5ac <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	6812      	ldr	r2, [r2, #0]
 800ba2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ba2e:	f043 0301 	orr.w	r3, r3, #1
 800ba32:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	7adb      	ldrb	r3, [r3, #11]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d005      	beq.n	800ba48 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ba3c:	4b04      	ldr	r3, [pc, #16]	@ (800ba50 <HAL_PCD_SuspendCallback+0x48>)
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	4a03      	ldr	r2, [pc, #12]	@ (800ba50 <HAL_PCD_SuspendCallback+0x48>)
 800ba42:	f043 0306 	orr.w	r3, r3, #6
 800ba46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ba48:	bf00      	nop
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	e000ed00 	.word	0xe000ed00

0800ba54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7fe fdbe 	bl	800a5e4 <USBD_LL_Resume>
}
 800ba68:	bf00      	nop
 800ba6a:	3708      	adds	r7, #8
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	460b      	mov	r3, r1
 800ba7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba82:	78fa      	ldrb	r2, [r7, #3]
 800ba84:	4611      	mov	r1, r2
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7fe fe16 	bl	800a6b8 <USBD_LL_IsoOUTIncomplete>
}
 800ba8c:	bf00      	nop
 800ba8e:	3708      	adds	r7, #8
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800baa6:	78fa      	ldrb	r2, [r7, #3]
 800baa8:	4611      	mov	r1, r2
 800baaa:	4618      	mov	r0, r3
 800baac:	f7fe fdd2 	bl	800a654 <USBD_LL_IsoINIncomplete>
}
 800bab0:	bf00      	nop
 800bab2:	3708      	adds	r7, #8
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b082      	sub	sp, #8
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bac6:	4618      	mov	r0, r3
 800bac8:	f7fe fe28 	bl	800a71c <USBD_LL_DevConnected>
}
 800bacc:	bf00      	nop
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b082      	sub	sp, #8
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bae2:	4618      	mov	r0, r3
 800bae4:	f7fe fe25 	bl	800a732 <USBD_LL_DevDisconnected>
}
 800bae8:	bf00      	nop
 800baea:	3708      	adds	r7, #8
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}

0800baf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b082      	sub	sp, #8
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d140      	bne.n	800bb82 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800bb00:	4a22      	ldr	r2, [pc, #136]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	4a20      	ldr	r2, [pc, #128]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb0c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800bb10:	4b1e      	ldr	r3, [pc, #120]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb12:	4a1f      	ldr	r2, [pc, #124]	@ (800bb90 <USBD_LL_Init+0xa0>)
 800bb14:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800bb16:	4b1d      	ldr	r3, [pc, #116]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb18:	2206      	movs	r2, #6
 800bb1a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800bb1c:	4b1b      	ldr	r3, [pc, #108]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb1e:	2202      	movs	r2, #2
 800bb20:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800bb22:	4b1a      	ldr	r3, [pc, #104]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb24:	2200      	movs	r2, #0
 800bb26:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800bb28:	4b18      	ldr	r3, [pc, #96]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb2a:	2202      	movs	r2, #2
 800bb2c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800bb2e:	4b17      	ldr	r3, [pc, #92]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb30:	2200      	movs	r2, #0
 800bb32:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800bb34:	4b15      	ldr	r3, [pc, #84]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb36:	2200      	movs	r2, #0
 800bb38:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800bb3a:	4b14      	ldr	r3, [pc, #80]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800bb40:	4b12      	ldr	r3, [pc, #72]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb42:	2200      	movs	r2, #0
 800bb44:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800bb46:	4b11      	ldr	r3, [pc, #68]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb48:	2200      	movs	r2, #0
 800bb4a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800bb4c:	4b0f      	ldr	r3, [pc, #60]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb4e:	2200      	movs	r2, #0
 800bb50:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800bb52:	480e      	ldr	r0, [pc, #56]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb54:	f7f8 ffed 	bl	8004b32 <HAL_PCD_Init>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d001      	beq.n	800bb62 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800bb5e:	f7f5 f923 	bl	8000da8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800bb62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bb66:	4809      	ldr	r0, [pc, #36]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb68:	f7fa fa01 	bl	8005f6e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800bb6c:	2280      	movs	r2, #128	@ 0x80
 800bb6e:	2100      	movs	r1, #0
 800bb70:	4806      	ldr	r0, [pc, #24]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb72:	f7fa f9b5 	bl	8005ee0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800bb76:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800bb7a:	2101      	movs	r1, #1
 800bb7c:	4803      	ldr	r0, [pc, #12]	@ (800bb8c <USBD_LL_Init+0x9c>)
 800bb7e:	f7fa f9af 	bl	8005ee0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bb82:	2300      	movs	r3, #0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	20000e08 	.word	0x20000e08
 800bb90:	40040000 	.word	0x40040000

0800bb94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bba0:	2300      	movs	r3, #0
 800bba2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f7f9 f8d0 	bl	8004d50 <HAL_PCD_Start>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbb4:	7bfb      	ldrb	r3, [r7, #15]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 f930 	bl	800be1c <USBD_Get_USB_Status>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbc0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bbca:	b580      	push	{r7, lr}
 800bbcc:	b084      	sub	sp, #16
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
 800bbd2:	4608      	mov	r0, r1
 800bbd4:	4611      	mov	r1, r2
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	4603      	mov	r3, r0
 800bbda:	70fb      	strb	r3, [r7, #3]
 800bbdc:	460b      	mov	r3, r1
 800bbde:	70bb      	strb	r3, [r7, #2]
 800bbe0:	4613      	mov	r3, r2
 800bbe2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bbf2:	78bb      	ldrb	r3, [r7, #2]
 800bbf4:	883a      	ldrh	r2, [r7, #0]
 800bbf6:	78f9      	ldrb	r1, [r7, #3]
 800bbf8:	f7f9 fda4 	bl	8005744 <HAL_PCD_EP_Open>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 f90a 	bl	800be1c <USBD_Get_USB_Status>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3710      	adds	r7, #16
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}

0800bc16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc16:	b580      	push	{r7, lr}
 800bc18:	b084      	sub	sp, #16
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6078      	str	r0, [r7, #4]
 800bc1e:	460b      	mov	r3, r1
 800bc20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc22:	2300      	movs	r3, #0
 800bc24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc26:	2300      	movs	r3, #0
 800bc28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc30:	78fa      	ldrb	r2, [r7, #3]
 800bc32:	4611      	mov	r1, r2
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7f9 fdef 	bl	8005818 <HAL_PCD_EP_Close>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc3e:	7bfb      	ldrb	r3, [r7, #15]
 800bc40:	4618      	mov	r0, r3
 800bc42:	f000 f8eb 	bl	800be1c <USBD_Get_USB_Status>
 800bc46:	4603      	mov	r3, r0
 800bc48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3710      	adds	r7, #16
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc64:	2300      	movs	r3, #0
 800bc66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc6e:	78fa      	ldrb	r2, [r7, #3]
 800bc70:	4611      	mov	r1, r2
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7f9 fe8f 	bl	8005996 <HAL_PCD_EP_SetStall>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc7c:	7bfb      	ldrb	r3, [r7, #15]
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f000 f8cc 	bl	800be1c <USBD_Get_USB_Status>
 800bc84:	4603      	mov	r3, r0
 800bc86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc88:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3710      	adds	r7, #16
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b084      	sub	sp, #16
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bca2:	2300      	movs	r3, #0
 800bca4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bcac:	78fa      	ldrb	r2, [r7, #3]
 800bcae:	4611      	mov	r1, r2
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7f9 fed3 	bl	8005a5c <HAL_PCD_EP_ClrStall>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcba:	7bfb      	ldrb	r3, [r7, #15]
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f000 f8ad 	bl	800be1c <USBD_Get_USB_Status>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3710      	adds	r7, #16
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}

0800bcd0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b085      	sub	sp, #20
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	460b      	mov	r3, r1
 800bcda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bce2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bce4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	da0b      	bge.n	800bd04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bcec:	78fb      	ldrb	r3, [r7, #3]
 800bcee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bcf2:	68f9      	ldr	r1, [r7, #12]
 800bcf4:	4613      	mov	r3, r2
 800bcf6:	00db      	lsls	r3, r3, #3
 800bcf8:	4413      	add	r3, r2
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	440b      	add	r3, r1
 800bcfe:	3316      	adds	r3, #22
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	e00b      	b.n	800bd1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd04:	78fb      	ldrb	r3, [r7, #3]
 800bd06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd0a:	68f9      	ldr	r1, [r7, #12]
 800bd0c:	4613      	mov	r3, r2
 800bd0e:	00db      	lsls	r3, r3, #3
 800bd10:	4413      	add	r3, r2
 800bd12:	009b      	lsls	r3, r3, #2
 800bd14:	440b      	add	r3, r1
 800bd16:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bd1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	3714      	adds	r7, #20
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	460b      	mov	r3, r1
 800bd32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd34:	2300      	movs	r3, #0
 800bd36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd42:	78fa      	ldrb	r2, [r7, #3]
 800bd44:	4611      	mov	r1, r2
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7f9 fcd8 	bl	80056fc <HAL_PCD_SetAddress>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd50:	7bfb      	ldrb	r3, [r7, #15]
 800bd52:	4618      	mov	r0, r3
 800bd54:	f000 f862 	bl	800be1c <USBD_Get_USB_Status>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	3710      	adds	r7, #16
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}

0800bd66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bd66:	b580      	push	{r7, lr}
 800bd68:	b086      	sub	sp, #24
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	60f8      	str	r0, [r7, #12]
 800bd6e:	607a      	str	r2, [r7, #4]
 800bd70:	603b      	str	r3, [r7, #0]
 800bd72:	460b      	mov	r3, r1
 800bd74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd76:	2300      	movs	r3, #0
 800bd78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bd84:	7af9      	ldrb	r1, [r7, #11]
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	f7f9 fdca 	bl	8005922 <HAL_PCD_EP_Transmit>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd92:	7dfb      	ldrb	r3, [r7, #23]
 800bd94:	4618      	mov	r0, r3
 800bd96:	f000 f841 	bl	800be1c <USBD_Get_USB_Status>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bd9e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3718      	adds	r7, #24
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b086      	sub	sp, #24
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	60f8      	str	r0, [r7, #12]
 800bdb0:	607a      	str	r2, [r7, #4]
 800bdb2:	603b      	str	r3, [r7, #0]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bdc6:	7af9      	ldrb	r1, [r7, #11]
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	f7f9 fd6e 	bl	80058ac <HAL_PCD_EP_Receive>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdd4:	7dfb      	ldrb	r3, [r7, #23]
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f000 f820 	bl	800be1c <USBD_Get_USB_Status>
 800bddc:	4603      	mov	r3, r0
 800bdde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bde0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bde2:	4618      	mov	r0, r3
 800bde4:	3718      	adds	r7, #24
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
	...

0800bdec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bdf4:	4b03      	ldr	r3, [pc, #12]	@ (800be04 <USBD_static_malloc+0x18>)
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	370c      	adds	r7, #12
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	200012ec 	.word	0x200012ec

0800be08 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]

}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b085      	sub	sp, #20
 800be20:	af00      	add	r7, sp, #0
 800be22:	4603      	mov	r3, r0
 800be24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be26:	2300      	movs	r3, #0
 800be28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800be2a:	79fb      	ldrb	r3, [r7, #7]
 800be2c:	2b03      	cmp	r3, #3
 800be2e:	d817      	bhi.n	800be60 <USBD_Get_USB_Status+0x44>
 800be30:	a201      	add	r2, pc, #4	@ (adr r2, 800be38 <USBD_Get_USB_Status+0x1c>)
 800be32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be36:	bf00      	nop
 800be38:	0800be49 	.word	0x0800be49
 800be3c:	0800be4f 	.word	0x0800be4f
 800be40:	0800be55 	.word	0x0800be55
 800be44:	0800be5b 	.word	0x0800be5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800be48:	2300      	movs	r3, #0
 800be4a:	73fb      	strb	r3, [r7, #15]
    break;
 800be4c:	e00b      	b.n	800be66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800be4e:	2303      	movs	r3, #3
 800be50:	73fb      	strb	r3, [r7, #15]
    break;
 800be52:	e008      	b.n	800be66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800be54:	2301      	movs	r3, #1
 800be56:	73fb      	strb	r3, [r7, #15]
    break;
 800be58:	e005      	b.n	800be66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800be5a:	2303      	movs	r3, #3
 800be5c:	73fb      	strb	r3, [r7, #15]
    break;
 800be5e:	e002      	b.n	800be66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800be60:	2303      	movs	r3, #3
 800be62:	73fb      	strb	r3, [r7, #15]
    break;
 800be64:	bf00      	nop
  }
  return usb_status;
 800be66:	7bfb      	ldrb	r3, [r7, #15]
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3714      	adds	r7, #20
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr

0800be74 <memset>:
 800be74:	4402      	add	r2, r0
 800be76:	4603      	mov	r3, r0
 800be78:	4293      	cmp	r3, r2
 800be7a:	d100      	bne.n	800be7e <memset+0xa>
 800be7c:	4770      	bx	lr
 800be7e:	f803 1b01 	strb.w	r1, [r3], #1
 800be82:	e7f9      	b.n	800be78 <memset+0x4>

0800be84 <__libc_init_array>:
 800be84:	b570      	push	{r4, r5, r6, lr}
 800be86:	4d0d      	ldr	r5, [pc, #52]	@ (800bebc <__libc_init_array+0x38>)
 800be88:	4c0d      	ldr	r4, [pc, #52]	@ (800bec0 <__libc_init_array+0x3c>)
 800be8a:	1b64      	subs	r4, r4, r5
 800be8c:	10a4      	asrs	r4, r4, #2
 800be8e:	2600      	movs	r6, #0
 800be90:	42a6      	cmp	r6, r4
 800be92:	d109      	bne.n	800bea8 <__libc_init_array+0x24>
 800be94:	4d0b      	ldr	r5, [pc, #44]	@ (800bec4 <__libc_init_array+0x40>)
 800be96:	4c0c      	ldr	r4, [pc, #48]	@ (800bec8 <__libc_init_array+0x44>)
 800be98:	f000 f818 	bl	800becc <_init>
 800be9c:	1b64      	subs	r4, r4, r5
 800be9e:	10a4      	asrs	r4, r4, #2
 800bea0:	2600      	movs	r6, #0
 800bea2:	42a6      	cmp	r6, r4
 800bea4:	d105      	bne.n	800beb2 <__libc_init_array+0x2e>
 800bea6:	bd70      	pop	{r4, r5, r6, pc}
 800bea8:	f855 3b04 	ldr.w	r3, [r5], #4
 800beac:	4798      	blx	r3
 800beae:	3601      	adds	r6, #1
 800beb0:	e7ee      	b.n	800be90 <__libc_init_array+0xc>
 800beb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800beb6:	4798      	blx	r3
 800beb8:	3601      	adds	r6, #1
 800beba:	e7f2      	b.n	800bea2 <__libc_init_array+0x1e>
 800bebc:	0800dab4 	.word	0x0800dab4
 800bec0:	0800dab4 	.word	0x0800dab4
 800bec4:	0800dab4 	.word	0x0800dab4
 800bec8:	0800dab8 	.word	0x0800dab8

0800becc <_init>:
 800becc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bece:	bf00      	nop
 800bed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bed2:	bc08      	pop	{r3}
 800bed4:	469e      	mov	lr, r3
 800bed6:	4770      	bx	lr

0800bed8 <_fini>:
 800bed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beda:	bf00      	nop
 800bedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bede:	bc08      	pop	{r3}
 800bee0:	469e      	mov	lr, r3
 800bee2:	4770      	bx	lr
