module partsel_00103(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [1:31] x4;
  wire [2:25] x5;
  wire signed [1:24] x6;
  wire [5:25] x7;
  wire signed [2:29] x8;
  wire [24:6] x9;
  wire [3:27] x10;
  wire signed [24:2] x11;
  wire [29:1] x12;
  wire signed [28:0] x13;
  wire signed [26:1] x14;
  wire [24:4] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [28:4] p0 = 570385428;
  localparam signed [6:31] p1 = 684871937;
  localparam [5:25] p2 = 79851825;
  localparam [6:29] p3 = 644258373;
  assign x4 = p0[19 +: 3];
  assign x5 = x2;
  assign x6 = x1[19 +: 3];
  assign x7 = (ctrl[3] || !ctrl[2] || !ctrl[0] ? {(x3[26 + s1 +: 3] - {{x4[5 + s3 +: 7], x6[16 -: 3]}, p1[31 + s0 +: 4]}), x0[14 + s1 +: 2]} : x6[11 + s1]);
  assign x8 = x0;
  assign x9 = (x1[21 -: 3] + (!ctrl[3] || ctrl[0] && !ctrl[2] ? (p0[11 + s0 +: 6] - (p3[7 + s1] ^ (p2[21 -: 2] ^ x5[11]))) : (p0 + ((p1 - x4[3 + s1 -: 5]) + p0[13 -: 2]))));
  assign x10 = (ctrl[0] || !ctrl[2] && ctrl[2] ? p1[5 + s2] : p2[15 + s0]);
  assign x11 = (!ctrl[0] || !ctrl[3] && ctrl[0] ? {(((ctrl[2] && ctrl[3] || ctrl[1] ? p3[13] : x0) + p2[9 +: 2]) - {x0[22 + s2 -: 8], (p0[16 + s0 -: 5] - x4[1 + s3 -: 7])}), p0[9 + s1]} : {x3[19], p0});
  assign x12 = (((p1 | {2{(p0 ^ x3[15 + s2 +: 4])}}) & (((x7[21 + s3 +: 4] | x3) + {x4[14 +: 4], p2}) | x11[25 + s3 +: 8])) + ({2{(p2[12] + {2{x6[13 + s2 +: 6]}})}} + (((p1[4 + s2] + (x7 + p2[13 -: 2])) | x1[30 + s2 -: 2]) | p1[8 + s1 +: 6])));
  assign x13 = (x11[29 + s1 +: 4] ^ (p3 | p3));
  assign x14 = {2{x4[19 -: 2]}};
  assign x15 = {2{((ctrl[3] || ctrl[2] || ctrl[2] ? {x8[8 + s3 -: 8], {2{p2}}} : (x9[16 + s1] - {x13[23], (x3[14 -: 4] & x5)})) - {p2[7 + s2 +: 7], ((x11 | x2[20 -: 4]) | x2[28 + s3 -: 8])})}};
  assign y0 = p0[14 + s0];
  assign y1 = x1[18 + s2];
  assign y2 = (x1[5 + s3] & (x5[14 + s3 +: 3] | p1[9 +: 4]));
  assign y3 = x12[14 + s1];
endmodule
