Analysis & Synthesis report for music
Wed Nov 21 22:24:24 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |music|avconf:avc|mSetup_ST
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated
 17. Source assignments for S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated
 18. Source assignments for S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated
 19. Source assignments for S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated
 20. Source assignments for S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated
 21. Source assignments for S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated
 22. Source assignments for S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated
 23. Source assignments for S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated
 24. Source assignments for S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated
 25. Source assignments for S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated
 26. Source assignments for S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated
 27. Source assignments for S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated
 28. Source assignments for S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated
 29. Source assignments for S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated
 30. Source assignments for S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated
 31. Source assignments for S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated
 32. Source assignments for S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated
 33. Source assignments for S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated
 34. Source assignments for S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated
 35. Source assignments for S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated
 36. Source assignments for S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated
 37. Source assignments for S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated
 38. Source assignments for S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated
 39. Source assignments for S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated
 40. Source assignments for S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated
 41. Source assignments for S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated
 42. Source assignments for S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated
 43. Source assignments for S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated
 44. Source assignments for S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated
 45. Source assignments for S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated
 46. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 47. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 48. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 49. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 50. Parameter Settings for User Entity Instance: S0P0:w0|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: S0P1:w1|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: S0P2:w2|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: S0P3:w3|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: S0P4:w4|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: S1P0:w5|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: S1P1:w6|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: S1P2:w7|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: S1P3:w8|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: S1P4:w9|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: S2P0:w10|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: S2P1:w11|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: S2P2:w12|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: S2P3:w13|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: S2P4:w14|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: S3P0:w15|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: S3P1:w16|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: S3P2:w17|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: S3P3:w18|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: S3P4:w19|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: S4P0:w20|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: S4P1:w21|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: S4P2:w22|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: S4P3:w23|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: S4P4:w24|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: S5P0:w25|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: S5P1:w26|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: S5P2:w27|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: S5P3:w28|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: S5P4:w29|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 81. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 82. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 83. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 84. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 85. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 86. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 87. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 88. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 89. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 90. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 91. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 92. Parameter Settings for User Entity Instance: avconf:avc
 93. altsyncram Parameter Settings by Entity Instance
 94. scfifo Parameter Settings by Entity Instance
 95. altpll Parameter Settings by Entity Instance
 96. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 97. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 98. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 99. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
100. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
101. Port Connectivity Checks: "S5P4:w29"
102. Port Connectivity Checks: "S5P3:w28"
103. Port Connectivity Checks: "S5P2:w27"
104. Port Connectivity Checks: "S5P1:w26"
105. Port Connectivity Checks: "S5P0:w25"
106. Port Connectivity Checks: "S4P4:w24"
107. Port Connectivity Checks: "S4P3:w23"
108. Port Connectivity Checks: "S4P2:w22"
109. Port Connectivity Checks: "S4P1:w21"
110. Port Connectivity Checks: "S4P0:w20"
111. Port Connectivity Checks: "S3P4:w19"
112. Port Connectivity Checks: "S3P3:w18"
113. Port Connectivity Checks: "S3P2:w17"
114. Port Connectivity Checks: "S3P1:w16"
115. Port Connectivity Checks: "S3P0:w15"
116. Port Connectivity Checks: "S2P4:w14"
117. Port Connectivity Checks: "S2P3:w13"
118. Port Connectivity Checks: "S2P2:w12"
119. Port Connectivity Checks: "S2P1:w11"
120. Port Connectivity Checks: "S2P0:w10"
121. Port Connectivity Checks: "S1P4:w9"
122. Port Connectivity Checks: "S1P3:w8"
123. Port Connectivity Checks: "S1P2:w7"
124. Port Connectivity Checks: "S1P1:w6"
125. Port Connectivity Checks: "S1P0:w5"
126. Port Connectivity Checks: "S0P4:w4"
127. Port Connectivity Checks: "S0P3:w3"
128. Port Connectivity Checks: "S0P2:w2"
129. Port Connectivity Checks: "S0P1:w1"
130. Port Connectivity Checks: "S0P0:w0"
131. Post-Synthesis Netlist Statistics for Top Partition
132. Elapsed Time Per Partition
133. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 21 22:24:24 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; music                                       ;
; Top-level Entity Name           ; music                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 330                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,366,384                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; music              ; music              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; recordingv/S5P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.v                                  ;         ;
; recordingv/S5P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.v                                  ;         ;
; recordingv/S5P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.v                                  ;         ;
; recordingv/S5P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.v                                  ;         ;
; recordingv/S5P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.v                                  ;         ;
; recordingv/S4P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.v                                  ;         ;
; recordingv/S4P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.v                                  ;         ;
; recordingv/S4P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.v                                  ;         ;
; recordingv/S4P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.v                                  ;         ;
; recordingv/S4P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.v                                  ;         ;
; recordingv/S3P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.v                                  ;         ;
; recordingv/S3P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.v                                  ;         ;
; recordingv/S3P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.v                                  ;         ;
; recordingv/S3P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.v                                  ;         ;
; recordingv/S3P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.v                                  ;         ;
; recordingv/S2P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.v                                  ;         ;
; recordingv/S2P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.v                                  ;         ;
; recordingv/S2P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.v                                  ;         ;
; recordingv/S2P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.v                                  ;         ;
; recordingv/S2P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.v                                  ;         ;
; recordingv/S1P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.v                                  ;         ;
; recordingv/S1P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.v                                  ;         ;
; recordingv/S1P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.v                                  ;         ;
; recordingv/S1P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.v                                  ;         ;
; recordingv/S1P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.v                                  ;         ;
; recordingv/S0P4.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.v                                  ;         ;
; recordingv/S0P3.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.v                                  ;         ;
; recordingv/S0P2.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.v                                  ;         ;
; recordingv/S0P1.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.v                                  ;         ;
; recordingv/S0P0.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.v                                  ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/I2C_Controller.v                            ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v                                    ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; music.v                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v                                            ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;         ;
; aglobal180.inc                                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal180.inc                                                                                   ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                       ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                       ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;         ;
; db/altsyncram_rdp1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_rdp1.tdf                             ;         ;
; ../recordingv/S0P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.mif                                ;         ;
; db/decode_5la.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/decode_5la.tdf                                  ;         ;
; db/decode_u0a.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/decode_u0a.tdf                                  ;         ;
; db/mux_ifb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/mux_ifb.tdf                                     ;         ;
; db/altsyncram_sdp1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_sdp1.tdf                             ;         ;
; ../recordingv/S0P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.mif                                ;         ;
; db/altsyncram_tdp1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_tdp1.tdf                             ;         ;
; ../recordingv/S0P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.mif                                ;         ;
; db/altsyncram_udp1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_udp1.tdf                             ;         ;
; ../recordingv/S0P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.mif                                ;         ;
; db/altsyncram_vdp1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_vdp1.tdf                             ;         ;
; ../recordingv/S0P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.mif                                ;         ;
; db/altsyncram_0ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_0ep1.tdf                             ;         ;
; ../recordingv/S1P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.mif                                ;         ;
; db/altsyncram_1ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_1ep1.tdf                             ;         ;
; ../recordingv/S1P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.mif                                ;         ;
; db/altsyncram_2ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_2ep1.tdf                             ;         ;
; ../recordingv/S1P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.mif                                ;         ;
; db/altsyncram_3ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_3ep1.tdf                             ;         ;
; ../recordingv/S1P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.mif                                ;         ;
; db/altsyncram_4ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_4ep1.tdf                             ;         ;
; ../recordingv/S1P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.mif                                ;         ;
; db/altsyncram_5ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_5ep1.tdf                             ;         ;
; ../recordingv/S2P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.mif                                ;         ;
; db/altsyncram_6ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_6ep1.tdf                             ;         ;
; ../recordingv/S2P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.mif                                ;         ;
; db/altsyncram_7ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_7ep1.tdf                             ;         ;
; ../recordingv/S2P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.mif                                ;         ;
; db/altsyncram_8ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_8ep1.tdf                             ;         ;
; ../recordingv/S2P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.mif                                ;         ;
; db/altsyncram_9ep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_9ep1.tdf                             ;         ;
; ../recordingv/S2P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.mif                                ;         ;
; db/altsyncram_aep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_aep1.tdf                             ;         ;
; ../recordingv/S3P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.mif                                ;         ;
; db/altsyncram_bep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_bep1.tdf                             ;         ;
; ../recordingv/S3P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.mif                                ;         ;
; db/altsyncram_cep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_cep1.tdf                             ;         ;
; ../recordingv/S3P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.mif                                ;         ;
; db/altsyncram_dep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_dep1.tdf                             ;         ;
; ../recordingv/S3P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.mif                                ;         ;
; db/altsyncram_eep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_eep1.tdf                             ;         ;
; ../recordingv/S3P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.mif                                ;         ;
; db/altsyncram_fep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_fep1.tdf                             ;         ;
; ../recordingv/S4P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.mif                                ;         ;
; db/altsyncram_gep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_gep1.tdf                             ;         ;
; ../recordingv/S4P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.mif                                ;         ;
; db/altsyncram_hep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_hep1.tdf                             ;         ;
; ../recordingv/S4P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.mif                                ;         ;
; db/altsyncram_iep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_iep1.tdf                             ;         ;
; ../recordingv/S4P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.mif                                ;         ;
; db/altsyncram_jep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_jep1.tdf                             ;         ;
; ../recordingv/S4P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.mif                                ;         ;
; db/altsyncram_kep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_kep1.tdf                             ;         ;
; ../recordingv/S5P0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.mif                                ;         ;
; db/altsyncram_lep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_lep1.tdf                             ;         ;
; ../recordingv/S5P1.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.mif                                ;         ;
; db/altsyncram_mep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_mep1.tdf                             ;         ;
; ../recordingv/S5P2.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.mif                                ;         ;
; db/altsyncram_nep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_nep1.tdf                             ;         ;
; ../recordingv/S5P3.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.mif                                ;         ;
; db/altsyncram_oep1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_oep1.tdf                             ;         ;
; ../recordingv/S5P4.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.mif                                ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                                       ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                                    ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                     ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                     ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                                     ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                     ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_i2b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                                       ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                                                  ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/audio_clock_altpll.v                            ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 358            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 526            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 180            ;
;     -- 5 input functions                    ; 112            ;
;     -- 4 input functions                    ; 21             ;
;     -- <=3 input functions                  ; 210            ;
;                                             ;                ;
; Dedicated logic registers                   ; 330            ;
;                                             ;                ;
; I/O pins                                    ; 33             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1366384        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 701            ;
; Total fan-out                               ; 9904           ;
; Average fan-out                             ; 7.31           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                     ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |music                                                        ; 526 (163)           ; 330 (32)                  ; 1366384           ; 0          ; 33   ; 0            ; |music                                                                                                                                                                                                                                  ; music                           ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 265 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 107 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 46 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;    |S0P0:w0|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P0:w0                                                                                                                                                                                                                          ; S0P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P0:w0|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_rdp1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated                                                                                                                                                           ; altsyncram_rdp1                 ; work         ;
;    |S0P1:w1|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P1:w1                                                                                                                                                                                                                          ; S0P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P1:w1|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_sdp1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated                                                                                                                                                           ; altsyncram_sdp1                 ; work         ;
;    |S0P2:w2|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P2:w2                                                                                                                                                                                                                          ; S0P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P2:w2|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_tdp1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated                                                                                                                                                           ; altsyncram_tdp1                 ; work         ;
;    |S0P3:w3|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P3:w3                                                                                                                                                                                                                          ; S0P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P3:w3|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_udp1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated                                                                                                                                                           ; altsyncram_udp1                 ; work         ;
;    |S0P4:w4|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P4:w4                                                                                                                                                                                                                          ; S0P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P4:w4|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_vdp1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated                                                                                                                                                           ; altsyncram_vdp1                 ; work         ;
;    |S1P0:w5|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P0:w5                                                                                                                                                                                                                          ; S1P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P0:w5|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_0ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated                                                                                                                                                           ; altsyncram_0ep1                 ; work         ;
;    |S1P1:w6|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P1:w6                                                                                                                                                                                                                          ; S1P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P1:w6|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_1ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated                                                                                                                                                           ; altsyncram_1ep1                 ; work         ;
;    |S1P2:w7|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P2:w7                                                                                                                                                                                                                          ; S1P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P2:w7|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_2ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated                                                                                                                                                           ; altsyncram_2ep1                 ; work         ;
;    |S1P3:w8|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P3:w8                                                                                                                                                                                                                          ; S1P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P3:w8|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_3ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated                                                                                                                                                           ; altsyncram_3ep1                 ; work         ;
;    |S1P4:w9|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P4:w9                                                                                                                                                                                                                          ; S1P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P4:w9|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_4ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated                                                                                                                                                           ; altsyncram_4ep1                 ; work         ;
;    |S2P0:w10|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P0:w10                                                                                                                                                                                                                         ; S2P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P0:w10|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_5ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated                                                                                                                                                          ; altsyncram_5ep1                 ; work         ;
;    |S2P1:w11|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P1:w11                                                                                                                                                                                                                         ; S2P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P1:w11|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_6ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated                                                                                                                                                          ; altsyncram_6ep1                 ; work         ;
;    |S2P2:w12|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P2:w12                                                                                                                                                                                                                         ; S2P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P2:w12|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_7ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated                                                                                                                                                          ; altsyncram_7ep1                 ; work         ;
;    |S2P3:w13|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P3:w13                                                                                                                                                                                                                         ; S2P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P3:w13|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_8ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated                                                                                                                                                          ; altsyncram_8ep1                 ; work         ;
;    |S2P4:w14|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P4:w14                                                                                                                                                                                                                         ; S2P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P4:w14|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_9ep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated                                                                                                                                                          ; altsyncram_9ep1                 ; work         ;
;    |S3P0:w15|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P0:w15                                                                                                                                                                                                                         ; S3P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P0:w15|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_aep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated                                                                                                                                                          ; altsyncram_aep1                 ; work         ;
;    |S3P1:w16|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P1:w16                                                                                                                                                                                                                         ; S3P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P1:w16|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_bep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated                                                                                                                                                          ; altsyncram_bep1                 ; work         ;
;    |S3P2:w17|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P2:w17                                                                                                                                                                                                                         ; S3P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P2:w17|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_cep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated                                                                                                                                                          ; altsyncram_cep1                 ; work         ;
;    |S3P3:w18|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P3:w18                                                                                                                                                                                                                         ; S3P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P3:w18|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_dep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated                                                                                                                                                          ; altsyncram_dep1                 ; work         ;
;    |S3P4:w19|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P4:w19                                                                                                                                                                                                                         ; S3P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P4:w19|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_eep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated                                                                                                                                                          ; altsyncram_eep1                 ; work         ;
;    |S4P0:w20|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P0:w20                                                                                                                                                                                                                         ; S4P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P0:w20|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_fep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated                                                                                                                                                          ; altsyncram_fep1                 ; work         ;
;    |S4P1:w21|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P1:w21                                                                                                                                                                                                                         ; S4P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P1:w21|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_gep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated                                                                                                                                                          ; altsyncram_gep1                 ; work         ;
;    |S4P2:w22|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P2:w22                                                                                                                                                                                                                         ; S4P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P2:w22|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_hep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated                                                                                                                                                          ; altsyncram_hep1                 ; work         ;
;    |S4P3:w23|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P3:w23                                                                                                                                                                                                                         ; S4P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P3:w23|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_iep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated                                                                                                                                                          ; altsyncram_iep1                 ; work         ;
;    |S4P4:w24|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P4:w24                                                                                                                                                                                                                         ; S4P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P4:w24|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_jep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated                                                                                                                                                          ; altsyncram_jep1                 ; work         ;
;    |S5P0:w25|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P0:w25                                                                                                                                                                                                                         ; S5P0                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P0:w25|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_kep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated                                                                                                                                                          ; altsyncram_kep1                 ; work         ;
;    |S5P1:w26|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P1:w26                                                                                                                                                                                                                         ; S5P1                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P1:w26|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_lep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated                                                                                                                                                          ; altsyncram_lep1                 ; work         ;
;    |S5P2:w27|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P2:w27                                                                                                                                                                                                                         ; S5P2                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P2:w27|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_mep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated                                                                                                                                                          ; altsyncram_mep1                 ; work         ;
;    |S5P3:w28|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P3:w28                                                                                                                                                                                                                         ; S5P3                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P3:w28|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_nep1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated                                                                                                                                                          ; altsyncram_nep1                 ; work         ;
;    |S5P4:w29|                                                 ; 0 (0)               ; 1 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P4:w29                                                                                                                                                                                                                         ; S5P4                            ; work         ;
;       |altsyncram:altsyncram_component|                       ; 0 (0)               ; 1 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P4:w29|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;          |altsyncram_oep1:auto_generated|                     ; 0 (0)               ; 1 (1)                     ; 45000             ; 0          ; 0    ; 0            ; |music|S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated                                                                                                                                                          ; altsyncram_oep1                 ; work         ;
;    |avconf:avc|                                               ; 98 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |music|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |music|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                   ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                   ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                   ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                   ;
; S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S0P0.mif ;
; S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S0P1.mif ;
; S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S0P2.mif ;
; S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S0P3.mif ;
; S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S0P4.mif ;
; S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S1P0.mif ;
; S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S1P1.mif ;
; S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S1P2.mif ;
; S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S1P3.mif ;
; S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S1P4.mif ;
; S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S2P0.mif ;
; S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S2P1.mif ;
; S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S2P2.mif ;
; S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S2P3.mif ;
; S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S2P4.mif ;
; S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S3P0.mif ;
; S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S3P1.mif ;
; S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S3P2.mif ;
; S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S3P3.mif ;
; S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S3P4.mif ;
; S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S4P0.mif ;
; S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S4P1.mif ;
; S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S4P2.mif ;
; S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S4P3.mif ;
; S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S4P4.mif ;
; S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S5P0.mif ;
; S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S5P1.mif ;
; S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S5P2.mif ;
; S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S5P3.mif ;
; S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000 ; ../recordingv/S5P4.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |music|avconf:avc|mSetup_ST                       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; soundout[4]                                        ; Mux1                ; yes                    ;
; soundout[3]                                        ; Mux1                ; yes                    ;
; soundout[2]                                        ; Mux1                ; yes                    ;
; soundout[1]                                        ; Mux1                ; yes                    ;
; soundout[0]                                        ; Mux1                ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                                   ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; avconf:avc|mI2C_DATA[16,17,19,23]                                                        ; Stuck at GND due to stuck port data_in                                                               ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                             ; Stuck at GND due to stuck port data_in                                                               ;
; S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated|address_reg_a[0]  ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated|address_reg_a[0] ; Merged with S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated|address_reg_a[0] ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                   ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                      ;
; avconf:avc|mI2C_DATA[20,21]                                                              ; Merged with avconf:avc|mI2C_DATA[18]                                                                 ;
; avconf:avc|mSetup_ST~9                                                                   ; Lost fanout                                                                                          ;
; avconf:avc|mSetup_ST~10                                                                  ; Lost fanout                                                                                          ;
; Total Number of Removed Registers = 43                                                   ;                                                                                                      ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]    ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 330   ;
; Number of registers using Synchronous Clear  ; 214   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 205   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |music|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |music|avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                               ;
; 60:1               ; 5 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |music|Mux5                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S0P0:w0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S0P0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rdp1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S0P1:w1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S0P1.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_sdp1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S0P2:w2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S0P2.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_tdp1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S0P3:w3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S0P3.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_udp1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S0P4:w4|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S0P4.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_vdp1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1P0:w5|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S1P0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_0ep1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1P1:w6|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S1P1.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_1ep1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1P2:w7|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S1P2.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_2ep1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1P3:w8|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S1P3.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_3ep1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1P4:w9|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------+
; Parameter Name                     ; Value                  ; Type                   ;
+------------------------------------+------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                      ; Signed Integer         ;
; WIDTHAD_A                          ; 14                     ; Signed Integer         ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                ;
; WIDTH_B                            ; 1                      ; Untyped                ;
; WIDTHAD_B                          ; 1                      ; Untyped                ;
; NUMWORDS_B                         ; 1                      ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                ;
; BYTE_SIZE                          ; 8                      ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                ;
; INIT_FILE                          ; ../recordingv/S1P4.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_4ep1        ; Untyped                ;
+------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2P0:w10|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S2P0.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_5ep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2P1:w11|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S2P1.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6ep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2P2:w12|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S2P2.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_7ep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2P3:w13|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S2P3.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_8ep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2P4:w14|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S2P4.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9ep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S3P0:w15|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S3P0.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_aep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S3P1:w16|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S3P1.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S3P2:w17|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S3P2.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_cep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S3P3:w18|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S3P3.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_dep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S3P4:w19|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S3P4.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_eep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4P0:w20|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S4P0.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_fep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4P1:w21|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S4P1.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_gep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4P2:w22|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S4P2.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_hep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4P3:w23|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S4P3.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_iep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4P4:w24|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S4P4.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_jep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S5P0:w25|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S5P0.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_kep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S5P1:w26|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S5P1.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_lep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S5P2:w27|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S5P2.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_mep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S5P3:w28|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S5P3.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_nep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S5P4:w29|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 5                      ; Signed Integer          ;
; WIDTHAD_A                          ; 14                     ; Signed Integer          ;
; NUMWORDS_A                         ; 9000                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ../recordingv/S5P4.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_oep1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 30                                       ;
; Entity Instance                           ; S0P0:w0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S0P1:w1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S0P2:w2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S0P3:w3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S0P4:w4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S1P0:w5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S1P1:w6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S1P2:w7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S1P3:w8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S1P4:w9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S2P0:w10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S2P1:w11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S2P2:w12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S2P3:w13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S2P4:w14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S3P0:w15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S3P1:w16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S3P2:w17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S3P3:w18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S3P4:w19|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S4P0:w20|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S4P1:w21|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S4P2:w22|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S4P3:w23|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S4P4:w24|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S5P0:w25|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S5P1:w26|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S5P2:w27|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S5P3:w28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; S5P4:w29|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 5                                        ;
;     -- NUMWORDS_A                         ; 9000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"      ;
+------------------------+-------+----------+------------------------+
; Port                   ; Type  ; Severity ; Details                ;
+------------------------+-------+----------+------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected ;
+------------------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S5P4:w29"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S5P3:w28"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S5P2:w27"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S5P1:w26"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S5P0:w25"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4P4:w24"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4P3:w23"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4P2:w22"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4P1:w21"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4P0:w20"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S3P4:w19"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S3P3:w18"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S3P2:w17"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S3P1:w16"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S3P0:w15"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2P4:w14"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2P3:w13"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2P2:w12"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2P1:w11"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2P0:w10"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1P4:w9"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1P3:w8"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1P2:w7"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1P1:w6"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1P0:w5"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S0P4:w4"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S0P3:w3"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S0P2:w2"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S0P1:w1"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S0P0:w0"                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 330                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 161                         ;
;     SCLR              ; 37                          ;
;     plain             ; 53                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 526                         ;
;     arith             ; 158                         ;
;         1 data inputs ; 122                         ;
;         2 data inputs ; 36                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 365                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 112                         ;
;         6 data inputs ; 180                         ;
; boundary_port         ; 33                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 428                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 21 22:21:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s5p4.v
    Info (12023): Found entity 1: S5P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s5p3.v
    Info (12023): Found entity 1: S5P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s5p2.v
    Info (12023): Found entity 1: S5P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s5p1.v
    Info (12023): Found entity 1: S5P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s5p0.v
    Info (12023): Found entity 1: S5P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s4p4.v
    Info (12023): Found entity 1: S4P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s4p3.v
    Info (12023): Found entity 1: S4P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s4p2.v
    Info (12023): Found entity 1: S4P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s4p1.v
    Info (12023): Found entity 1: S4P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s4p0.v
    Info (12023): Found entity 1: S4P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s3p4.v
    Info (12023): Found entity 1: S3P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s3p3.v
    Info (12023): Found entity 1: S3P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s3p2.v
    Info (12023): Found entity 1: S3P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s3p1.v
    Info (12023): Found entity 1: S3P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s3p0.v
    Info (12023): Found entity 1: S3P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s2p4.v
    Info (12023): Found entity 1: S2P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s2p3.v
    Info (12023): Found entity 1: S2P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s2p2.v
    Info (12023): Found entity 1: S2P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s2p1.v
    Info (12023): Found entity 1: S2P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s2p0.v
    Info (12023): Found entity 1: S2P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s1p4.v
    Info (12023): Found entity 1: S1P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s1p3.v
    Info (12023): Found entity 1: S1P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s1p2.v
    Info (12023): Found entity 1: S1P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s1p1.v
    Info (12023): Found entity 1: S1P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s1p0.v
    Info (12023): Found entity 1: S1P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s0p4.v
    Info (12023): Found entity 1: S0P4 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s0p3.v
    Info (12023): Found entity 1: S0P3 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s0p2.v
    Info (12023): Found entity 1: S0P2 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s0p1.v
    Info (12023): Found entity 1: S0P1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file recordingv/s0p0.v
    Info (12023): Found entity 1: S0P0 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Warning (12125): Using design file music.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: music File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 1
Info (12127): Elaborating entity "music" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at music.v(94): truncated value with size 32 to match size of target (14) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 94
Warning (10270): Verilog HDL Case Statement warning at music.v(351): incomplete case statement has no default case item File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Warning (10240): Verilog HDL Always Construct warning at music.v(351): inferring latch(es) for variable "soundout", which holds its previous value in one or more paths through the always construct File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (10041): Inferred latch for "soundout[0]" at music.v(351) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (10041): Inferred latch for "soundout[1]" at music.v(351) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (10041): Inferred latch for "soundout[2]" at music.v(351) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (10041): Inferred latch for "soundout[3]" at music.v(351) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (10041): Inferred latch for "soundout[4]" at music.v(351) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
Info (12128): Elaborating entity "S0P0" for hierarchy "S0P0:w0" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "S0P0:w0|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S0P0:w0|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.v Line: 85
Info (12133): Instantiated megafunction "S0P0:w0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S0P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rdp1.tdf
    Info (12023): Found entity 1: altsyncram_rdp1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_rdp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_rdp1" for hierarchy "S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated|decode_5la:decode3" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_rdp1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated|decode_u0a:rden_decode" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_rdp1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "S0P0:w0|altsyncram:altsyncram_component|altsyncram_rdp1:auto_generated|mux_ifb:mux2" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_rdp1.tdf Line: 45
Info (12128): Elaborating entity "S0P1" for hierarchy "S0P1:w1" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "S0P1:w1|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S0P1:w1|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.v Line: 85
Info (12133): Instantiated megafunction "S0P1:w1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S0P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sdp1.tdf
    Info (12023): Found entity 1: altsyncram_sdp1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_sdp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_sdp1" for hierarchy "S0P1:w1|altsyncram:altsyncram_component|altsyncram_sdp1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P2" for hierarchy "S0P2:w2" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "S0P2:w2|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S0P2:w2|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.v Line: 85
Info (12133): Instantiated megafunction "S0P2:w2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S0P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdp1.tdf
    Info (12023): Found entity 1: altsyncram_tdp1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_tdp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_tdp1" for hierarchy "S0P2:w2|altsyncram:altsyncram_component|altsyncram_tdp1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P3" for hierarchy "S0P3:w3" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "S0P3:w3|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S0P3:w3|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.v Line: 85
Info (12133): Instantiated megafunction "S0P3:w3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S0P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udp1.tdf
    Info (12023): Found entity 1: altsyncram_udp1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_udp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_udp1" for hierarchy "S0P3:w3|altsyncram:altsyncram_component|altsyncram_udp1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P4" for hierarchy "S0P4:w4" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 170
Info (12128): Elaborating entity "altsyncram" for hierarchy "S0P4:w4|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S0P4:w4|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.v Line: 85
Info (12133): Instantiated megafunction "S0P4:w4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S0P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S0P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdp1.tdf
    Info (12023): Found entity 1: altsyncram_vdp1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_vdp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vdp1" for hierarchy "S0P4:w4|altsyncram:altsyncram_component|altsyncram_vdp1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P0" for hierarchy "S1P0:w5" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 177
Info (12128): Elaborating entity "altsyncram" for hierarchy "S1P0:w5|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S1P0:w5|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.v Line: 85
Info (12133): Instantiated megafunction "S1P0:w5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S1P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ep1.tdf
    Info (12023): Found entity 1: altsyncram_0ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_0ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_0ep1" for hierarchy "S1P0:w5|altsyncram:altsyncram_component|altsyncram_0ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P1" for hierarchy "S1P1:w6" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 184
Info (12128): Elaborating entity "altsyncram" for hierarchy "S1P1:w6|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S1P1:w6|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.v Line: 85
Info (12133): Instantiated megafunction "S1P1:w6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S1P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ep1.tdf
    Info (12023): Found entity 1: altsyncram_1ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_1ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_1ep1" for hierarchy "S1P1:w6|altsyncram:altsyncram_component|altsyncram_1ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P2" for hierarchy "S1P2:w7" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 191
Info (12128): Elaborating entity "altsyncram" for hierarchy "S1P2:w7|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S1P2:w7|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.v Line: 85
Info (12133): Instantiated megafunction "S1P2:w7|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S1P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ep1.tdf
    Info (12023): Found entity 1: altsyncram_2ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_2ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_2ep1" for hierarchy "S1P2:w7|altsyncram:altsyncram_component|altsyncram_2ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P3" for hierarchy "S1P3:w8" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 198
Info (12128): Elaborating entity "altsyncram" for hierarchy "S1P3:w8|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S1P3:w8|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.v Line: 85
Info (12133): Instantiated megafunction "S1P3:w8|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S1P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ep1.tdf
    Info (12023): Found entity 1: altsyncram_3ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_3ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3ep1" for hierarchy "S1P3:w8|altsyncram:altsyncram_component|altsyncram_3ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P4" for hierarchy "S1P4:w9" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "S1P4:w9|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S1P4:w9|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.v Line: 85
Info (12133): Instantiated megafunction "S1P4:w9|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S1P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S1P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ep1.tdf
    Info (12023): Found entity 1: altsyncram_4ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_4ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_4ep1" for hierarchy "S1P4:w9|altsyncram:altsyncram_component|altsyncram_4ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P0" for hierarchy "S2P0:w10" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 212
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2P0:w10|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S2P0:w10|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.v Line: 85
Info (12133): Instantiated megafunction "S2P0:w10|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S2P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ep1.tdf
    Info (12023): Found entity 1: altsyncram_5ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_5ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_5ep1" for hierarchy "S2P0:w10|altsyncram:altsyncram_component|altsyncram_5ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P1" for hierarchy "S2P1:w11" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 219
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2P1:w11|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S2P1:w11|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.v Line: 85
Info (12133): Instantiated megafunction "S2P1:w11|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S2P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ep1.tdf
    Info (12023): Found entity 1: altsyncram_6ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_6ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6ep1" for hierarchy "S2P1:w11|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P2" for hierarchy "S2P2:w12" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 226
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2P2:w12|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S2P2:w12|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.v Line: 85
Info (12133): Instantiated megafunction "S2P2:w12|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S2P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ep1.tdf
    Info (12023): Found entity 1: altsyncram_7ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_7ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_7ep1" for hierarchy "S2P2:w12|altsyncram:altsyncram_component|altsyncram_7ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P3" for hierarchy "S2P3:w13" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2P3:w13|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S2P3:w13|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.v Line: 85
Info (12133): Instantiated megafunction "S2P3:w13|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S2P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ep1.tdf
    Info (12023): Found entity 1: altsyncram_8ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_8ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_8ep1" for hierarchy "S2P3:w13|altsyncram:altsyncram_component|altsyncram_8ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P4" for hierarchy "S2P4:w14" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2P4:w14|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S2P4:w14|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.v Line: 85
Info (12133): Instantiated megafunction "S2P4:w14|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S2P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S2P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ep1.tdf
    Info (12023): Found entity 1: altsyncram_9ep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_9ep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9ep1" for hierarchy "S2P4:w14|altsyncram:altsyncram_component|altsyncram_9ep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P0" for hierarchy "S3P0:w15" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "S3P0:w15|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S3P0:w15|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.v Line: 85
Info (12133): Instantiated megafunction "S3P0:w15|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S3P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aep1.tdf
    Info (12023): Found entity 1: altsyncram_aep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_aep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_aep1" for hierarchy "S3P0:w15|altsyncram:altsyncram_component|altsyncram_aep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P1" for hierarchy "S3P1:w16" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 254
Info (12128): Elaborating entity "altsyncram" for hierarchy "S3P1:w16|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S3P1:w16|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.v Line: 85
Info (12133): Instantiated megafunction "S3P1:w16|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S3P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bep1.tdf
    Info (12023): Found entity 1: altsyncram_bep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_bep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bep1" for hierarchy "S3P1:w16|altsyncram:altsyncram_component|altsyncram_bep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P2" for hierarchy "S3P2:w17" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 261
Info (12128): Elaborating entity "altsyncram" for hierarchy "S3P2:w17|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S3P2:w17|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.v Line: 85
Info (12133): Instantiated megafunction "S3P2:w17|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S3P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cep1.tdf
    Info (12023): Found entity 1: altsyncram_cep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_cep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_cep1" for hierarchy "S3P2:w17|altsyncram:altsyncram_component|altsyncram_cep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P3" for hierarchy "S3P3:w18" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 268
Info (12128): Elaborating entity "altsyncram" for hierarchy "S3P3:w18|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S3P3:w18|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.v Line: 85
Info (12133): Instantiated megafunction "S3P3:w18|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S3P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dep1.tdf
    Info (12023): Found entity 1: altsyncram_dep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_dep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_dep1" for hierarchy "S3P3:w18|altsyncram:altsyncram_component|altsyncram_dep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P4" for hierarchy "S3P4:w19" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 275
Info (12128): Elaborating entity "altsyncram" for hierarchy "S3P4:w19|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S3P4:w19|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.v Line: 85
Info (12133): Instantiated megafunction "S3P4:w19|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S3P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S3P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eep1.tdf
    Info (12023): Found entity 1: altsyncram_eep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_eep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_eep1" for hierarchy "S3P4:w19|altsyncram:altsyncram_component|altsyncram_eep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P0" for hierarchy "S4P0:w20" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 282
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4P0:w20|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S4P0:w20|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.v Line: 85
Info (12133): Instantiated megafunction "S4P0:w20|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S4P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fep1.tdf
    Info (12023): Found entity 1: altsyncram_fep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_fep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fep1" for hierarchy "S4P0:w20|altsyncram:altsyncram_component|altsyncram_fep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P1" for hierarchy "S4P1:w21" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 289
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4P1:w21|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S4P1:w21|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.v Line: 85
Info (12133): Instantiated megafunction "S4P1:w21|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S4P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gep1.tdf
    Info (12023): Found entity 1: altsyncram_gep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_gep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_gep1" for hierarchy "S4P1:w21|altsyncram:altsyncram_component|altsyncram_gep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P2" for hierarchy "S4P2:w22" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4P2:w22|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S4P2:w22|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.v Line: 85
Info (12133): Instantiated megafunction "S4P2:w22|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S4P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hep1.tdf
    Info (12023): Found entity 1: altsyncram_hep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_hep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hep1" for hierarchy "S4P2:w22|altsyncram:altsyncram_component|altsyncram_hep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P3" for hierarchy "S4P3:w23" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 303
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4P3:w23|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S4P3:w23|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.v Line: 85
Info (12133): Instantiated megafunction "S4P3:w23|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S4P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iep1.tdf
    Info (12023): Found entity 1: altsyncram_iep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_iep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_iep1" for hierarchy "S4P3:w23|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P4" for hierarchy "S4P4:w24" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 310
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4P4:w24|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S4P4:w24|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.v Line: 85
Info (12133): Instantiated megafunction "S4P4:w24|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S4P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S4P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jep1.tdf
    Info (12023): Found entity 1: altsyncram_jep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_jep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_jep1" for hierarchy "S4P4:w24|altsyncram:altsyncram_component|altsyncram_jep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P0" for hierarchy "S5P0:w25" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 317
Info (12128): Elaborating entity "altsyncram" for hierarchy "S5P0:w25|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "S5P0:w25|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.v Line: 85
Info (12133): Instantiated megafunction "S5P0:w25|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S5P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kep1.tdf
    Info (12023): Found entity 1: altsyncram_kep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_kep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_kep1" for hierarchy "S5P0:w25|altsyncram:altsyncram_component|altsyncram_kep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P1" for hierarchy "S5P1:w26" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 324
Info (12128): Elaborating entity "altsyncram" for hierarchy "S5P1:w26|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "S5P1:w26|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.v Line: 85
Info (12133): Instantiated megafunction "S5P1:w26|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S5P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lep1.tdf
    Info (12023): Found entity 1: altsyncram_lep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_lep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lep1" for hierarchy "S5P1:w26|altsyncram:altsyncram_component|altsyncram_lep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P2" for hierarchy "S5P2:w27" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 331
Info (12128): Elaborating entity "altsyncram" for hierarchy "S5P2:w27|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "S5P2:w27|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.v Line: 85
Info (12133): Instantiated megafunction "S5P2:w27|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S5P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mep1.tdf
    Info (12023): Found entity 1: altsyncram_mep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_mep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_mep1" for hierarchy "S5P2:w27|altsyncram:altsyncram_component|altsyncram_mep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P3" for hierarchy "S5P3:w28" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 338
Info (12128): Elaborating entity "altsyncram" for hierarchy "S5P3:w28|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "S5P3:w28|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.v Line: 85
Info (12133): Instantiated megafunction "S5P3:w28|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S5P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nep1.tdf
    Info (12023): Found entity 1: altsyncram_nep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_nep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_nep1" for hierarchy "S5P3:w28|altsyncram:altsyncram_component|altsyncram_nep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P4" for hierarchy "S5P4:w29" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 345
Info (12128): Elaborating entity "altsyncram" for hierarchy "S5P4:w29|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "S5P4:w29|altsyncram:altsyncram_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.v Line: 85
Info (12133): Instantiated megafunction "S5P4:w29|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/recordingv/S5P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../recordingv/S5P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oep1.tdf
    Info (12023): Found entity 1: altsyncram_oep1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_oep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_oep1" for hierarchy "S5P4:w29|altsyncram:altsyncram_component|altsyncram_oep1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 434
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 441
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/I2C_Controller.v Line: 91
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/avconf/avconf.v Line: 131
Warning (12241): 31 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch soundout[4] has unsafe behavior File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5] File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Warning (13012): Latch soundout[3] has unsafe behavior File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5] File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Warning (13012): Latch soundout[2] has unsafe behavior File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5] File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Warning (13012): Latch soundout[1] has unsafe behavior File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5] File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Warning (13012): Latch soundout[0] has unsafe behavior File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 351
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5] File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 34
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/final Project/music/music.v Line: 35
Info (21057): Implemented 1051 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 589 logic cells
    Info (21064): Implemented 428 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Wed Nov 21 22:24:24 2018
    Info: Elapsed time: 00:02:59
    Info: Total CPU time (on all processors): 00:03:21


