// Seed: 1698138932
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    input tri id_8,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    input wor id_12,
    inout wire id_13,
    input wire id_14,
    input tri0 id_15,
    output supply1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    input uwire id_19,
    output uwire id_20,
    input uwire id_21,
    input wor id_22,
    input wor id_23,
    input uwire id_24,
    input uwire id_25
);
  assign id_2 = !id_18;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5
  );
endmodule
