Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 11.7.0.113)
Date: Tue Jan 12 11:27:24 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                6.878                                                                           
Frequency (MHz):            145.391                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                10.545                                                                          
Frequency (MHz):            94.832                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        -0.532                                                                          
External Hold (ns):         0.845                                                                           
Min Clock-To-Out (ns):      8.037                                                                           
Max Clock-To-Out (ns):      19.317                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                8.639                                                                           
Frequency (MHz):            115.754                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                2.875                                                                           
Frequency (MHz):            347.826                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                5.908                                                                           
Frequency (MHz):            169.262                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.522                                                                           
Frequency (MHz):            396.511                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.812                                                                           
Frequency (MHz):            355.619                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                18.402                                                                          
Frequency (MHz):            54.342                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.522                                                                           
Frequency (MHz):            396.511                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.548                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.672                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.878                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.473                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.609                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.815                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.459                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.583                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.789                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  Delay (ns):                  6.292                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.416                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.622                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  6.059                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.161                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.389                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[4]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D
  data required time                             N/C       
  data arrival time                          -   10.672    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.252          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.252                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  2.626                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.646          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  3.272                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  3.588                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1:YR (r)
               +     0.536          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_YR
  4.124                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[4]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.232                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[4]:Q (f)
               +     0.998          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[4]
  5.230                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBIi01_0_a2_1_a2_0:B (f)
               +     0.099          cell: ADLIB:CFG4
  5.329                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBIi01_0_a2_1_a2_0:Y (r)
               +     0.878          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1827
  6.207                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_a2_0_0[15]:B (r)
               +     0.074          cell: ADLIB:CFG3
  6.281                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_a2_0_0[15]:Y (r)
               +     1.052          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_a2_0[15]
  7.333                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]:B (r)
               +     0.282          cell: ADLIB:CFG4
  7.615                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]:Y (r)
               +     0.241          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[15]
  7.856                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]:B (r)
               +     0.191          cell: ADLIB:CFG4
  8.047                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]:Y (r)
               +     0.665          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[15]
  8.712                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]:B (r)
               +     0.074          cell: ADLIB:CFG3
  8.786                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]:Y (r)
               +     0.797          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_2[15]
  9.583                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]:B (r)
               +     0.202          cell: ADLIB:CFG4
  9.785                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]:Y (r)
               +     0.612          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[15]
  10.397                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[15]:D (r)
               +     0.202          cell: ADLIB:CFG4
  10.599                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[15]:Y (r)
               +     0.073          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[15]
  10.672                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D (r)
                                    
  10.672                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.252          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.639          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:YR (r)
               +     0.467          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[15]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
  Delay (ns):                  9.776                                                                           
  Slack (ns):                  9.455                                                                           
  Arrival (ns):                18.586                                                                          
  Required (ns):               28.041                                                                          
  Setup (ns):                  0.931                                                                           
  Minimum Period (ns):         10.545                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[0]
  Delay (ns):                  9.849                                                                           
  Slack (ns):                  9.457                                                                           
  Arrival (ns):                18.664                                                                          
  Required (ns):               28.121                                                                          
  Setup (ns):                  0.851                                                                           
  Minimum Period (ns):         10.543                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[3]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
  Delay (ns):                  9.740                                                                           
  Slack (ns):                  9.487                                                                           
  Arrival (ns):                18.554                                                                          
  Required (ns):               28.041                                                                          
  Setup (ns):                  0.931                                                                           
  Minimum Period (ns):         10.513                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBioOl:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
  Delay (ns):                  9.730                                                                           
  Slack (ns):                  9.513                                                                           
  Arrival (ns):                18.528                                                                          
  Required (ns):               28.041                                                                          
  Setup (ns):                  0.931                                                                           
  Minimum Period (ns):         10.487                                                                          

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[2]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
  Delay (ns):                  9.647                                                                           
  Slack (ns):                  9.580                                                                           
  Arrival (ns):                18.461                                                                          
  Required (ns):               28.041                                                                          
  Setup (ns):                  0.931                                                                           
  Minimum Period (ns):         10.420                                                                          


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
  data required time                             28.041    
  data arrival time                          -   18.586    
  slack                                          9.455     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.626          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.958                        FCCC_0/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.316          cell: ADLIB:RGB
  8.274                        FCCC_0/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.536          net: FCCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  8.810                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.918                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:Q (f)
               +     0.892          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoi1[7]
  9.810                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBlolI_0_a2_0_0_a2_0:A (f)
               +     0.315          cell: ADLIB:CFG4
  10.125                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBlolI_0_a2_0_0_a2_0:Y (r)
               +     0.631          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II_inst_1/N_711
  10.756                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBO1i_1_0_a2_5[13]:B (r)
               +     0.158          cell: ADLIB:CFG4
  10.914                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBO1i_1_0_a2_5[13]:Y (r)
               +     0.225          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/N_119
  11.139                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBlilI_0_a2_0_a2:A (r)
               +     0.074          cell: ADLIB:CFG2
  11.213                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi1II/CORETSE_AHBlilI_0_a2_0_a2:Y (r)
               +     0.993          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBlilI
  12.206                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_5[16]:B (r)
               +     0.158          cell: ADLIB:CFG4
  12.364                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_5[16]:Y (r)
               +     1.070          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_5[16]
  13.434                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[16]:C (r)
               +     0.202          cell: ADLIB:CFG3
  13.636                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[16]:Y (r)
               +     0.361          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[16]
  13.997                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_15[16]:D (r)
               +     0.074          cell: ADLIB:CFG4
  14.071                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_15[16]:Y (r)
               +     0.991          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_15[16]
  15.062                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_19[16]:A (r)
               +     0.158          cell: ADLIB:CFG4
  15.220                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_19[16]:Y (r)
               +     0.887          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_19[16]
  16.107                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un9_CORETSE_AHBIiOl[16]:D (r)
               +     0.202          cell: ADLIB:CFG4
  16.309                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un9_CORETSE_AHBIiOl[16]:Y (r)
               +     0.090          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un9_CORETSE_AHBIiOl[16]
  16.399                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[16]:C (r)
               +     0.074          cell: ADLIB:CFG4
  16.473                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[16]:Y (r)
               +     0.227          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIol0[16]
  16.700                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBlO1i/CoreAHBLite_0_AHBmslave3_HRDATA_m[16]:B (r)
               +     0.158          cell: ADLIB:CFG4
  16.858                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBlO1i/CoreAHBLite_0_AHBmslave3_HRDATA_m[16]:Y (r)
               +     1.519          net: CoreAHBLite_0_AHBmslave3_HRDATA_m[16]
  18.377                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  18.586                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB (r)
               +     0.000          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/F_HM0_RDATA_net[16]
  18.586                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16] (r)
                                    
  18.586                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.961                       FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  28.277                       FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  28.684                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  28.893                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.079          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  28.972                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               -     0.931          Library setup time: ADLIB:MSS_075_IP
  28.041                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[16]
                                    
  28.041                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  7.857                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                7.857                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         -0.532                                                                          


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   7.857     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     2.897          net: BIBUF_0_Y
  5.537                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:B (f)
               +     0.087          cell: ADLIB:CFG4
  5.624                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     2.071          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  7.695                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.087          cell: ADLIB:CFG4
  7.782                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  7.857                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  7.857                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
               +     0.172          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.536          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB20:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB20:YR (r)
               +     0.469          net: FCCC_0/GL0_INST/U0_RGB1_RGB20_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.333                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.317                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.317                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBI11:CLK
  To:                          PHY_MDIO
  Delay (ns):                  10.445                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.236                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.236                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.169                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.153                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.153                                                                          

Path 4
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.015                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                18.999                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.999                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_6_M2F
  Delay (ns):                  9.892                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                18.876                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.876                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_7_M2F
  data required time                             N/C       
  data arrival time                          -   19.317    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.961                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.277                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  8.684                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  8.893                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  8.984                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.423          cell: ADLIB:MSS_075_IP
  10.407                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SS0_MGPIO7A_H2F_B (f)
               +     5.901          net: GPIO_7_M2F_c
  16.308                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  16.651                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_7_M2F_obuf/U0/DOUT
  16.651                       GPIO_7_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  19.317                       GPIO_7_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_7_M2F
  19.317                       GPIO_7_M2F (f)
                                    
  19.317                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
                                    
  N/C                          GPIO_7_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[2]:ALn
  Delay (ns):                  6.737                                                                           
  Slack (ns):                  12.852                                                                          
  Arrival (ns):                15.524                                                                          
  Required (ns):               28.376                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.148                                                                           
  Skew (ns):                   0.058                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[12]:ALn
  Delay (ns):                  6.737                                                                           
  Slack (ns):                  12.852                                                                          
  Arrival (ns):                15.524                                                                          
  Required (ns):               28.376                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.148                                                                           
  Skew (ns):                   0.058                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[11]:ALn
  Delay (ns):                  6.737                                                                           
  Slack (ns):                  12.852                                                                          
  Arrival (ns):                15.524                                                                          
  Required (ns):               28.376                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.148                                                                           
  Skew (ns):                   0.058                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[1]:ALn
  Delay (ns):                  6.737                                                                           
  Slack (ns):                  12.852                                                                          
  Arrival (ns):                15.524                                                                          
  Required (ns):               28.376                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.148                                                                           
  Skew (ns):                   0.058                                                                           

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[3]:ALn
  Delay (ns):                  6.737                                                                           
  Slack (ns):                  12.852                                                                          
  Arrival (ns):                15.524                                                                          
  Required (ns):               28.376                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.148                                                                           
  Skew (ns):                   0.058                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[2]:ALn
  data required time                             28.376    
  data arrival time                          -   15.524    
  slack                                          12.852    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.627          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.959                        FCCC_0/GL0_INST/U0_RGB1_RGB27:An (f)
               +     0.316          cell: ADLIB:RGB
  8.275                        FCCC_0/GL0_INST/U0_RGB1_RGB27:YR (r)
               +     0.512          net: FCCC_0/GL0_INST/U0_RGB1_RGB27_rgbr_net_1
  8.787                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  8.879                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     4.746          net: CoreResetP_0/MSS_HPMS_READY_int
  13.625                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF:An (f)
               +     0.374          cell: ADLIB:GBM
  13.999                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF:YWn (f)
               +     0.638          net: CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_YWn
  14.637                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  14.953                       CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB1:YR (r)
               +     0.571          net: CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1_RGB1_rgbr_net_1
  15.524                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[2]:ALn (r)
                                    
  15.524                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  27.331                       FCCC_0/GL0_INST:YWn (f)
               +     0.617          net: FCCC_0/GL0_INST/U0_YWn
  27.948                       FCCC_0/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  28.264                       FCCC_0/GL0_INST/U0_RGB1_RGB2:YR (r)
               +     0.465          net: FCCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1
  28.729                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.376                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBI1li/CORETSE_AHBoi0i/CORETSE_AHBoo0i[2]:ALn
                                    
  28.376                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

Path 1
  From:                        CoreConfigP_0/control_reg_1[1]:CLK
  To:                          CoreResetP_0/CONFIG2_DONE_q1:D
  Delay (ns):                  0.609                                                                           
  Slack (ns):                  22.586                                                                          
  Arrival (ns):                5.883                                                                           
  Required (ns):               28.469                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreConfigP_0/control_reg_1[0]:CLK
  To:                          CoreResetP_0/CONFIG1_DONE_q1:D
  Delay (ns):                  0.620                                                                           
  Slack (ns):                  22.588                                                                          
  Arrival (ns):                5.882                                                                           
  Required (ns):               28.470                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreConfigP_0/control_reg_1[1]:CLK
  To: CoreResetP_0/CONFIG2_DONE_q1:D
  data required time                             28.469    
  data arrival time                          -   5.883     
  slack                                          22.586    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.442          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.442                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.816                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.618          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.434                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  4.750                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:YR (r)
               +     0.524          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0_rgbr_net_1
  5.274                        CoreConfigP_0/control_reg_1[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.361                        CoreConfigP_0/control_reg_1[1]:Q (r)
               +     0.522          net: CoreConfigP_0_CONFIG2_DONE
  5.883                        CoreResetP_0/CONFIG2_DONE_q1:D (r)
                                    
  5.883                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.630          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.962                       FCCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.316          cell: ADLIB:RGB
  28.278                       FCCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.445          net: FCCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  28.723                       CoreResetP_0/CONFIG2_DONE_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.469                       CoreResetP_0/CONFIG2_DONE_q1:D
                                    
  28.469                       data required time


END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.327                                                                           
  Slack (ns):                  7.361                                                                           
  Arrival (ns):                16.104                                                                          
  Required (ns):               23.465                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.639                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.147                                                                           
  Slack (ns):                  7.515                                                                           
  Arrival (ns):                15.950                                                                          
  Required (ns):               23.465                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.485                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.959                                                                           
  Slack (ns):                  7.713                                                                           
  Arrival (ns):                15.752                                                                          
  Required (ns):               23.465                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.287                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBlIlOI[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.949                                                                           
  Slack (ns):                  7.714                                                                           
  Arrival (ns):                15.751                                                                          
  Required (ns):               23.465                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.286                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[11]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.934                                                                           
  Slack (ns):                  7.738                                                                           
  Arrival (ns):                15.727                                                                          
  Required (ns):               23.465                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.262                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  data required time                             23.465    
  data arrival time                          -   16.104    
  slack                                          7.361     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.619          net: FCCC_1/GL0_INST/U0_YWn
  6.953                        FCCC_1/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  7.269                        FCCC_1/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.508          net: FCCC_1/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  7.777                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.864                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:Q (r)
               +     0.726          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBIOlOI
  8.590                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[1]:B (r)
               +     0.225          cell: ADLIB:CFG3
  8.815                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[1]:Y (f)
               +     0.253          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11[1]
  9.068                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:C (f)
               +     0.221          cell: ADLIB:CFG3
  9.289                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBO1OoI.m3:Y (r)
               +     0.233          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m3
  9.522                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:B (r)
               +     0.202          cell: ADLIB:CFG4
  9.724                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:Y (r)
               +     0.655          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/i5_mux
  10.379                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:B (r)
               +     0.168          cell: ADLIB:CFG4
  10.547                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:Y (r)
               +     0.769          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_322
  11.316                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:D (r)
               +     0.202          cell: ADLIB:CFG4
  11.518                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:Y (r)
               +     0.644          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_294
  12.162                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:C (r)
               +     0.168          cell: ADLIB:CFG4
  12.330                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:Y (r)
               +     0.221          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0
  12.551                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:D (r)
               +     0.072          cell: ADLIB:CFG4
  12.623                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:Y (r)
               +     0.612          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI
  13.235                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:D (r)
               +     0.074          cell: ADLIB:CFG4
  13.309                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:Y (r)
               +     0.531          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4
  13.840                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:C (r)
               +     0.072          cell: ADLIB:CFG4
  13.912                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:Y (r)
               +     0.627          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI
  14.539                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:C (r)
               +     0.225          cell: ADLIB:CFG4
  14.764                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:Y (f)
               +     0.221          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_0
  14.985                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:D (f)
               +     0.209          cell: ADLIB:CFG4
  15.194                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:Y (f)
               +     0.611          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_1
  15.805                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:A (f)
               +     0.234          cell: ADLIB:CFG2
  16.039                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:Y (r)
               +     0.065          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_N_4_8_i_0
  16.104                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D (r)
                                    
  16.104                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.335                       FCCC_1/GL0_INST:YEn (f)
               +     0.615          net: FCCC_1/GL0_INST/U0_YWn_GEast
  22.950                       FCCC_1/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  23.267                       FCCC_1/GL0_INST/U0_RGB1_RGB5:YL (r)
               +     0.452          net: FCCC_1/GL0_INST/U0_RGB1_RGB5_rgbl_net_1
  23.719                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.465                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
                                    
  23.465                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
  Delay (ns):                  4.085                                                                           
  Slack (ns):                  11.515                                                                          
  Arrival (ns):                11.854                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.485                                                                           
  Skew (ns):                   0.047                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[22]:ALn
  Delay (ns):                  4.085                                                                           
  Slack (ns):                  11.515                                                                          
  Arrival (ns):                11.854                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.485                                                                           
  Skew (ns):                   0.047                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[3]:ALn
  Delay (ns):                  4.085                                                                           
  Slack (ns):                  11.515                                                                          
  Arrival (ns):                11.854                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.485                                                                           
  Skew (ns):                   0.047                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[5]:ALn
  Delay (ns):                  4.085                                                                           
  Slack (ns):                  11.515                                                                          
  Arrival (ns):                11.854                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.485                                                                           
  Skew (ns):                   0.047                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[21]:ALn
  Delay (ns):                  4.085                                                                           
  Slack (ns):                  11.515                                                                          
  Arrival (ns):                11.854                                                                          
  Required (ns):               23.369                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.485                                                                           
  Skew (ns):                   0.047                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
  data required time                             23.369    
  data arrival time                          -   11.854    
  slack                                          11.515    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.624          net: FCCC_1/GL0_INST/U0_YWn
  6.958                        FCCC_1/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  7.274                        FCCC_1/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.495          net: FCCC_1/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  7.769                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.877                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  7.931                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.246                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.723          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  9.969                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  10.343                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.632          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  10.975                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  11.291                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:YR (r)
               +     0.563          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6_rgbr_net_1
  11.854                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn (r)
                                    
  11.854                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.616          net: FCCC_1/GL0_INST/U0_YWn
  22.950                       FCCC_1/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  23.266                       FCCC_1/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.456          net: FCCC_1/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  23.722                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.369                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
                                    
  23.369                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
  Delay (ns):                  7.780                                                                           
  Slack (ns):                  -5.198                                                                          
  Arrival (ns):                16.567                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[22]:ALn
  Delay (ns):                  7.780                                                                           
  Slack (ns):                  -5.198                                                                          
  Arrival (ns):                16.567                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[3]:ALn
  Delay (ns):                  7.780                                                                           
  Slack (ns):                  -5.198                                                                          
  Arrival (ns):                16.567                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[5]:ALn
  Delay (ns):                  7.780                                                                           
  Slack (ns):                  -5.198                                                                          
  Arrival (ns):                16.567                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[21]:ALn
  Delay (ns):                  7.780                                                                           
  Slack (ns):                  -5.198                                                                          
  Arrival (ns):                16.567                                                                          
  Required (ns):               11.369                                                                          
  Setup (ns):                                                                                                  


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
  data required time                             11.369    
  data arrival time                          -   16.567    
  slack                                          -5.198    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.627          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.959                        FCCC_0/GL0_INST/U0_RGB1_RGB27:An (f)
               +     0.316          cell: ADLIB:RGB
  8.275                        FCCC_0/GL0_INST/U0_RGB1_RGB27:YR (r)
               +     0.512          net: FCCC_0/GL0_INST/U0_RGB1_RGB27_rgbr_net_1
  8.787                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  8.879                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     4.006          net: CoreResetP_0/MSS_HPMS_READY_int
  12.885                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:A (r)
               +     0.074          cell: ADLIB:CFG4
  12.959                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.723          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  14.682                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  15.056                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.632          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  15.688                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  16.004                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6:YR (r)
               +     0.563          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB6_rgbr_net_1
  16.567                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn (r)
                                    
  16.567                       data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        FCCC_1/GL0
               +     0.000          Clock source
  4.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  9.959                        
               +     0.198          net: FCCC_1/GL0_net
  10.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.616          net: FCCC_1/GL0_INST/U0_YWn
  10.950                       FCCC_1/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  11.266                       FCCC_1/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.456          net: FCCC_1/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  11.722                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  11.369                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOii0[2]:ALn
                                    
  11.369                       data required time


END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  9.417                                                                           
  Slack (ns):                  6.154                                                                           
  Arrival (ns):                9.417                                                                           
  Required (ns):               15.571                                                                          
  Setup (ns):                  0.174                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  8.840                                                                           
  Slack (ns):                  6.643                                                                           
  Arrival (ns):                8.840                                                                           
  Required (ns):               15.483                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  8.792                                                                           
  Slack (ns):                  6.683                                                                           
  Arrival (ns):                8.792                                                                           
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  8.624                                                                           
  Slack (ns):                  6.851                                                                           
  Arrival (ns):                8.624                                                                           
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[19]:D
  Delay (ns):                  8.547                                                                           
  Slack (ns):                  6.946                                                                           
  Arrival (ns):                8.547                                                                           
  Required (ns):               15.493                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  data required time                             15.571    
  data arrival time                          -   9.417     
  slack                                          6.154     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.137          cell: ADLIB:SERDESIF_075_IP
  0.137                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[36] (f)
               +     3.270          net: SERDES_IF2_0_EPCS_3_RX_DATA[6]
  3.407                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  3.494                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST_net
  3.698                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.070                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net5
  4.371                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.743                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net4
  4.947                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.319                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net3
  5.619                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.991                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net2
  6.195                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.567                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net1
  6.868                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.240                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net0
  7.445                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.817                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:Y (f)
               +     0.814          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net
  8.631                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:B (f)
               +     0.179          cell: ADLIB:CFG3
  8.810                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:Y (f)
               +     0.607          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]
  9.417                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D (f)
                                    
  9.417                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.634          net: FCCC_1/GL0_INST/U0_YWn
  14.968                       FCCC_1/GL0_INST/U0_RGB1_RGB22:An (f)
               +     0.316          cell: ADLIB:RGB
  15.284                       FCCC_1/GL0_INST/U0_RGB1_RGB22:YR (r)
               +     0.461          net: FCCC_1/GL0_INST/U0_RGB1_RGB22_rgbr_net_1
  15.745                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.571                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
                                    
  15.571                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  3.119                                                                           
  Slack (ns):                  4.504                                                                           
  Arrival (ns):                10.971                                                                          
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  3.062                                                                           
  Slack (ns):                  4.571                                                                           
  Arrival (ns):                10.904                                                                          
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  3.034                                                                           
  Slack (ns):                  4.597                                                                           
  Arrival (ns):                10.878                                                                          
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[13]:D
  Delay (ns):                  2.963                                                                           
  Slack (ns):                  4.670                                                                           
  Arrival (ns):                10.815                                                                          
  Required (ns):               15.485                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  2.887                                                                           
  Slack (ns):                  4.752                                                                           
  Arrival (ns):                10.731                                                                          
  Required (ns):               15.483                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  data required time                             15.475    
  data arrival time                          -   10.971    
  slack                                          4.504     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.626          net: FCCC_2/GL0_INST/U0_YWn
  7.030                        FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  7.346                        FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.506          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.852                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.939                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:Q (r)
               +     0.615          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[4]
  8.554                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[4]:D (r)
               +     0.158          cell: ADLIB:CFG4
  8.712                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[4]:Y (r)
               +     1.876          net: CORETSE_AHB_0_TCG[4]
  10.588                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]:A (r)
               +     0.074          cell: ADLIB:CFG3
  10.662                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]:Y (r)
               +     0.309          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]
  10.971                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D (r)
                                    
  10.971                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.634          net: FCCC_1/GL0_INST/U0_YWn
  14.968                       FCCC_1/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.316          cell: ADLIB:RGB
  15.284                       FCCC_1/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.445          net: FCCC_1/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  15.729                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.475                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
                                    
  15.475                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  15.204                                                                          
  Arrival (ns):                8.260                                                                           
  Required (ns):               23.464                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.796                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             23.464    
  data arrival time                          -   8.260     
  slack                                          15.204    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.597          net: FCCC_1/GL1_INST/U0_YWn
  6.962                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.278                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.515          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.793                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.880                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.380          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  8.260                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  8.260                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.597          net: FCCC_1/GL1_INST/U0_YWn
  22.962                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.278                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.440          net: FCCC_1/GL1_INST/U0_RGB1_YR
  23.718                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.464                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  23.464                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  Delay (ns):                  2.475                                                                           
  Slack (ns):                  13.125                                                                          
  Arrival (ns):                10.259                                                                          
  Required (ns):               23.384                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.875                                                                           
  Skew (ns):                   0.046                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:ALn
  Delay (ns):                  2.475                                                                           
  Slack (ns):                  13.125                                                                          
  Arrival (ns):                10.259                                                                          
  Required (ns):               23.384                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.875                                                                           
  Skew (ns):                   0.046                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:ALn
  Delay (ns):                  2.475                                                                           
  Slack (ns):                  13.125                                                                          
  Arrival (ns):                10.259                                                                          
  Required (ns):               23.384                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.875                                                                           
  Skew (ns):                   0.046                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn
  Delay (ns):                  2.475                                                                           
  Slack (ns):                  13.133                                                                          
  Arrival (ns):                10.259                                                                          
  Required (ns):               23.392                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.867                                                                           
  Skew (ns):                   0.038                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:ALn
  Delay (ns):                  2.195                                                                           
  Slack (ns):                  13.400                                                                          
  Arrival (ns):                9.979                                                                           
  Required (ns):               23.379                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.600                                                                           
  Skew (ns):                   0.052                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  data required time                             23.384    
  data arrival time                          -   10.259    
  slack                                          13.125    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.597          net: FCCC_1/GL1_INST/U0_YWn
  6.962                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.278                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.506          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.784                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.892                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  7.945                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.260                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     1.999          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  10.259                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn (r)
                                    
  10.259                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.618          net: FCCC_1/GL1_INST/U0_YWn
  22.983                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  23.299                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.439          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  23.738                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  23.384                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
                                    
  23.384                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D
  Delay (ns):                  8.958                                                                           
  Slack (ns):                  6.525                                                                           
  Arrival (ns):                8.958                                                                           
  Required (ns):               15.483                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:D
  Delay (ns):                  8.882                                                                           
  Slack (ns):                  6.691                                                                           
  Arrival (ns):                8.882                                                                           
  Required (ns):               15.573                                                                          
  Setup (ns):                  0.165                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  8.624                                                                           
  Slack (ns):                  6.861                                                                           
  Arrival (ns):                8.624                                                                           
  Required (ns):               15.485                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  Delay (ns):                  8.611                                                                           
  Slack (ns):                  6.864                                                                           
  Arrival (ns):                8.611                                                                           
  Required (ns):               15.475                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  8.563                                                                           
  Slack (ns):                  6.915                                                                           
  Arrival (ns):                8.563                                                                           
  Required (ns):               15.478                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D
  data required time                             15.483    
  data arrival time                          -   8.958     
  slack                                          6.525     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.429          cell: ADLIB:SERDESIF_075_IP
  0.429                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[30] (r)
               +     2.992          net: SERDES_IF2_0_EPCS_3_RX_DATA[0]
  3.421                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1A_TEST:A (r)
               +     0.074          cell: ADLIB:CFG1A_TEST
  3.495                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1A_TEST:Y (r)
               +     0.193          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1A_TEST_net
  3.688                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST5:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  4.033                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST5:Y (r)
               +     0.306          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net5
  4.339                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST4:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  4.684                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST4:Y (r)
               +     0.194          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net4
  4.878                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST3:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  5.223                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST3:Y (r)
               +     0.305          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net3
  5.528                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST2:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  5.873                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST2:Y (r)
               +     0.193          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net2
  6.066                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST1:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  6.411                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST1:Y (r)
               +     0.309          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net1
  6.720                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST0:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  7.065                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST0:Y (r)
               +     0.194          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net0
  7.259                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  7.604                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST:Y (r)
               +     0.677          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]_CFG1D_TEST_net
  8.281                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]:B (r)
               +     0.158          cell: ADLIB:CFG3
  8.439                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]:Y (r)
               +     0.519          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[10]
  8.958                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D (r)
                                    
  8.958                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.616          net: FCCC_1/GL1_INST/U0_YWn
  14.981                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  15.297                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YR (r)
               +     0.440          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbr_net_1
  15.737                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.483                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D
                                    
  15.483                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  3.034                                                                           
  Slack (ns):                  4.607                                                                           
  Arrival (ns):                10.878                                                                          
  Required (ns):               15.485                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.890                                                                           
  Slack (ns):                  4.736                                                                           
  Arrival (ns):                10.742                                                                          
  Required (ns):               15.478                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  2.846                                                                           
  Slack (ns):                  4.780                                                                           
  Arrival (ns):                10.698                                                                          
  Required (ns):               15.478                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  Delay (ns):                  2.829                                                                           
  Slack (ns):                  4.803                                                                           
  Arrival (ns):                10.681                                                                          
  Required (ns):               15.484                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.833                                                                           
  Slack (ns):                  4.803                                                                           
  Arrival (ns):                10.675                                                                          
  Required (ns):               15.478                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  data required time                             15.485    
  data arrival time                          -   10.878    
  slack                                          4.607     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.628          net: FCCC_2/GL0_INST/U0_YWn
  7.032                        FCCC_2/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  7.348                        FCCC_2/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.496          net: FCCC_2/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  7.844                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.936                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:Q (r)
               +     0.661          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[5]
  8.597                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[5]:D (r)
               +     0.074          cell: ADLIB:CFG4
  8.671                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[5]:Y (r)
               +     1.311          net: CORETSE_AHB_0_TCG[5]
  9.982                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:A (r)
               +     0.202          cell: ADLIB:CFG3
  10.184                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:Y (r)
               +     0.694          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]
  10.878                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D (r)
                                    
  10.878                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.620          net: FCCC_1/GL1_INST/U0_YWn
  14.985                       FCCC_1/GL1_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  15.301                       FCCC_1/GL1_INST/U0_RGB1_RGB2:YR (r)
               +     0.438          net: FCCC_1/GL1_INST/U0_RGB1_RGB2_rgbr_net_1
  15.739                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.485                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
                                    
  15.485                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  5.526                                                                           
  Slack (ns):                  2.092                                                                           
  Arrival (ns):                13.419                                                                          
  Required (ns):               15.511                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.908                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  5.351                                                                           
  Slack (ns):                  2.286                                                                           
  Arrival (ns):                13.244                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.714                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBlI01[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  5.248                                                                           
  Slack (ns):                  2.399                                                                           
  Arrival (ns):                13.112                                                                          
  Required (ns):               15.511                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.601                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  5.189                                                                           
  Slack (ns):                  2.429                                                                           
  Arrival (ns):                13.082                                                                          
  Required (ns):               15.511                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.571                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[8]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  5.155                                                                           
  Slack (ns):                  2.475                                                                           
  Arrival (ns):                13.036                                                                          
  Required (ns):               15.511                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.525                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  data required time                             15.511    
  data arrival time                          -   13.419    
  slack                                          2.092     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.624          net: FCCC_2/GL0_INST/U0_YWn
  7.028                        FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  7.344                        FCCC_2/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.549          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  7.893                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.001                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:Q (f)
               +     1.076          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]
  9.077                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_21:B (f)
               +     0.441          cell: ADLIB:ARI1_CC
  9.518                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_21:UB (f)
               +     0.000          net: NET_CC_CONFIG3482
  9.518                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:UB[3] (f)
               +     0.726          cell: ADLIB:CC_CONFIG
  10.244                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG3498
  10.244                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CC (r)
               +     0.066          cell: ADLIB:FCEND_BUFF_CC
  10.310                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CO (r)
               +     1.252          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_N_2
  11.562                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_a2_1:C (r)
               +     0.168          cell: ADLIB:CFG3
  11.730                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_a2_1:Y (r)
               +     0.233          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/N_1848
  11.963                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_1:D (r)
               +     0.168          cell: ADLIB:CFG4
  12.131                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_1:Y (r)
               +     0.233          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_1
  12.364                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_2:C (r)
               +     0.168          cell: ADLIB:CFG4
  12.532                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_2:Y (r)
               +     0.738          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_2
  13.270                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0:C (r)
               +     0.074          cell: ADLIB:CFG4
  13.344                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1
  13.419                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D (r)
                                    
  13.419                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.608          net: FCCC_2/GL0_INST/U0_YWn
  15.012                       FCCC_2/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  15.328                       FCCC_2/GL0_INST/U0_RGB1_RGB5:YR (r)
               +     0.437          net: FCCC_2/GL0_INST/U0_RGB1_RGB5_rgbr_net_1
  15.765                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.511                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
                                    
  15.511                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
  Delay (ns):                  3.876                                                                           
  Slack (ns):                  3.713                                                                           
  Arrival (ns):                11.730                                                                          
  Required (ns):               15.443                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.287                                                                           
  Skew (ns):                   0.058                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBollII[5]:ALn
  Delay (ns):                  3.871                                                                           
  Slack (ns):                  3.713                                                                           
  Arrival (ns):                11.725                                                                          
  Required (ns):               15.438                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.287                                                                           
  Skew (ns):                   0.063                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBlllo:ALn
  Delay (ns):                  3.871                                                                           
  Slack (ns):                  3.713                                                                           
  Arrival (ns):                11.725                                                                          
  Required (ns):               15.438                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.287                                                                           
  Skew (ns):                   0.063                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBi1I1:ALn
  Delay (ns):                  3.871                                                                           
  Slack (ns):                  3.713                                                                           
  Arrival (ns):                11.725                                                                          
  Required (ns):               15.438                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.287                                                                           
  Skew (ns):                   0.063                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBI1I1:ALn
  Delay (ns):                  3.871                                                                           
  Slack (ns):                  3.713                                                                           
  Arrival (ns):                11.725                                                                          
  Required (ns):               15.438                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.287                                                                           
  Skew (ns):                   0.063                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
  data required time                             15.443    
  data arrival time                          -   11.730    
  slack                                          3.713     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.631          net: FCCC_2/GL0_INST/U0_YWn
  7.035                        FCCC_2/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  7.351                        FCCC_2/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.503          net: FCCC_2/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  7.854                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.962                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.052          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  8.014                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.329                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.530          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  9.859                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  10.233                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YWn (f)
               +     0.609          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn
  10.842                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  11.158                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:YR (r)
               +     0.572          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3_rgbr_net_1
  11.730                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn (r)
                                    
  11.730                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.616          net: FCCC_2/GL0_INST/U0_YWn
  15.020                       FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  15.336                       FCCC_2/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.460          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  15.796                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.443                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
                                    
  15.443                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  8.711                                                                           
  Slack (ns):                  6.850                                                                           
  Arrival (ns):                8.711                                                                           
  Required (ns):               15.561                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.561    
  data arrival time                          -   8.711     
  slack                                          6.850     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     2.437          net: SERDES_IF2_0_EPCS_3_READY
  3.315                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:A (f)
               +     0.209          cell: ADLIB:CFG1C_TEST
  3.524                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_net
  3.729                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.101                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:Y (f)
               +     0.299          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net6
  4.400                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.772                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net5
  4.976                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.348                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net4
  5.648                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.020                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  6.224                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.596                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  6.897                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.269                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.473                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.845                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  8.145                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.517                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.194          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  8.711                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  8.711                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.582          net: FCCC_2/GL0_INST/U0_YWn
  14.986                       FCCC_2/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  15.302                       FCCC_2/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.433          net: FCCC_2/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  15.735                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.561                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.561                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_6/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[5]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.370                                                                           
  Slack (ns):                  17.188                                                                          
  Arrival (ns):                10.603                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.812                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[9]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.240                                                                           
  Slack (ns):                  17.318                                                                          
  Arrival (ns):                10.473                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.682                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[11]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.196                                                                           
  Slack (ns):                  17.362                                                                          
  Arrival (ns):                10.429                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.638                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[3]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.123                                                                           
  Slack (ns):                  17.435                                                                          
  Arrival (ns):                10.356                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.565                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[2]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.128                                                                           
  Slack (ns):                  17.442                                                                          
  Arrival (ns):                10.349                                                                          
  Required (ns):               27.791                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.558                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[5]:CLK
  To: CoreResetP_0/release_sdif0_core:EN
  data required time                             27.791    
  data arrival time                          -   10.603    
  slack                                          17.188    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.591          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.360                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.676                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.557          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.233                        CoreResetP_0/count_sdif0[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.341                        CoreResetP_0/count_sdif0[5]:Q (f)
               +     0.508          net: CoreResetP_0/count_sdif0[5]
  8.849                        CoreResetP_0/release_sdif0_core4_1:C (f)
               +     0.315          cell: ADLIB:CFG4
  9.164                        CoreResetP_0/release_sdif0_core4_1:Y (r)
               +     0.192          net: CoreResetP_0/release_sdif0_core4_1
  9.356                        CoreResetP_0/release_sdif0_core4:A (r)
               +     0.326          cell: ADLIB:CFG4
  9.682                        CoreResetP_0/release_sdif0_core4:Y (f)
               +     0.921          net: CoreResetP_0/release_sdif0_core4
  10.603                       CoreResetP_0/release_sdif0_core:EN (f)
                                    
  10.603                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.591          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.360                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  27.676                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.450          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.126                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  27.791                       CoreResetP_0/release_sdif0_core:EN
                                    
  27.791                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/ddr_settled:ALn
  Delay (ns):                  1.215                                                                           
  Slack (ns):                  18.355                                                                          
  Arrival (ns):                9.421                                                                           
  Required (ns):               27.776                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         1.645                                                                           
  Skew (ns):                   0.076                                                                           

Path 2
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_q1:ALn
  Delay (ns):                  1.215                                                                           
  Slack (ns):                  18.355                                                                          
  Arrival (ns):                9.421                                                                           
  Required (ns):               27.776                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         1.645                                                                           
  Skew (ns):                   0.076                                                                           

Path 3
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):                  1.216                                                                           
  Slack (ns):                  18.362                                                                          
  Arrival (ns):                9.422                                                                           
  Required (ns):               27.784                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         1.638                                                                           
  Skew (ns):                   0.068                                                                           

Path 4
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[4]:ALn
  Delay (ns):                  1.137                                                                           
  Slack (ns):                  18.466                                                                          
  Arrival (ns):                9.330                                                                           
  Required (ns):               27.796                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.534                                                                           
  Skew (ns):                   0.044                                                                           

Path 5
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[6]:ALn
  Delay (ns):                  1.136                                                                           
  Slack (ns):                  18.467                                                                          
  Arrival (ns):                9.329                                                                           
  Required (ns):               27.796                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.533                                                                           
  Skew (ns):                   0.044                                                                           


Expanded Path 1
  From: CoreResetP_0/sm0_areset_n_rcosc:CLK
  To: CoreResetP_0/ddr_settled:ALn
  data required time                             27.776    
  data arrival time                          -   9.421     
  slack                                          18.355    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.595          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.364                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  7.680                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.526          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  8.206                        CoreResetP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.092          cell: ADLIB:SLE
  8.298                        CoreResetP_0/sm0_areset_n_rcosc:Q (r)
               +     1.123          net: CoreResetP_0/sm0_areset_n_rcosc
  9.421                        CoreResetP_0/ddr_settled:ALn (r)
                                    
  9.421                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.595          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.364                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  27.680                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.450          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.130                       CoreResetP_0/ddr_settled:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  27.776                       CoreResetP_0/ddr_settled:ALn
                                    
  27.776                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  6.426                                                                           
  Slack (ns):                  30.799                                                                          
  Arrival (ns):                11.938                                                                          
  Required (ns):               42.737                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         18.402                                                                          

Path 2
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  6.028                                                                           
  Slack (ns):                  33.152                                                                          
  Arrival (ns):                11.533                                                                          
  Required (ns):               44.685                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         13.696                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[18]:D
  Delay (ns):                  2.186                                                                           
  Slack (ns):                  37.262                                                                          
  Arrival (ns):                7.698                                                                           
  Required (ns):               44.960                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.476                                                                           

Path 4
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[17]:D
  Delay (ns):                  2.185                                                                           
  Slack (ns):                  37.273                                                                          
  Arrival (ns):                7.697                                                                           
  Required (ns):               44.970                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.454                                                                           

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[16]:D
  Delay (ns):                  2.185                                                                           
  Slack (ns):                  37.273                                                                          
  Arrival (ns):                7.697                                                                           
  Required (ns):               44.970                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.454                                                                           


Expanded Path 1
  From: CoreConfigP_0/psel:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  data required time                             42.737    
  data arrival time                          -   11.938    
  slack                                          30.799    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (f)
               +     3.733          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.733                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (r)
               +     0.385          cell: ADLIB:GBM
  4.118                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (r)
               +     0.596          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.714                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (r)
               +     0.248          cell: ADLIB:RGB
  4.962                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YR (f)
               +     0.550          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_YR
  5.512                        CoreConfigP_0/psel:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.620                        CoreConfigP_0/psel:Q (f)
               +     0.322          net: CoreConfigP_0/psel
  5.942                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:A (f)
               +     0.087          cell: ADLIB:CFG2
  6.029                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:Y (f)
               +     5.664          net: N_19
  11.693                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  11.892                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:IPA (f)
               +     0.046          net: SERDES_IF2_0/SERDESIF_INST/APB_PSEL_net
  11.938                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL (f)
                                    
  11.938                       data arrival time
  ________________________________________________________
  Data required time calculation
  40.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  40.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.442          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  43.442                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  43.816                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.600          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  44.416                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  44.733                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB3:YL (r)
               +     0.401          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB3_rgbl_net_1
  45.134                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  45.343                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:IPB (r)
               +     0.057          net: SERDES_IF2_0/SERDESIF_INST/APB_CLK_net
  45.400                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_CLK (r)
               -     2.663          Library setup time: ADLIB:SERDESIF_075_IP
  42.737                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
                                    
  42.737                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

Path 1
  From:                        CoreResetP_0/SDIF_RELEASED_int:CLK
  To:                          CoreConfigP_0/SDIF_RELEASED_q1:D
  Delay (ns):                  0.476                                                                           
  Slack (ns):                  15.688                                                                          
  Arrival (ns):                9.264                                                                           
  Required (ns):               24.952                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreResetP_0/INIT_DONE_int:CLK
  To:                          CoreConfigP_0/INIT_DONE_q1:D
  Delay (ns):                  0.471                                                                           
  Slack (ns):                  15.701                                                                          
  Arrival (ns):                9.251                                                                           
  Required (ns):               24.952                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreResetP_0/SDIF_RELEASED_int:CLK
  To: CoreConfigP_0/SDIF_RELEASED_q1:D
  data required time                             24.952    
  data arrival time                          -   9.264     
  slack                                          15.688    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.630          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.962                        FCCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.316          cell: ADLIB:RGB
  8.278                        FCCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.510          net: FCCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  8.788                        CoreResetP_0/SDIF_RELEASED_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.875                        CoreResetP_0/SDIF_RELEASED_int:Q (r)
               +     0.389          net: CoreResetP_0_SDIF_RELEASED
  9.264                        CoreConfigP_0/SDIF_RELEASED_q1:D (r)
                                    
  9.264                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  20.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.442          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  23.442                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  23.816                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.618          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  24.434                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  24.750                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:YR (r)
               +     0.456          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0_rgbr_net_1
  25.206                       CoreConfigP_0/SDIF_RELEASED_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  24.952                       CoreConfigP_0/SDIF_RELEASED_q1:D
                                    
  24.952                       data required time


END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  5.016                                                                           
  Slack (ns):                  -7.014                                                                          
  Arrival (ns):                12.868                                                                          
  Required (ns):               5.854                                                                           
  Setup (ns):                  2.146                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]
  Delay (ns):                  4.960                                                                           
  Slack (ns):                  -6.916                                                                          
  Arrival (ns):                12.812                                                                          
  Required (ns):               5.896                                                                           
  Setup (ns):                  2.104                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]
  Delay (ns):                  4.764                                                                           
  Slack (ns):                  -6.771                                                                          
  Arrival (ns):                12.607                                                                          
  Required (ns):               5.836                                                                           
  Setup (ns):                  2.164                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]
  Delay (ns):                  4.687                                                                           
  Slack (ns):                  -6.651                                                                          
  Arrival (ns):                12.531                                                                          
  Required (ns):               5.880                                                                           
  Setup (ns):                  2.120                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  Delay (ns):                  4.636                                                                           
  Slack (ns):                  -6.606                                                                          
  Arrival (ns):                12.488                                                                          
  Required (ns):               5.882                                                                           
  Setup (ns):                  2.118                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  data required time                             5.854     
  data arrival time                          -   12.868    
  slack                                          -7.014    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.628          net: FCCC_2/GL0_INST/U0_YWn
  7.032                        FCCC_2/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  7.348                        FCCC_2/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.504          net: FCCC_2/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  7.852                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK (r)
               +     0.110          cell: ADLIB:SLE
  7.962                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:Q (f)
               +     0.701          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[3]
  8.663                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[3]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.959                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[3]:Y (f)
               +     3.617          net: CORETSE_AHB_0_TCG[3]
  12.576                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_203:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  12.800                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_203:IPB (f)
               +     0.068          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[23]
  12.868                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23] (f)
                                    
  12.868                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  8.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.146          Library setup time: ADLIB:SERDESIF_075_IP
  5.854                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
                                    
  5.854                        data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_6/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

