/dts-v1/;

/ {
	model = "Broadcom-v8A";
	interrupt-parent = <0x1>;
	compatible = "brcm,brcm-v8A";
	#size-cells = <0x2>;
	brcm_blparms = "NAND_RFS_OFS=1024", "boot_image=1", "BOARD_ID=R8000P", "VOICE_ID=", "STUFF_ID=-1";
	#address-cells = <0x2>;

	chosen {
		bootargs = "coherent_pool=1M cpuidle_sysfs_switch";
	};

	ubus@ff800000 {
		ranges = <0x0 0x0 0x0 0xff800000 0x0 0x8000>;
		compatible = "simple-bus";
		#size-cells = <0x2>;
		#address-cells = <0x2>;

		watchdog@ff800428 {
			timeout-sec = <0x50>;
			compatible = "brcm,bcm96xxx-wdt";
			reg = <0x0 0x428 0x0 0x10>;
		};

		nand@ff801800 {
			reg-names = "nand", "nand-int-base";
			compatible = "brcm,nand-bcm63xx", "brcm,brcmnand-v7.1";
			#size-cells = <0x0>;
			status = "okay";
			reg = <0x0 0x1800 0x0 0x600 0x0 0x2000 0x0 0x10>;
			#address-cells = <0x1>;

			nandcs@0 {
				nand-on-flash-bbt;
				compatible = "brcm,nandcs";
				reg = <0x0>;
			};
		};
	};

	reserved-memory {
		ranges;
		#size-cells = <0x2>;
		#address-cells = <0x2>;

		dt_reserved_dhd0 {
			no-map;
			reg = <0x0 0xc400000 0x0 0xe00000>;
		};

		dt_reserved_flow {
			no-map;
			reg = <0x0 0xd200000 0x0 0xe00000>;
		};

		dt_reserved_buffer {
			reg = <0x0 0xe000000 0x0 0x2000000>;
		};
	};

	brcm-legacy {
		compatible = "brcm,brcm-legacy";
	};

	interrupt-controller@81000000 {
		phandle = <0x1>;
		interrupt-controller;
		linux,phandle = <0x1>;
		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
		#interrupt-cells = <0x3>;
		reg = <0x0 0x81001000 0x0 0x1000 0x0 0x81002000 0x0 0x2000>;
		#address-cells = <0x0>;
	};

	cpus {
		#size-cells = <0x0>;
		#address-cells = <0x2>;

		cpu@2 {
			enable-method = "spin-table";
			device_type = "not";
			phandle = <0x5>;
			next-level-cache = <0x2>;
			linux,phandle = <0x5>;
			compatible = "arm,cortex-a53";
			cpu-release-addr = <0x0 0xfff8>;
			reg = <0x0 0x2>;
		};

		cpu@0 {
			device_type = "cpu";
			phandle = <0x3>;
			next-level-cache = <0x2>;
			linux,phandle = <0x3>;
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
		};

		cpu@3 {
			enable-method = "spin-table";
			device_type = "not";
			phandle = <0x6>;
			next-level-cache = <0x2>;
			linux,phandle = <0x6>;
			compatible = "arm,cortex-a53";
			cpu-release-addr = <0x0 0xfff8>;
			reg = <0x0 0x3>;
		};

		l2-cache0 {
			phandle = <0x2>;
			linux,phandle = <0x2>;
			compatible = "cache";
		};

		cpu@1 {
			enable-method = "spin-table";
			device_type = "cpu";
			phandle = <0x4>;
			next-level-cache = <0x2>;
			linux,phandle = <0x4>;
			compatible = "arm,cortex-a53";
			cpu-release-addr = <0x0 0xfff8>;
			reg = <0x0 0x1>;
		};
	};

	memory@00000000 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x20000000>;
	};

	timer {
		interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
		compatible = "arm,armv8-timer";
	};

	spu-crypto@0x8001d000 {
		brcm,num_spu = <0x1>;
		brcm,num_chan = <0x1>;
		compatible = "brcm,spu-crypto";
		reg = <0x0 0x8001d000 0x0 0x64>;
	};

	pmu {
		interrupts = <0x0 0x9 0x4 0x0 0xa 0x4 0x0 0xb 0x4 0x0 0xc 0x4>;
		interrupt-affinity = <0x3 0x4 0x5 0x6>;
		compatible = "arm,armv8-pmuv3";
	};

	brcm-therm {
		compatible = "brcm,therm";
	};

	spu-pdc@0x8001c000 {
		interrupts = <0x0 0x5a 0x4>;
		compatible = "brcm,pdc";
		reg = <0x0 0x8001c000 0x0 0x448>;
	};
};
