$date
	Tue Feb  7 01:18:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_flipflop_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % toggle $end
$var integer 32 & i [31:0] $end
$scope module ff $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % toggle $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
1!
$end
#2000
b1 &
1#
#4000
b10 &
0#
#6000
b11 &
1#
#8000
b100 &
0#
#10000
b101 &
1#
1%
#12000
0!
1"
b110 &
0#
#14000
b111 &
1#
#16000
1!
0"
b1000 &
0#
#18000
b1001 &
1#
#20000
b1010 &
0#
1$
0%
#22000
b1011 &
1#
#24000
b1100 &
0#
#26000
b1101 &
1#
#28000
b1110 &
0#
#30000
b1111 &
1#
0$
1%
#32000
0!
1"
b10000 &
0#
#34000
b10001 &
1#
#35000
