Flow report for lab1
Thu Jan 25 19:41:23 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+-----------------------------+-------------------------------------------+
; Flow Status                 ; Successful - Thu Jan 25 19:41:23 2024     ;
; Quartus Prime Version       ; 23.4.0 Build 79 11/22/2023 SC Pro Edition ;
; Revision Name               ; lab1                                      ;
; Top-level Entity Name       ; lab1                                      ;
; Family                      ; Arria 10                                  ;
; Device                      ; 10AS022E3F27E1HG                          ;
; Timing Models               ; Final                                     ;
; Power Models                ; Final                                     ;
; Device Status               ; Final                                     ;
; Logic utilization (in ALMs) ; 63 / 80,330 ( < 1 % )                     ;
; Total registers             ; 53                                        ;
; Total pins                  ; 1 / 296 ( < 1 % )                         ;
; Total virtual pins          ; 53                                        ;
; Total block memory bits     ; 0 / 12,021,760 ( 0 % )                    ;
; Total RAM Blocks            ; 0 / 587 ( 0 % )                           ;
; Total DSP Blocks            ; 6 / 192 ( 3 % )                           ;
; Total HSSI RX channels      ; 0 / 12 ( 0 % )                            ;
; Total HSSI TX channels      ; 0 / 12 ( 0 % )                            ;
; Total PLLs                  ; 0 / 30 ( 0 % )                            ;
+-----------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/25/2024 19:39:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab1                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+--------------------------------------+---------------------------------------------+-----------------------------+-------------+----------------+
; Assignment Name                      ; Value                                       ; Default Value               ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------------------+-----------------------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 14352000.170623675962383                    ; --                          ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; dut                                         ; --                          ; --          ; lab1_tb.v      ;
; EDA_ENABLE_GLITCH_FILTERING          ; On                                          ; --                          ; --          ; eda_simulation ;
; EDA_MAP_ILLEGAL_CHARACTERS           ; On                                          ; --                          ; --          ; eda_simulation ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; lab1_tb.v                                   ; --                          ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                 ; --                          ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                   ; Questa Intel FPGA (Verilog) ; --          ; --             ;
; EDA_TEST_BENCH_DESIGN_INSTANCE_NAME  ; dut                                         ; --                          ; --          ; eda_simulation ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                             ; --                          ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; /home/sfberrio/repos/lab1/srcs/lab1_tb.v    ; --                          ; --          ; lab1_tb.v      ;
; EDA_TEST_BENCH_MODULE_NAME           ; lab1_tb                                     ; --                          ; --          ; lab1_tb.v      ;
; EDA_TEST_BENCH_NAME                  ; lab1_tb.v                                   ; --                          ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                        ; --                          ; --          ; eda_simulation ;
; EDA_WRITE_NODES_FOR_POWER_ESTIMATION ; ALL_NODES                                   ; --                          ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 100                                         ; --                          ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                           ; --                          ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS              ; 2                                           ; --                          ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                         ; --                          ; --          ; --             ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE   ; 12.5 %                                      ; 12.5%                       ; --          ; --             ;
; POWER_INPUT_FILE_NAME                ; simulation/modelsim/lab1.vcd                ; --                          ; --          ; lab1.vcd       ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW       ; --                          ; --          ; --             ;
; POWER_USE_INPUT_FILES                ; On                                          ; Off                         ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; /home/sfberrio/repos/lab1/srcs/output_files ; --                          ; --          ; --             ;
+--------------------------------------+---------------------------------------------+-----------------------------+-------------+----------------+


+------------------------------------------------------+
; Flow Elapsed Time                                    ;
+-----------------+--------------+---------------------+
; Module Name     ; Elapsed Time ; Peak Virtual Memory ;
+-----------------+--------------+---------------------+
; Synthesis       ; 00:00:18     ; 1527 MB             ;
; Fitter          ; 00:01:30     ; 4448 MB             ;
; Timing Analyzer ; 00:00:06     ; 1756 MB             ;
; Assembler       ; 00:00:16     ; 2708 MB             ;
; Total           ; 00:02:10     ; --                  ;
+-----------------+--------------+---------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+-----------------+---------------------+-------------+------------+----------------+
; Module Name     ; Machine Hostname    ; OS Name     ; OS Version ; Processor type ;
+-----------------+---------------------+-------------+------------+----------------+
; Synthesis       ; c068.sol.rc.asu.edu ; Rocky Linux ; 8          ; x86_64         ;
; Fitter          ; c068.sol.rc.asu.edu ; Rocky Linux ; 8          ; x86_64         ;
; Timing Analyzer ; c068.sol.rc.asu.edu ; Rocky Linux ; 8          ; x86_64         ;
; Assembler       ; c068.sol.rc.asu.edu ; Rocky Linux ; 8          ; x86_64         ;
+-----------------+---------------------+-------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --dni --read_settings_files=on --write_settings_files=off lab1 -c lab1
quartus_fit --read_settings_files=on --write_settings_files=off lab1 -c lab1
quartus_sta lab1 -c lab1 --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off lab1 -c lab1



