// Generated by CIRCT unknown git version
module lab9step3a(	// file.cleaned.mlir:2:3
  input  Clk,	// file.cleaned.mlir:2:28
         D,	// file.cleaned.mlir:2:42
  output Q,	// file.cleaned.mlir:2:55
         QN	// file.cleaned.mlir:2:67
);

  wire SYNTHESIZED_WIRE_10;	// file.cleaned.mlir:21:11
  wire _GEN;	// file.cleaned.mlir:18:11
  wire _GEN_0;	// file.cleaned.mlir:16:11
  wire SYNTHESIZED_WIRE_3;	// file.cleaned.mlir:14:11
  wire _GEN_1;	// file.cleaned.mlir:11:10
  wire SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_2 = ~D;	// file.cleaned.mlir:8:10
  wire _GEN_2 = SYNTHESIZED_WIRE_3 & ~_GEN_1;	// file.cleaned.mlir:9:10, :11:10, :12:10, :14:11
  assign _GEN_1 = ~_GEN_2 & ~(~Clk & ~_GEN_0);	// file.cleaned.mlir:4:10, :5:10, :9:10, :10:10, :11:10, :15:11, :16:11, :17:11
  assign SYNTHESIZED_WIRE_3 = ~(~_GEN & ~Clk);	// file.cleaned.mlir:13:10, :14:11, :15:11, :18:11, :19:11
  assign _GEN_0 = ~_GEN & SYNTHESIZED_WIRE_10;	// file.cleaned.mlir:16:11, :18:11, :19:11, :21:11
  assign _GEN = ~(SYNTHESIZED_WIRE_2 & Clk) & ~_GEN_0;	// file.cleaned.mlir:6:10, :7:10, :8:10, :16:11, :17:11, :18:11
  assign SYNTHESIZED_WIRE_10 = ~(Clk & D);	// file.cleaned.mlir:20:11, :21:11
  assign Q = ~_GEN_1;	// file.cleaned.mlir:11:10, :12:10, :22:5
  assign QN = ~_GEN_2;	// file.cleaned.mlir:9:10, :10:10, :22:5
endmodule

