
EventDriven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b70  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08009c80  08009c80  0000ac80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a12c  0800a12c  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a12c  0800a12c  0000b12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a134  0800a134  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a134  0800a134  0000b134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a138  0800a138  0000b138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800a13c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001dc  0800a318  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  0800a318  0000c53c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013655  00000000  00000000  0000c205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003508  00000000  00000000  0001f85a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00022d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea7  00000000  00000000  00024030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7eb  00000000  00000000  00024ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000182c1  00000000  00000000  0003f6c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094217  00000000  00000000  00057983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ebb9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061d4  00000000  00000000  000ebbe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  000f1db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c68 	.word	0x08009c68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009c68 	.word	0x08009c68

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_fmul>:
 8000174:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000178:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800017c:	bf1e      	ittt	ne
 800017e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000182:	ea92 0f0c 	teqne	r2, ip
 8000186:	ea93 0f0c 	teqne	r3, ip
 800018a:	d06f      	beq.n	800026c <__aeabi_fmul+0xf8>
 800018c:	441a      	add	r2, r3
 800018e:	ea80 0c01 	eor.w	ip, r0, r1
 8000192:	0240      	lsls	r0, r0, #9
 8000194:	bf18      	it	ne
 8000196:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019a:	d01e      	beq.n	80001da <__aeabi_fmul+0x66>
 800019c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a8:	fba0 3101 	umull	r3, r1, r0, r1
 80001ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001b4:	bf3e      	ittt	cc
 80001b6:	0049      	lslcc	r1, r1, #1
 80001b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001bc:	005b      	lslcc	r3, r3, #1
 80001be:	ea40 0001 	orr.w	r0, r0, r1
 80001c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001c6:	2afd      	cmp	r2, #253	@ 0xfd
 80001c8:	d81d      	bhi.n	8000206 <__aeabi_fmul+0x92>
 80001ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d2:	bf08      	it	eq
 80001d4:	f020 0001 	biceq.w	r0, r0, #1
 80001d8:	4770      	bx	lr
 80001da:	f090 0f00 	teq	r0, #0
 80001de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001e2:	bf08      	it	eq
 80001e4:	0249      	lsleq	r1, r1, #9
 80001e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ee:	3a7f      	subs	r2, #127	@ 0x7f
 80001f0:	bfc2      	ittt	gt
 80001f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fa:	4770      	bxgt	lr
 80001fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000200:	f04f 0300 	mov.w	r3, #0
 8000204:	3a01      	subs	r2, #1
 8000206:	dc5d      	bgt.n	80002c4 <__aeabi_fmul+0x150>
 8000208:	f112 0f19 	cmn.w	r2, #25
 800020c:	bfdc      	itt	le
 800020e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000212:	4770      	bxle	lr
 8000214:	f1c2 0200 	rsb	r2, r2, #0
 8000218:	0041      	lsls	r1, r0, #1
 800021a:	fa21 f102 	lsr.w	r1, r1, r2
 800021e:	f1c2 0220 	rsb	r2, r2, #32
 8000222:	fa00 fc02 	lsl.w	ip, r0, r2
 8000226:	ea5f 0031 	movs.w	r0, r1, rrx
 800022a:	f140 0000 	adc.w	r0, r0, #0
 800022e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000232:	bf08      	it	eq
 8000234:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000238:	4770      	bx	lr
 800023a:	f092 0f00 	teq	r2, #0
 800023e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0040      	lsleq	r0, r0, #1
 8000246:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800024a:	3a01      	subeq	r2, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xce>
 800024e:	ea40 000c 	orr.w	r0, r0, ip
 8000252:	f093 0f00 	teq	r3, #0
 8000256:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800025a:	bf02      	ittt	eq
 800025c:	0049      	lsleq	r1, r1, #1
 800025e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000262:	3b01      	subeq	r3, #1
 8000264:	d0f9      	beq.n	800025a <__aeabi_fmul+0xe6>
 8000266:	ea41 010c 	orr.w	r1, r1, ip
 800026a:	e78f      	b.n	800018c <__aeabi_fmul+0x18>
 800026c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000270:	ea92 0f0c 	teq	r2, ip
 8000274:	bf18      	it	ne
 8000276:	ea93 0f0c 	teqne	r3, ip
 800027a:	d00a      	beq.n	8000292 <__aeabi_fmul+0x11e>
 800027c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000280:	bf18      	it	ne
 8000282:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000286:	d1d8      	bne.n	800023a <__aeabi_fmul+0xc6>
 8000288:	ea80 0001 	eor.w	r0, r0, r1
 800028c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f090 0f00 	teq	r0, #0
 8000296:	bf17      	itett	ne
 8000298:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800029c:	4608      	moveq	r0, r1
 800029e:	f091 0f00 	teqne	r1, #0
 80002a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002a6:	d014      	beq.n	80002d2 <__aeabi_fmul+0x15e>
 80002a8:	ea92 0f0c 	teq	r2, ip
 80002ac:	d101      	bne.n	80002b2 <__aeabi_fmul+0x13e>
 80002ae:	0242      	lsls	r2, r0, #9
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002b2:	ea93 0f0c 	teq	r3, ip
 80002b6:	d103      	bne.n	80002c0 <__aeabi_fmul+0x14c>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	bf18      	it	ne
 80002bc:	4608      	movne	r0, r1
 80002be:	d108      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002c0:	ea80 0001 	eor.w	r0, r0, r1
 80002c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002d0:	4770      	bx	lr
 80002d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002da:	4770      	bx	lr

080002dc <__aeabi_drsub>:
 80002dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	e002      	b.n	80002e8 <__adddf3>
 80002e2:	bf00      	nop

080002e4 <__aeabi_dsub>:
 80002e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e8 <__adddf3>:
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f2:	ea94 0f05 	teq	r4, r5
 80002f6:	bf08      	it	eq
 80002f8:	ea90 0f02 	teqeq	r0, r2
 80002fc:	bf1f      	itttt	ne
 80002fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000302:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030e:	f000 80e2 	beq.w	80004d6 <__adddf3+0x1ee>
 8000312:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031a:	bfb8      	it	lt
 800031c:	426d      	neglt	r5, r5
 800031e:	dd0c      	ble.n	800033a <__adddf3+0x52>
 8000320:	442c      	add	r4, r5
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	ea82 0000 	eor.w	r0, r2, r0
 800032e:	ea83 0101 	eor.w	r1, r3, r1
 8000332:	ea80 0202 	eor.w	r2, r0, r2
 8000336:	ea81 0303 	eor.w	r3, r1, r3
 800033a:	2d36      	cmp	r5, #54	@ 0x36
 800033c:	bf88      	it	hi
 800033e:	bd30      	pophi	{r4, r5, pc}
 8000340:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000344:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000348:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800034c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x70>
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800035c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x84>
 8000366:	4252      	negs	r2, r2
 8000368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036c:	ea94 0f05 	teq	r4, r5
 8000370:	f000 80a7 	beq.w	80004c2 <__adddf3+0x1da>
 8000374:	f1a4 0401 	sub.w	r4, r4, #1
 8000378:	f1d5 0e20 	rsbs	lr, r5, #32
 800037c:	db0d      	blt.n	800039a <__adddf3+0xb2>
 800037e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000382:	fa22 f205 	lsr.w	r2, r2, r5
 8000386:	1880      	adds	r0, r0, r2
 8000388:	f141 0100 	adc.w	r1, r1, #0
 800038c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000390:	1880      	adds	r0, r0, r2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	4159      	adcs	r1, r3
 8000398:	e00e      	b.n	80003b8 <__adddf3+0xd0>
 800039a:	f1a5 0520 	sub.w	r5, r5, #32
 800039e:	f10e 0e20 	add.w	lr, lr, #32
 80003a2:	2a01      	cmp	r2, #1
 80003a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a8:	bf28      	it	cs
 80003aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	18c0      	adds	r0, r0, r3
 80003b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	d507      	bpl.n	80003ce <__adddf3+0xe6>
 80003be:	f04f 0e00 	mov.w	lr, #0
 80003c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d2:	d31b      	bcc.n	800040c <__adddf3+0x124>
 80003d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d8:	d30c      	bcc.n	80003f4 <__adddf3+0x10c>
 80003da:	0849      	lsrs	r1, r1, #1
 80003dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e4:	f104 0401 	add.w	r4, r4, #1
 80003e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f0:	f080 809a 	bcs.w	8000528 <__adddf3+0x240>
 80003f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f8:	bf08      	it	eq
 80003fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fe:	f150 0000 	adcs.w	r0, r0, #0
 8000402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000406:	ea41 0105 	orr.w	r1, r1, r5
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000410:	4140      	adcs	r0, r0
 8000412:	eb41 0101 	adc.w	r1, r1, r1
 8000416:	3c01      	subs	r4, #1
 8000418:	bf28      	it	cs
 800041a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041e:	d2e9      	bcs.n	80003f4 <__adddf3+0x10c>
 8000420:	f091 0f00 	teq	r1, #0
 8000424:	bf04      	itt	eq
 8000426:	4601      	moveq	r1, r0
 8000428:	2000      	moveq	r0, #0
 800042a:	fab1 f381 	clz	r3, r1
 800042e:	bf08      	it	eq
 8000430:	3320      	addeq	r3, #32
 8000432:	f1a3 030b 	sub.w	r3, r3, #11
 8000436:	f1b3 0220 	subs.w	r2, r3, #32
 800043a:	da0c      	bge.n	8000456 <__adddf3+0x16e>
 800043c:	320c      	adds	r2, #12
 800043e:	dd08      	ble.n	8000452 <__adddf3+0x16a>
 8000440:	f102 0c14 	add.w	ip, r2, #20
 8000444:	f1c2 020c 	rsb	r2, r2, #12
 8000448:	fa01 f00c 	lsl.w	r0, r1, ip
 800044c:	fa21 f102 	lsr.w	r1, r1, r2
 8000450:	e00c      	b.n	800046c <__adddf3+0x184>
 8000452:	f102 0214 	add.w	r2, r2, #20
 8000456:	bfd8      	it	le
 8000458:	f1c2 0c20 	rsble	ip, r2, #32
 800045c:	fa01 f102 	lsl.w	r1, r1, r2
 8000460:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000464:	bfdc      	itt	le
 8000466:	ea41 010c 	orrle.w	r1, r1, ip
 800046a:	4090      	lslle	r0, r2
 800046c:	1ae4      	subs	r4, r4, r3
 800046e:	bfa2      	ittt	ge
 8000470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000474:	4329      	orrge	r1, r5
 8000476:	bd30      	popge	{r4, r5, pc}
 8000478:	ea6f 0404 	mvn.w	r4, r4
 800047c:	3c1f      	subs	r4, #31
 800047e:	da1c      	bge.n	80004ba <__adddf3+0x1d2>
 8000480:	340c      	adds	r4, #12
 8000482:	dc0e      	bgt.n	80004a2 <__adddf3+0x1ba>
 8000484:	f104 0414 	add.w	r4, r4, #20
 8000488:	f1c4 0220 	rsb	r2, r4, #32
 800048c:	fa20 f004 	lsr.w	r0, r0, r4
 8000490:	fa01 f302 	lsl.w	r3, r1, r2
 8000494:	ea40 0003 	orr.w	r0, r0, r3
 8000498:	fa21 f304 	lsr.w	r3, r1, r4
 800049c:	ea45 0103 	orr.w	r1, r5, r3
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	f1c4 040c 	rsb	r4, r4, #12
 80004a6:	f1c4 0220 	rsb	r2, r4, #32
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 f304 	lsl.w	r3, r1, r4
 80004b2:	ea40 0003 	orr.w	r0, r0, r3
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	fa21 f004 	lsr.w	r0, r1, r4
 80004be:	4629      	mov	r1, r5
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	f094 0f00 	teq	r4, #0
 80004c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ca:	bf06      	itte	eq
 80004cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d0:	3401      	addeq	r4, #1
 80004d2:	3d01      	subne	r5, #1
 80004d4:	e74e      	b.n	8000374 <__adddf3+0x8c>
 80004d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004da:	bf18      	it	ne
 80004dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e0:	d029      	beq.n	8000536 <__adddf3+0x24e>
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	d005      	beq.n	80004fa <__adddf3+0x212>
 80004ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f2:	bf04      	itt	eq
 80004f4:	4619      	moveq	r1, r3
 80004f6:	4610      	moveq	r0, r2
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea91 0f03 	teq	r1, r3
 80004fe:	bf1e      	ittt	ne
 8000500:	2100      	movne	r1, #0
 8000502:	2000      	movne	r0, #0
 8000504:	bd30      	popne	{r4, r5, pc}
 8000506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050a:	d105      	bne.n	8000518 <__adddf3+0x230>
 800050c:	0040      	lsls	r0, r0, #1
 800050e:	4149      	adcs	r1, r1
 8000510:	bf28      	it	cs
 8000512:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000516:	bd30      	pop	{r4, r5, pc}
 8000518:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800051c:	bf3c      	itt	cc
 800051e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000522:	bd30      	popcc	{r4, r5, pc}
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000528:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800052c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000530:	f04f 0000 	mov.w	r0, #0
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053a:	bf1a      	itte	ne
 800053c:	4619      	movne	r1, r3
 800053e:	4610      	movne	r0, r2
 8000540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000544:	bf1c      	itt	ne
 8000546:	460b      	movne	r3, r1
 8000548:	4602      	movne	r2, r0
 800054a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054e:	bf06      	itte	eq
 8000550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000554:	ea91 0f03 	teqeq	r1, r3
 8000558:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	bf00      	nop

08000560 <__aeabi_ui2d>:
 8000560:	f090 0f00 	teq	r0, #0
 8000564:	bf04      	itt	eq
 8000566:	2100      	moveq	r1, #0
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000570:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000574:	f04f 0500 	mov.w	r5, #0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e750      	b.n	8000420 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_i2d>:
 8000580:	f090 0f00 	teq	r0, #0
 8000584:	bf04      	itt	eq
 8000586:	2100      	moveq	r1, #0
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000590:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000594:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000598:	bf48      	it	mi
 800059a:	4240      	negmi	r0, r0
 800059c:	f04f 0100 	mov.w	r1, #0
 80005a0:	e73e      	b.n	8000420 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_f2d>:
 80005a4:	0042      	lsls	r2, r0, #1
 80005a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b2:	bf1f      	itttt	ne
 80005b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c0:	4770      	bxne	lr
 80005c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c6:	bf08      	it	eq
 80005c8:	4770      	bxeq	lr
 80005ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ce:	bf04      	itt	eq
 80005d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d4:	4770      	bxeq	lr
 80005d6:	b530      	push	{r4, r5, lr}
 80005d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	e71c      	b.n	8000420 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_ul2d>:
 80005e8:	ea50 0201 	orrs.w	r2, r0, r1
 80005ec:	bf08      	it	eq
 80005ee:	4770      	bxeq	lr
 80005f0:	b530      	push	{r4, r5, lr}
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	e00a      	b.n	800060e <__aeabi_l2d+0x16>

080005f8 <__aeabi_l2d>:
 80005f8:	ea50 0201 	orrs.w	r2, r0, r1
 80005fc:	bf08      	it	eq
 80005fe:	4770      	bxeq	lr
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000606:	d502      	bpl.n	800060e <__aeabi_l2d+0x16>
 8000608:	4240      	negs	r0, r0
 800060a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000612:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000616:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061a:	f43f aed8 	beq.w	80003ce <__adddf3+0xe6>
 800061e:	f04f 0203 	mov.w	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062e:	bf18      	it	ne
 8000630:	3203      	addne	r2, #3
 8000632:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000636:	f1c2 0320 	rsb	r3, r2, #32
 800063a:	fa00 fc03 	lsl.w	ip, r0, r3
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 fe03 	lsl.w	lr, r1, r3
 8000646:	ea40 000e 	orr.w	r0, r0, lr
 800064a:	fa21 f102 	lsr.w	r1, r1, r2
 800064e:	4414      	add	r4, r2
 8000650:	e6bd      	b.n	80003ce <__adddf3+0xe6>
 8000652:	bf00      	nop

08000654 <__aeabi_dmul>:
 8000654:	b570      	push	{r4, r5, r6, lr}
 8000656:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800065e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000662:	bf1d      	ittte	ne
 8000664:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000668:	ea94 0f0c 	teqne	r4, ip
 800066c:	ea95 0f0c 	teqne	r5, ip
 8000670:	f000 f8de 	bleq	8000830 <__aeabi_dmul+0x1dc>
 8000674:	442c      	add	r4, r5
 8000676:	ea81 0603 	eor.w	r6, r1, r3
 800067a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000682:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000686:	bf18      	it	ne
 8000688:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000694:	d038      	beq.n	8000708 <__aeabi_dmul+0xb4>
 8000696:	fba0 ce02 	umull	ip, lr, r0, r2
 800069a:	f04f 0500 	mov.w	r5, #0
 800069e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006aa:	f04f 0600 	mov.w	r6, #0
 80006ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b2:	f09c 0f00 	teq	ip, #0
 80006b6:	bf18      	it	ne
 80006b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80006bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006c8:	d204      	bcs.n	80006d4 <__aeabi_dmul+0x80>
 80006ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ce:	416d      	adcs	r5, r5
 80006d0:	eb46 0606 	adc.w	r6, r6, r6
 80006d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006ec:	bf88      	it	hi
 80006ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f2:	d81e      	bhi.n	8000732 <__aeabi_dmul+0xde>
 80006f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fe:	f150 0000 	adcs.w	r0, r0, #0
 8000702:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800070c:	ea46 0101 	orr.w	r1, r6, r1
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	f300 80ab 	bgt.w	800088c <__aeabi_dmul+0x238>
 8000736:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073a:	bfde      	ittt	le
 800073c:	2000      	movle	r0, #0
 800073e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000742:	bd70      	pople	{r4, r5, r6, pc}
 8000744:	f1c4 0400 	rsb	r4, r4, #0
 8000748:	3c20      	subs	r4, #32
 800074a:	da35      	bge.n	80007b8 <__aeabi_dmul+0x164>
 800074c:	340c      	adds	r4, #12
 800074e:	dc1b      	bgt.n	8000788 <__aeabi_dmul+0x134>
 8000750:	f104 0414 	add.w	r4, r4, #20
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f305 	lsl.w	r3, r0, r5
 800075c:	fa20 f004 	lsr.w	r0, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	fa21 f604 	lsr.w	r6, r1, r4
 8000778:	eb42 0106 	adc.w	r1, r2, r6
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f1c4 040c 	rsb	r4, r4, #12
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f304 	lsl.w	r3, r0, r4
 8000794:	fa20 f005 	lsr.w	r0, r0, r5
 8000798:	fa01 f204 	lsl.w	r2, r1, r4
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a8:	f141 0100 	adc.w	r1, r1, #0
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f205 	lsl.w	r2, r0, r5
 80007c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c4:	fa20 f304 	lsr.w	r3, r0, r4
 80007c8:	fa01 f205 	lsl.w	r2, r1, r5
 80007cc:	ea43 0302 	orr.w	r3, r3, r2
 80007d0:	fa21 f004 	lsr.w	r0, r1, r4
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d8:	fa21 f204 	lsr.w	r2, r1, r4
 80007dc:	ea20 0002 	bic.w	r0, r0, r2
 80007e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f094 0f00 	teq	r4, #0
 80007f4:	d10f      	bne.n	8000816 <__aeabi_dmul+0x1c2>
 80007f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	eb41 0101 	adc.w	r1, r1, r1
 8000800:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000804:	bf08      	it	eq
 8000806:	3c01      	subeq	r4, #1
 8000808:	d0f7      	beq.n	80007fa <__aeabi_dmul+0x1a6>
 800080a:	ea41 0106 	orr.w	r1, r1, r6
 800080e:	f095 0f00 	teq	r5, #0
 8000812:	bf18      	it	ne
 8000814:	4770      	bxne	lr
 8000816:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	eb43 0303 	adc.w	r3, r3, r3
 8000820:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000824:	bf08      	it	eq
 8000826:	3d01      	subeq	r5, #1
 8000828:	d0f7      	beq.n	800081a <__aeabi_dmul+0x1c6>
 800082a:	ea43 0306 	orr.w	r3, r3, r6
 800082e:	4770      	bx	lr
 8000830:	ea94 0f0c 	teq	r4, ip
 8000834:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000838:	bf18      	it	ne
 800083a:	ea95 0f0c 	teqne	r5, ip
 800083e:	d00c      	beq.n	800085a <__aeabi_dmul+0x206>
 8000840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000844:	bf18      	it	ne
 8000846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084a:	d1d1      	bne.n	80007f0 <__aeabi_dmul+0x19c>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085e:	bf06      	itte	eq
 8000860:	4610      	moveq	r0, r2
 8000862:	4619      	moveq	r1, r3
 8000864:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000868:	d019      	beq.n	800089e <__aeabi_dmul+0x24a>
 800086a:	ea94 0f0c 	teq	r4, ip
 800086e:	d102      	bne.n	8000876 <__aeabi_dmul+0x222>
 8000870:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000874:	d113      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000876:	ea95 0f0c 	teq	r5, ip
 800087a:	d105      	bne.n	8000888 <__aeabi_dmul+0x234>
 800087c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000880:	bf1c      	itt	ne
 8000882:	4610      	movne	r0, r2
 8000884:	4619      	movne	r1, r3
 8000886:	d10a      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000890:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000894:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008a6:	bd70      	pop	{r4, r5, r6, pc}

080008a8 <__aeabi_ddiv>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b6:	bf1d      	ittte	ne
 80008b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008bc:	ea94 0f0c 	teqne	r4, ip
 80008c0:	ea95 0f0c 	teqne	r5, ip
 80008c4:	f000 f8a7 	bleq	8000a16 <__aeabi_ddiv+0x16e>
 80008c8:	eba4 0405 	sub.w	r4, r4, r5
 80008cc:	ea81 0e03 	eor.w	lr, r1, r3
 80008d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d8:	f000 8088 	beq.w	80009ec <__aeabi_ddiv+0x144>
 80008dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000900:	429d      	cmp	r5, r3
 8000902:	bf08      	it	eq
 8000904:	4296      	cmpeq	r6, r2
 8000906:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800090e:	d202      	bcs.n	8000916 <__aeabi_ddiv+0x6e>
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	1ab6      	subs	r6, r6, r2
 8000918:	eb65 0503 	sbc.w	r5, r5, r3
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000926:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 000c 	orrcs.w	r0, r0, ip
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000984:	ea55 0e06 	orrs.w	lr, r5, r6
 8000988:	d018      	beq.n	80009bc <__aeabi_ddiv+0x114>
 800098a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000992:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a6:	d1c0      	bne.n	800092a <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	d10b      	bne.n	80009c6 <__aeabi_ddiv+0x11e>
 80009ae:	ea41 0100 	orr.w	r1, r1, r0
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ba:	e7b6      	b.n	800092a <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	bf04      	itt	eq
 80009c2:	4301      	orreq	r1, r0
 80009c4:	2000      	moveq	r0, #0
 80009c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ca:	bf88      	it	hi
 80009cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d0:	f63f aeaf 	bhi.w	8000732 <__aeabi_dmul+0xde>
 80009d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d8:	bf04      	itt	eq
 80009da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e2:	f150 0000 	adcs.w	r0, r0, #0
 80009e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f8:	bfc2      	ittt	gt
 80009fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	popgt	{r4, r5, r6, pc}
 8000a04:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a08:	f04f 0e00 	mov.w	lr, #0
 8000a0c:	3c01      	subs	r4, #1
 8000a0e:	e690      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a10:	ea45 0e06 	orr.w	lr, r5, r6
 8000a14:	e68d      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1a:	ea94 0f0c 	teq	r4, ip
 8000a1e:	bf08      	it	eq
 8000a20:	ea95 0f0c 	teqeq	r5, ip
 8000a24:	f43f af3b 	beq.w	800089e <__aeabi_dmul+0x24a>
 8000a28:	ea94 0f0c 	teq	r4, ip
 8000a2c:	d10a      	bne.n	8000a44 <__aeabi_ddiv+0x19c>
 8000a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a32:	f47f af34 	bne.w	800089e <__aeabi_dmul+0x24a>
 8000a36:	ea95 0f0c 	teq	r5, ip
 8000a3a:	f47f af25 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e72c      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a44:	ea95 0f0c 	teq	r5, ip
 8000a48:	d106      	bne.n	8000a58 <__aeabi_ddiv+0x1b0>
 8000a4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4e:	f43f aefd 	beq.w	800084c <__aeabi_dmul+0x1f8>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e722      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	f47f aec5 	bne.w	80007f0 <__aeabi_dmul+0x19c>
 8000a66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6a:	f47f af0d 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a72:	f47f aeeb 	bne.w	800084c <__aeabi_dmul+0x1f8>
 8000a76:	e712      	b.n	800089e <__aeabi_dmul+0x24a>

08000a78 <__gedf2>:
 8000a78:	f04f 3cff 	mov.w	ip, #4294967295
 8000a7c:	e006      	b.n	8000a8c <__cmpdf2+0x4>
 8000a7e:	bf00      	nop

08000a80 <__ledf2>:
 8000a80:	f04f 0c01 	mov.w	ip, #1
 8000a84:	e002      	b.n	8000a8c <__cmpdf2+0x4>
 8000a86:	bf00      	nop

08000a88 <__cmpdf2>:
 8000a88:	f04f 0c01 	mov.w	ip, #1
 8000a8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa2:	d01b      	beq.n	8000adc <__cmpdf2+0x54>
 8000aa4:	b001      	add	sp, #4
 8000aa6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aaa:	bf0c      	ite	eq
 8000aac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab0:	ea91 0f03 	teqne	r1, r3
 8000ab4:	bf02      	ittt	eq
 8000ab6:	ea90 0f02 	teqeq	r0, r2
 8000aba:	2000      	moveq	r0, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	f110 0f00 	cmn.w	r0, #0
 8000ac2:	ea91 0f03 	teq	r1, r3
 8000ac6:	bf58      	it	pl
 8000ac8:	4299      	cmppl	r1, r3
 8000aca:	bf08      	it	eq
 8000acc:	4290      	cmpeq	r0, r2
 8000ace:	bf2c      	ite	cs
 8000ad0:	17d8      	asrcs	r0, r3, #31
 8000ad2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ad6:	f040 0001 	orr.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__cmpdf2+0x64>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d107      	bne.n	8000afc <__cmpdf2+0x74>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d1d6      	bne.n	8000aa4 <__cmpdf2+0x1c>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d0d3      	beq.n	8000aa4 <__cmpdf2+0x1c>
 8000afc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_cdrcmple>:
 8000b04:	4684      	mov	ip, r0
 8000b06:	4610      	mov	r0, r2
 8000b08:	4662      	mov	r2, ip
 8000b0a:	468c      	mov	ip, r1
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4663      	mov	r3, ip
 8000b10:	e000      	b.n	8000b14 <__aeabi_cdcmpeq>
 8000b12:	bf00      	nop

08000b14 <__aeabi_cdcmpeq>:
 8000b14:	b501      	push	{r0, lr}
 8000b16:	f7ff ffb7 	bl	8000a88 <__cmpdf2>
 8000b1a:	2800      	cmp	r0, #0
 8000b1c:	bf48      	it	mi
 8000b1e:	f110 0f00 	cmnmi.w	r0, #0
 8000b22:	bd01      	pop	{r0, pc}

08000b24 <__aeabi_dcmpeq>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff fff4 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b2c:	bf0c      	ite	eq
 8000b2e:	2001      	moveq	r0, #1
 8000b30:	2000      	movne	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmplt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffea 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmple>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffe0 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpge>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffce 	bl	8000b04 <__aeabi_cdrcmple>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpgt>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffc4 	bl	8000b04 <__aeabi_cdrcmple>
 8000b7c:	bf34      	ite	cc
 8000b7e:	2001      	movcc	r0, #1
 8000b80:	2000      	movcs	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpun>:
 8000b88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b90:	d102      	bne.n	8000b98 <__aeabi_dcmpun+0x10>
 8000b92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b96:	d10a      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000b98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__aeabi_dcmpun+0x20>
 8000ba2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0001 	mov.w	r0, #1
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2iz>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bbc:	d215      	bcs.n	8000bea <__aeabi_d2iz+0x36>
 8000bbe:	d511      	bpl.n	8000be4 <__aeabi_d2iz+0x30>
 8000bc0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc8:	d912      	bls.n	8000bf0 <__aeabi_d2iz+0x3c>
 8000bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	bf18      	it	ne
 8000be0:	4240      	negne	r0, r0
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d105      	bne.n	8000bfc <__aeabi_d2iz+0x48>
 8000bf0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	bf08      	it	eq
 8000bf6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_d2f>:
 8000c04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c0c:	bf24      	itt	cs
 8000c0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c16:	d90d      	bls.n	8000c34 <__aeabi_d2f+0x30>
 8000c18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c2c:	bf08      	it	eq
 8000c2e:	f020 0001 	biceq.w	r0, r0, #1
 8000c32:	4770      	bx	lr
 8000c34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c38:	d121      	bne.n	8000c7e <__aeabi_d2f+0x7a>
 8000c3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c3e:	bfbc      	itt	lt
 8000c40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	4770      	bxlt	lr
 8000c46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4e:	f1c2 0218 	rsb	r2, r2, #24
 8000c52:	f1c2 0c20 	rsb	ip, r2, #32
 8000c56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5e:	bf18      	it	ne
 8000c60:	f040 0001 	orrne.w	r0, r0, #1
 8000c64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c70:	ea40 000c 	orr.w	r0, r0, ip
 8000c74:	fa23 f302 	lsr.w	r3, r3, r2
 8000c78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c7c:	e7cc      	b.n	8000c18 <__aeabi_d2f+0x14>
 8000c7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c82:	d107      	bne.n	8000c94 <__aeabi_d2f+0x90>
 8000c84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c88:	bf1e      	ittt	ne
 8000c8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c92:	4770      	bxne	lr
 8000c94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_frsub>:
 8000ca4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ca8:	e002      	b.n	8000cb0 <__addsf3>
 8000caa:	bf00      	nop

08000cac <__aeabi_fsub>:
 8000cac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb0 <__addsf3>:
 8000cb0:	0042      	lsls	r2, r0, #1
 8000cb2:	bf1f      	itttt	ne
 8000cb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb8:	ea92 0f03 	teqne	r2, r3
 8000cbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc4:	d06a      	beq.n	8000d9c <__addsf3+0xec>
 8000cc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cce:	bfc1      	itttt	gt
 8000cd0:	18d2      	addgt	r2, r2, r3
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	4048      	eorgt	r0, r1
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	bfb8      	it	lt
 8000cda:	425b      	neglt	r3, r3
 8000cdc:	2b19      	cmp	r3, #25
 8000cde:	bf88      	it	hi
 8000ce0:	4770      	bxhi	lr
 8000ce2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cee:	bf18      	it	ne
 8000cf0:	4240      	negne	r0, r0
 8000cf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cf6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cfe:	bf18      	it	ne
 8000d00:	4249      	negne	r1, r1
 8000d02:	ea92 0f03 	teq	r2, r3
 8000d06:	d03f      	beq.n	8000d88 <__addsf3+0xd8>
 8000d08:	f1a2 0201 	sub.w	r2, r2, #1
 8000d0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000d10:	eb10 000c 	adds.w	r0, r0, ip
 8000d14:	f1c3 0320 	rsb	r3, r3, #32
 8000d18:	fa01 f103 	lsl.w	r1, r1, r3
 8000d1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__addsf3+0x78>
 8000d22:	4249      	negs	r1, r1
 8000d24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d2c:	d313      	bcc.n	8000d56 <__addsf3+0xa6>
 8000d2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d32:	d306      	bcc.n	8000d42 <__addsf3+0x92>
 8000d34:	0840      	lsrs	r0, r0, #1
 8000d36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3a:	f102 0201 	add.w	r2, r2, #1
 8000d3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000d40:	d251      	bcs.n	8000de6 <__addsf3+0x136>
 8000d42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4a:	bf08      	it	eq
 8000d4c:	f020 0001 	biceq.w	r0, r0, #1
 8000d50:	ea40 0003 	orr.w	r0, r0, r3
 8000d54:	4770      	bx	lr
 8000d56:	0049      	lsls	r1, r1, #1
 8000d58:	eb40 0000 	adc.w	r0, r0, r0
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	bf28      	it	cs
 8000d60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d64:	d2ed      	bcs.n	8000d42 <__addsf3+0x92>
 8000d66:	fab0 fc80 	clz	ip, r0
 8000d6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d76:	bfaa      	itet	ge
 8000d78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d7c:	4252      	neglt	r2, r2
 8000d7e:	4318      	orrge	r0, r3
 8000d80:	bfbc      	itt	lt
 8000d82:	40d0      	lsrlt	r0, r2
 8000d84:	4318      	orrlt	r0, r3
 8000d86:	4770      	bx	lr
 8000d88:	f092 0f00 	teq	r2, #0
 8000d8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d90:	bf06      	itte	eq
 8000d92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d96:	3201      	addeq	r2, #1
 8000d98:	3b01      	subne	r3, #1
 8000d9a:	e7b5      	b.n	8000d08 <__addsf3+0x58>
 8000d9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da4:	bf18      	it	ne
 8000da6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000daa:	d021      	beq.n	8000df0 <__addsf3+0x140>
 8000dac:	ea92 0f03 	teq	r2, r3
 8000db0:	d004      	beq.n	8000dbc <__addsf3+0x10c>
 8000db2:	f092 0f00 	teq	r2, #0
 8000db6:	bf08      	it	eq
 8000db8:	4608      	moveq	r0, r1
 8000dba:	4770      	bx	lr
 8000dbc:	ea90 0f01 	teq	r0, r1
 8000dc0:	bf1c      	itt	ne
 8000dc2:	2000      	movne	r0, #0
 8000dc4:	4770      	bxne	lr
 8000dc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dca:	d104      	bne.n	8000dd6 <__addsf3+0x126>
 8000dcc:	0040      	lsls	r0, r0, #1
 8000dce:	bf28      	it	cs
 8000dd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dda:	bf3c      	itt	cc
 8000ddc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de0:	4770      	bxcc	lr
 8000de2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000de6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dee:	4770      	bx	lr
 8000df0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df4:	bf16      	itet	ne
 8000df6:	4608      	movne	r0, r1
 8000df8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dfc:	4601      	movne	r1, r0
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	bf06      	itte	eq
 8000e02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e06:	ea90 0f01 	teqeq	r0, r1
 8000e0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e0e:	4770      	bx	lr

08000e10 <__aeabi_ui2f>:
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e004      	b.n	8000e20 <__aeabi_i2f+0x8>
 8000e16:	bf00      	nop

08000e18 <__aeabi_i2f>:
 8000e18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e1c:	bf48      	it	mi
 8000e1e:	4240      	negmi	r0, r0
 8000e20:	ea5f 0c00 	movs.w	ip, r0
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e2c:	4601      	mov	r1, r0
 8000e2e:	f04f 0000 	mov.w	r0, #0
 8000e32:	e01c      	b.n	8000e6e <__aeabi_l2f+0x2a>

08000e34 <__aeabi_ul2f>:
 8000e34:	ea50 0201 	orrs.w	r2, r0, r1
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e00a      	b.n	8000e58 <__aeabi_l2f+0x14>
 8000e42:	bf00      	nop

08000e44 <__aeabi_l2f>:
 8000e44:	ea50 0201 	orrs.w	r2, r0, r1
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e50:	d502      	bpl.n	8000e58 <__aeabi_l2f+0x14>
 8000e52:	4240      	negs	r0, r0
 8000e54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e58:	ea5f 0c01 	movs.w	ip, r1
 8000e5c:	bf02      	ittt	eq
 8000e5e:	4684      	moveq	ip, r0
 8000e60:	4601      	moveq	r1, r0
 8000e62:	2000      	moveq	r0, #0
 8000e64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e68:	bf08      	it	eq
 8000e6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e72:	fabc f28c 	clz	r2, ip
 8000e76:	3a08      	subs	r2, #8
 8000e78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e7c:	db10      	blt.n	8000ea0 <__aeabi_l2f+0x5c>
 8000e7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e82:	4463      	add	r3, ip
 8000e84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e88:	f1c2 0220 	rsb	r2, r2, #32
 8000e8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e90:	fa20 f202 	lsr.w	r2, r0, r2
 8000e94:	eb43 0002 	adc.w	r0, r3, r2
 8000e98:	bf08      	it	eq
 8000e9a:	f020 0001 	biceq.w	r0, r0, #1
 8000e9e:	4770      	bx	lr
 8000ea0:	f102 0220 	add.w	r2, r2, #32
 8000ea4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea8:	f1c2 0220 	rsb	r2, r2, #32
 8000eac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb4:	eb43 0002 	adc.w	r0, r3, r2
 8000eb8:	bf08      	it	eq
 8000eba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ebe:	4770      	bx	lr

08000ec0 <DHT22_SetPinOutput>:
#include "dht22.h"

static void DHT22_SetPinOutput(DHT22_HandleTypeDef *dht) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	889b      	ldrh	r3, [r3, #4]
 8000eda:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f107 0208 	add.w	r2, r7, #8
 8000eec:	4611      	mov	r1, r2
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 f96a 	bl	80031c8 <HAL_GPIO_Init>
}
 8000ef4:	bf00      	nop
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <DHT22_SetPinInput>:

static void DHT22_SetPinInput(DHT22_HandleTypeDef *dht) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0308 	add.w	r3, r7, #8
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	889b      	ldrh	r3, [r3, #4]
 8000f16:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f107 0208 	add.w	r2, r7, #8
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f002 f94c 	bl	80031c8 <HAL_GPIO_Init>
}
 8000f30:	bf00      	nop
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <delay_us>:

static void delay_us(DHT22_HandleTypeDef *dht, uint16_t us) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us);
 8000f4e:	bf00      	nop
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f58:	887b      	ldrh	r3, [r7, #2]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d3f8      	bcc.n	8000f50 <delay_us+0x18>
}
 8000f5e:	bf00      	nop
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bc80      	pop	{r7}
 8000f68:	4770      	bx	lr

08000f6a <DHT22_Init>:

void DHT22_Init(DHT22_HandleTypeDef *dht) {
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b082      	sub	sp, #8
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
    DHT22_SetPinOutput(dht);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff ffa4 	bl	8000ec0 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	889b      	ldrh	r3, [r3, #4]
 8000f80:	2201      	movs	r2, #1
 8000f82:	4619      	mov	r1, r3
 8000f84:	f002 fabb 	bl	80034fe <HAL_GPIO_WritePin>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <DHT22_Read>:

int DHT22_Read(DHT22_HandleTypeDef *dht, DHT22_Data_t *data) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
    uint8_t bits[5] = {0};
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	711a      	strb	r2, [r3, #4]
    uint8_t byteIndex = 0, bitIndex = 7;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	77fb      	strb	r3, [r7, #31]
 8000fa8:	2307      	movs	r3, #7
 8000faa:	77bb      	strb	r3, [r7, #30]
    uint32_t timeout = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]

    // Start signal
    DHT22_SetPinOutput(dht);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ff85 	bl	8000ec0 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6818      	ldr	r0, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	889b      	ldrh	r3, [r3, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f002 fa9c 	bl	80034fe <HAL_GPIO_WritePin>
    HAL_Delay(2);  // 1 ms  2 ms
 8000fc6:	2002      	movs	r0, #2
 8000fc8:	f001 fab4 	bl	8002534 <HAL_Delay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6818      	ldr	r0, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	889b      	ldrh	r3, [r3, #4]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f002 fa91 	bl	80034fe <HAL_GPIO_WritePin>

    DHT22_SetPinInput(dht);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ff8d 	bl	8000efc <DHT22_SetPinInput>
    delay_us(dht, 30);
 8000fe2:	211e      	movs	r1, #30
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ffa7 	bl	8000f38 <delay_us>

    // Wait for DHT response (LOW)
    timeout = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000fee:	e00c      	b.n	800100a <DHT22_Read+0x7a>
        if (timeout++ > 10000) return 1;
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	61ba      	str	r2, [r7, #24]
 8000ff6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d901      	bls.n	8001002 <DHT22_Read+0x72>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e0c2      	b.n	8001188 <DHT22_Read+0x1f8>
        delay_us(dht, 1);
 8001002:	2101      	movs	r1, #1
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ff97 	bl	8000f38 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	889b      	ldrh	r3, [r3, #4]
 8001012:	4619      	mov	r1, r3
 8001014:	4610      	mov	r0, r2
 8001016:	f002 fa5b 	bl	80034d0 <HAL_GPIO_ReadPin>
 800101a:	4603      	mov	r3, r0
 800101c:	2b01      	cmp	r3, #1
 800101e:	d0e7      	beq.n	8000ff0 <DHT22_Read+0x60>
    }

    // Wait for HIGH
    timeout = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001024:	e00c      	b.n	8001040 <DHT22_Read+0xb0>
        if (timeout++ > 10000) return 2;
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	61ba      	str	r2, [r7, #24]
 800102c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001030:	4293      	cmp	r3, r2
 8001032:	d901      	bls.n	8001038 <DHT22_Read+0xa8>
 8001034:	2302      	movs	r3, #2
 8001036:	e0a7      	b.n	8001188 <DHT22_Read+0x1f8>
        delay_us(dht, 1);
 8001038:	2101      	movs	r1, #1
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ff7c 	bl	8000f38 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	889b      	ldrh	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	4610      	mov	r0, r2
 800104c:	f002 fa40 	bl	80034d0 <HAL_GPIO_ReadPin>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d0e7      	beq.n	8001026 <DHT22_Read+0x96>
    }

    // Wait for LOW (start of data)
    timeout = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800105a:	e00c      	b.n	8001076 <DHT22_Read+0xe6>
        if (timeout++ > 10000) return 3;
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	61ba      	str	r2, [r7, #24]
 8001062:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001066:	4293      	cmp	r3, r2
 8001068:	d901      	bls.n	800106e <DHT22_Read+0xde>
 800106a:	2303      	movs	r3, #3
 800106c:	e08c      	b.n	8001188 <DHT22_Read+0x1f8>
        delay_us(dht, 1);
 800106e:	2101      	movs	r1, #1
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ff61 	bl	8000f38 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	889b      	ldrh	r3, [r3, #4]
 800107e:	4619      	mov	r1, r3
 8001080:	4610      	mov	r0, r2
 8001082:	f002 fa25 	bl	80034d0 <HAL_GPIO_ReadPin>
 8001086:	4603      	mov	r3, r0
 8001088:	2b01      	cmp	r3, #1
 800108a:	d0e7      	beq.n	800105c <DHT22_Read+0xcc>
    }

    // Read 40 bits
    for (int i = 0; i < 40; i++) {
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	e046      	b.n	8001120 <DHT22_Read+0x190>
        // Wait LOW
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET);
 8001092:	bf00      	nop
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	889b      	ldrh	r3, [r3, #4]
 800109c:	4619      	mov	r1, r3
 800109e:	4610      	mov	r0, r2
 80010a0:	f002 fa16 	bl	80034d0 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0f4      	beq.n	8001094 <DHT22_Read+0x104>

        // measure HIGH time
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 80010b4:	bf00      	nop
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	889b      	ldrh	r3, [r3, #4]
 80010be:	4619      	mov	r1, r3
 80010c0:	4610      	mov	r0, r2
 80010c2:	f002 fa05 	bl	80034d0 <HAL_GPIO_ReadPin>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d0f4      	beq.n	80010b6 <DHT22_Read+0x126>

        uint16_t high_time = __HAL_TIM_GET_COUNTER(dht->htim);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d4:	823b      	strh	r3, [r7, #16]

        if (high_time > 40) bits[byteIndex] |= (1 << bitIndex);
 80010d6:	8a3b      	ldrh	r3, [r7, #16]
 80010d8:	2b28      	cmp	r3, #40	@ 0x28
 80010da:	d912      	bls.n	8001102 <DHT22_Read+0x172>
 80010dc:	7ffb      	ldrb	r3, [r7, #31]
 80010de:	3320      	adds	r3, #32
 80010e0:	443b      	add	r3, r7
 80010e2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010e6:	b25a      	sxtb	r2, r3
 80010e8:	7fbb      	ldrb	r3, [r7, #30]
 80010ea:	2101      	movs	r1, #1
 80010ec:	fa01 f303 	lsl.w	r3, r1, r3
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	4313      	orrs	r3, r2
 80010f4:	b25a      	sxtb	r2, r3
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	3320      	adds	r3, #32
 80010fc:	443b      	add	r3, r7
 80010fe:	f803 2c18 	strb.w	r2, [r3, #-24]

        if (bitIndex == 0) {
 8001102:	7fbb      	ldrb	r3, [r7, #30]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d105      	bne.n	8001114 <DHT22_Read+0x184>
            bitIndex = 7;
 8001108:	2307      	movs	r3, #7
 800110a:	77bb      	strb	r3, [r7, #30]
            byteIndex++;
 800110c:	7ffb      	ldrb	r3, [r7, #31]
 800110e:	3301      	adds	r3, #1
 8001110:	77fb      	strb	r3, [r7, #31]
 8001112:	e002      	b.n	800111a <DHT22_Read+0x18a>
        } else {
            bitIndex--;
 8001114:	7fbb      	ldrb	r3, [r7, #30]
 8001116:	3b01      	subs	r3, #1
 8001118:	77bb      	strb	r3, [r7, #30]
    for (int i = 0; i < 40; i++) {
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3301      	adds	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	2b27      	cmp	r3, #39	@ 0x27
 8001124:	ddb5      	ble.n	8001092 <DHT22_Read+0x102>
        }
    }

    uint8_t sum = bits[0] + bits[1] + bits[2] + bits[3];
 8001126:	7a3a      	ldrb	r2, [r7, #8]
 8001128:	7a7b      	ldrb	r3, [r7, #9]
 800112a:	4413      	add	r3, r2
 800112c:	b2da      	uxtb	r2, r3
 800112e:	7abb      	ldrb	r3, [r7, #10]
 8001130:	4413      	add	r3, r2
 8001132:	b2da      	uxtb	r2, r3
 8001134:	7afb      	ldrb	r3, [r7, #11]
 8001136:	4413      	add	r3, r2
 8001138:	74fb      	strb	r3, [r7, #19]
    if (sum != bits[4]) return 4;  // checksum error
 800113a:	7b3b      	ldrb	r3, [r7, #12]
 800113c:	7cfa      	ldrb	r2, [r7, #19]
 800113e:	429a      	cmp	r2, r3
 8001140:	d001      	beq.n	8001146 <DHT22_Read+0x1b6>
 8001142:	2304      	movs	r3, #4
 8001144:	e020      	b.n	8001188 <DHT22_Read+0x1f8>

    data->Humidity = (bits[0] << 8 | bits[1]) * 0.1f;
 8001146:	7a3b      	ldrb	r3, [r7, #8]
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	7a7a      	ldrb	r2, [r7, #9]
 800114c:	4313      	orrs	r3, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fe62 	bl	8000e18 <__aeabi_i2f>
 8001154:	4603      	mov	r3, r0
 8001156:	490e      	ldr	r1, [pc, #56]	@ (8001190 <DHT22_Read+0x200>)
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f80b 	bl	8000174 <__aeabi_fmul>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) * 0.1f;
 8001166:	7abb      	ldrb	r3, [r7, #10]
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	7afa      	ldrb	r2, [r7, #11]
 800116c:	4313      	orrs	r3, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe52 	bl	8000e18 <__aeabi_i2f>
 8001174:	4603      	mov	r3, r0
 8001176:	4906      	ldr	r1, [pc, #24]	@ (8001190 <DHT22_Read+0x200>)
 8001178:	4618      	mov	r0, r3
 800117a:	f7fe fffb 	bl	8000174 <__aeabi_fmul>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	601a      	str	r2, [r3, #0]

    return 0;
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	3dcccccd 	.word	0x3dcccccd

08001194 <lcd_send_cmd>:
 *      Author: THANGTRAN
 */
#include "I2CLCD.h"
extern I2C_HandleTypeDef hi2c1;
#define ADDRESS_LCD 0x4E   // a ch 0x27 dch tri 1 bit (0x27 << 1)
void lcd_send_cmd (char cmd) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af02      	add	r7, sp, #8
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f023 030f 	bic.w	r3, r3, #15
 80011a4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  // en=1, rs=0
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	f043 030c 	orr.w	r3, r3, #12
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  // en=0, rs=0
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  // en=1, rs=0
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	f043 030c 	orr.w	r3, r3, #12
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  // en=0, rs=0
 80011ca:	7bbb      	ldrb	r3, [r7, #14]
 80011cc:	f043 0308 	orr.w	r3, r3, #8
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80011d4:	f107 0208 	add.w	r2, r7, #8
 80011d8:	2364      	movs	r3, #100	@ 0x64
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2304      	movs	r3, #4
 80011de:	214e      	movs	r1, #78	@ 0x4e
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <lcd_send_cmd+0x5c>)
 80011e2:	f002 fae9 	bl	80037b8 <HAL_I2C_Master_Transmit>
}
 80011e6:	bf00      	nop
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000228 	.word	0x20000228

080011f4 <lcd_send_data>:

void lcd_send_data (char data) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af02      	add	r7, sp, #8
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	f023 030f 	bic.w	r3, r3, #15
 8001204:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  // en=1, rs=1
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	f043 030d 	orr.w	r3, r3, #13
 8001212:	b2db      	uxtb	r3, r3
 8001214:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  // en=0, rs=1
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	f043 0309 	orr.w	r3, r3, #9
 800121c:	b2db      	uxtb	r3, r3
 800121e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  // en=1, rs=1
 8001220:	7bbb      	ldrb	r3, [r7, #14]
 8001222:	f043 030d 	orr.w	r3, r3, #13
 8001226:	b2db      	uxtb	r3, r3
 8001228:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  // en=0, rs=1
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	f043 0309 	orr.w	r3, r3, #9
 8001230:	b2db      	uxtb	r3, r3
 8001232:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8001234:	f107 0208 	add.w	r2, r7, #8
 8001238:	2364      	movs	r3, #100	@ 0x64
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	2304      	movs	r3, #4
 800123e:	214e      	movs	r1, #78	@ 0x4e
 8001240:	4803      	ldr	r0, [pc, #12]	@ (8001250 <lcd_send_data+0x5c>)
 8001242:	f002 fab9 	bl	80037b8 <HAL_I2C_Master_Transmit>
}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000228 	.word	0x20000228

08001254 <lcd_init>:

void lcd_init (void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001258:	2032      	movs	r0, #50	@ 0x32
 800125a:	f001 f96b 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x30);
 800125e:	2030      	movs	r0, #48	@ 0x30
 8001260:	f7ff ff98 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(5);
 8001264:	2005      	movs	r0, #5
 8001266:	f001 f965 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x30);
 800126a:	2030      	movs	r0, #48	@ 0x30
 800126c:	f7ff ff92 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f001 f95f 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x32);
 8001276:	2032      	movs	r0, #50	@ 0x32
 8001278:	f7ff ff8c 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(10);
 800127c:	200a      	movs	r0, #10
 800127e:	f001 f959 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x28); // 4-bit mode
 8001282:	2028      	movs	r0, #40	@ 0x28
 8001284:	f7ff ff86 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(1);
 8001288:	2001      	movs	r0, #1
 800128a:	f001 f953 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x0c); // Display on, cursor off
 800128e:	200c      	movs	r0, #12
 8001290:	f7ff ff80 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(1);
 8001294:	2001      	movs	r0, #1
 8001296:	f001 f94d 	bl	8002534 <HAL_Delay>
	lcd_send_cmd (0x01); // Clear display
 800129a:	2001      	movs	r0, #1
 800129c:	f7ff ff7a 	bl	8001194 <lcd_send_cmd>
	HAL_Delay(2);
 80012a0:	2002      	movs	r0, #2
 80012a2:	f001 f947 	bl	8002534 <HAL_Delay>
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}

080012aa <lcd_send_string>:

void lcd_send_string (char *str) {
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80012b2:	e006      	b.n	80012c2 <lcd_send_string+0x18>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff99 	bl	80011f4 <lcd_send_data>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f4      	bne.n	80012b4 <lcd_send_string+0xa>
}
 80012ca:	bf00      	nop
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
    switch (row) {
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <lcd_put_cur+0x18>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d005      	beq.n	80012f6 <lcd_put_cur+0x22>
 80012ea:	e009      	b.n	8001300 <lcd_put_cur+0x2c>
        case 0: col |= 0x80; break;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	e004      	b.n	8001300 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	bf00      	nop
    }
    lcd_send_cmd (col);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	b2db      	uxtb	r3, r3
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff ff45 	bl	8001194 <lcd_send_cmd>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <SHT31_SendCommand>:
 */
#include "SHT3X.h"
#define SHT31_ADDR (0x44 << 1)
extern I2C_HandleTypeDef hi2c1;
void SHT31_SendCommand(uint16_t cmd)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af02      	add	r7, sp, #8
 800131a:	4603      	mov	r3, r0
 800131c:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = (cmd >> 8) & 0xFF;
 800131e:	88fb      	ldrh	r3, [r7, #6]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	b29b      	uxth	r3, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	733b      	strb	r3, [r7, #12]
	buffer[1] = cmd & 0xFF;
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, SHT31_ADDR, buffer, 2, 100);
 800132e:	f107 020c 	add.w	r2, r7, #12
 8001332:	2364      	movs	r3, #100	@ 0x64
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2302      	movs	r3, #2
 8001338:	2188      	movs	r1, #136	@ 0x88
 800133a:	4803      	ldr	r0, [pc, #12]	@ (8001348 <SHT31_SendCommand+0x34>)
 800133c:	f002 fa3c 	bl	80037b8 <HAL_I2C_Master_Transmit>
}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000228 	.word	0x20000228

0800134c <SHT31_Init>:
void SHT31_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 8001350:	200a      	movs	r0, #10
 8001352:	f001 f8ef 	bl	8002534 <HAL_Delay>
	SHT31_SendCommand(0x30A2); // Soft reset
 8001356:	f243 00a2 	movw	r0, #12450	@ 0x30a2
 800135a:	f7ff ffdb 	bl	8001314 <SHT31_SendCommand>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f001 f8e8 	bl	8002534 <HAL_Delay>
}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}

08001368 <I2C_ResetBus>:
void I2C_ResetBus(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
    __HAL_I2C_DISABLE(&hi2c1);
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <I2C_ResetBus+0x30>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <I2C_ResetBus+0x30>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f022 0201 	bic.w	r2, r2, #1
 800137a:	601a      	str	r2, [r3, #0]
    HAL_Delay(5);
 800137c:	2005      	movs	r0, #5
 800137e:	f001 f8d9 	bl	8002534 <HAL_Delay>
    __HAL_I2C_ENABLE(&hi2c1);
 8001382:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <I2C_ResetBus+0x30>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <I2C_ResetBus+0x30>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f042 0201 	orr.w	r2, r2, #1
 8001390:	601a      	str	r2, [r3, #0]
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000228 	.word	0x20000228
 800139c:	00000000 	.word	0x00000000

080013a0 <SHT31_ReadData>:
uint8_t SHT31_ReadData(float *temperature, float *humidity)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
	uint8_t data[6]; // Gi lnh o  chnh xc cao
	SHT31_SendCommand(0x2400);
 80013aa:	f44f 5010 	mov.w	r0, #9216	@ 0x2400
 80013ae:	f7ff ffb1 	bl	8001314 <SHT31_SendCommand>
	HAL_Delay(20); // SHT31 cn 1015ms  o xong // c 6 byte
 80013b2:	2014      	movs	r0, #20
 80013b4:	f001 f8be 	bl	8002534 <HAL_Delay>
	if (HAL_I2C_Master_Receive(&hi2c1, SHT31_ADDR, data, 6, 100) != HAL_OK)
 80013b8:	f107 020c 	add.w	r2, r7, #12
 80013bc:	2364      	movs	r3, #100	@ 0x64
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2306      	movs	r3, #6
 80013c2:	2188      	movs	r1, #136	@ 0x88
 80013c4:	4830      	ldr	r0, [pc, #192]	@ (8001488 <SHT31_ReadData+0xe8>)
 80013c6:	f002 faf5 	bl	80039b4 <HAL_I2C_Master_Receive>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <SHT31_ReadData+0x38>
		{
		I2C_ResetBus();
 80013d0:	f7ff ffca 	bl	8001368 <I2C_ResetBus>
		return 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	e04b      	b.n	8001470 <SHT31_ReadData+0xd0>
		}
	uint16_t rawTemp = (data[0] << 8) | data[1];
 80013d8:	7b3b      	ldrb	r3, [r7, #12]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7b7b      	ldrb	r3, [r7, #13]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	82fb      	strh	r3, [r7, #22]
	uint16_t rawHum = (data[3] << 8) | data[4];
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	7c3b      	ldrb	r3, [r7, #16]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	82bb      	strh	r3, [r7, #20]
	*temperature = -45 + (175.0 * rawTemp / 65535.0);
 80013fc:	8afb      	ldrh	r3, [r7, #22]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f8be 	bl	8000580 <__aeabi_i2d>
 8001404:	a31c      	add	r3, pc, #112	@ (adr r3, 8001478 <SHT31_ReadData+0xd8>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7ff f923 	bl	8000654 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
 8001416:	a31a      	add	r3, pc, #104	@ (adr r3, 8001480 <SHT31_ReadData+0xe0>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff fa44 	bl	80008a8 <__aeabi_ddiv>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <SHT31_ReadData+0xec>)
 800142e:	f7fe ff59 	bl	80002e4 <__aeabi_dsub>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4610      	mov	r0, r2
 8001438:	4619      	mov	r1, r3
 800143a:	f7ff fbe3 	bl	8000c04 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	601a      	str	r2, [r3, #0]
	*humidity = 100 * rawHum / 65535.0;
 8001444:	8abb      	ldrh	r3, [r7, #20]
 8001446:	2264      	movs	r2, #100	@ 0x64
 8001448:	fb02 f303 	mul.w	r3, r2, r3
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f897 	bl	8000580 <__aeabi_i2d>
 8001452:	a30b      	add	r3, pc, #44	@ (adr r3, 8001480 <SHT31_ReadData+0xe0>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	f7ff fa26 	bl	80008a8 <__aeabi_ddiv>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	f7ff fbce 	bl	8000c04 <__aeabi_d2f>
 8001468:	4602      	mov	r2, r0
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	601a      	str	r2, [r3, #0]
	return 1;
 800146e:	2301      	movs	r3, #1
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	00000000 	.word	0x00000000
 800147c:	4065e000 	.word	0x4065e000
 8001480:	00000000 	.word	0x00000000
 8001484:	40efffe0 	.word	0x40efffe0
 8001488:	20000228 	.word	0x20000228
 800148c:	40468000 	.word	0x40468000

08001490 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014a0:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014a2:	4a19      	ldr	r2, [pc, #100]	@ (8001508 <MX_ADC1_Init+0x78>)
 80014a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014a6:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014ac:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014ba:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80014be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c0:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80014c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014cc:	480d      	ldr	r0, [pc, #52]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014ce:	f001 f863 	bl	8002598 <HAL_ADC_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80014d8:	f000 fd11 	bl	8001efe <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014dc:	2301      	movs	r3, #1
 80014de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014e0:	2301      	movs	r3, #1
 80014e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	@ (8001504 <MX_ADC1_Init+0x74>)
 80014ee:	f001 fb17 	bl	8002b20 <HAL_ADC_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80014f8:	f000 fd01 	bl	8001efe <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200001f8 	.word	0x200001f8
 8001508:	40012400 	.word	0x40012400

0800150c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0310 	add.w	r3, r7, #16
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a14      	ldr	r2, [pc, #80]	@ (8001578 <HAL_ADC_MspInit+0x6c>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d121      	bne.n	8001570 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <HAL_ADC_MspInit+0x70>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a12      	ldr	r2, [pc, #72]	@ (800157c <HAL_ADC_MspInit+0x70>)
 8001532:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_ADC_MspInit+0x70>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001544:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <HAL_ADC_MspInit+0x70>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a0c      	ldr	r2, [pc, #48]	@ (800157c <HAL_ADC_MspInit+0x70>)
 800154a:	f043 0304 	orr.w	r3, r3, #4
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <HAL_ADC_MspInit+0x70>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800155c:	2302      	movs	r3, #2
 800155e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001560:	2303      	movs	r3, #3
 8001562:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	4619      	mov	r1, r3
 800156a:	4805      	ldr	r0, [pc, #20]	@ (8001580 <HAL_ADC_MspInit+0x74>)
 800156c:	f001 fe2c 	bl	80031c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001570:	bf00      	nop
 8001572:	3720      	adds	r7, #32
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40012400 	.word	0x40012400
 800157c:	40021000 	.word	0x40021000
 8001580:	40010800 	.word	0x40010800

08001584 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001598:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <MX_GPIO_Init+0xcc>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a2c      	ldr	r2, [pc, #176]	@ (8001650 <MX_GPIO_Init+0xcc>)
 800159e:	f043 0310 	orr.w	r3, r3, #16
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0310 	and.w	r3, r3, #16
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b0:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a26      	ldr	r2, [pc, #152]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015b6:	f043 0320 	orr.w	r3, r3, #32
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b24      	ldr	r3, [pc, #144]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0320 	and.w	r3, r3, #32
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c8:	4b21      	ldr	r3, [pc, #132]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a20      	ldr	r2, [pc, #128]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015ce:	f043 0304 	orr.w	r3, r3, #4
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015e6:	f043 0308 	orr.w	r3, r3, #8
 80015ea:	6193      	str	r3, [r2, #24]
 80015ec:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <MX_GPIO_Init+0xcc>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	603b      	str	r3, [r7, #0]
 80015f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015f8:	2200      	movs	r2, #0
 80015fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015fe:	4815      	ldr	r0, [pc, #84]	@ (8001654 <MX_GPIO_Init+0xd0>)
 8001600:	f001 ff7d 	bl	80034fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	2104      	movs	r1, #4
 8001608:	4813      	ldr	r0, [pc, #76]	@ (8001658 <MX_GPIO_Init+0xd4>)
 800160a:	f001 ff78 	bl	80034fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800160e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2301      	movs	r3, #1
 8001616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	2302      	movs	r3, #2
 800161e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001620:	f107 0310 	add.w	r3, r7, #16
 8001624:	4619      	mov	r1, r3
 8001626:	480b      	ldr	r0, [pc, #44]	@ (8001654 <MX_GPIO_Init+0xd0>)
 8001628:	f001 fdce 	bl	80031c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800162c:	2304      	movs	r3, #4
 800162e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2302      	movs	r3, #2
 800163a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	4619      	mov	r1, r3
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_GPIO_Init+0xd4>)
 8001644:	f001 fdc0 	bl	80031c8 <HAL_GPIO_Init>

}
 8001648:	bf00      	nop
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000
 8001654:	40011000 	.word	0x40011000
 8001658:	40010800 	.word	0x40010800

0800165c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001662:	4a13      	ldr	r2, [pc, #76]	@ (80016b0 <MX_I2C1_Init+0x54>)
 8001664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001666:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001668:	4a12      	ldr	r2, [pc, #72]	@ (80016b4 <MX_I2C1_Init+0x58>)
 800166a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800166c:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <MX_I2C1_Init+0x50>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001672:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001678:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <MX_I2C1_Init+0x50>)
 800167a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800167e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001680:	4b0a      	ldr	r3, [pc, #40]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001686:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800168c:	4b07      	ldr	r3, [pc, #28]	@ (80016ac <MX_I2C1_Init+0x50>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <MX_I2C1_Init+0x50>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001698:	4804      	ldr	r0, [pc, #16]	@ (80016ac <MX_I2C1_Init+0x50>)
 800169a:	f001 ff49 	bl	8003530 <HAL_I2C_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016a4:	f000 fc2b 	bl	8001efe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000228 	.word	0x20000228
 80016b0:	40005400 	.word	0x40005400
 80016b4:	000186a0 	.word	0x000186a0

080016b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c0:	f107 0310 	add.w	r3, r7, #16
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a15      	ldr	r2, [pc, #84]	@ (8001728 <HAL_I2C_MspInit+0x70>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d123      	bne.n	8001720 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <HAL_I2C_MspInit+0x74>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	4a13      	ldr	r2, [pc, #76]	@ (800172c <HAL_I2C_MspInit+0x74>)
 80016de:	f043 0308 	orr.w	r3, r3, #8
 80016e2:	6193      	str	r3, [r2, #24]
 80016e4:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_I2C_MspInit+0x74>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	f003 0308 	and.w	r3, r3, #8
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016f0:	23c0      	movs	r3, #192	@ 0xc0
 80016f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f4:	2312      	movs	r3, #18
 80016f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f8:	2303      	movs	r3, #3
 80016fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480b      	ldr	r0, [pc, #44]	@ (8001730 <HAL_I2C_MspInit+0x78>)
 8001704:	f001 fd60 	bl	80031c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001708:	4b08      	ldr	r3, [pc, #32]	@ (800172c <HAL_I2C_MspInit+0x74>)
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	4a07      	ldr	r2, [pc, #28]	@ (800172c <HAL_I2C_MspInit+0x74>)
 800170e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001712:	61d3      	str	r3, [r2, #28]
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <HAL_I2C_MspInit+0x74>)
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001720:	bf00      	nop
 8001722:	3720      	adds	r7, #32
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40005400 	.word	0x40005400
 800172c:	40021000 	.word	0x40021000
 8001730:	40010c00 	.word	0x40010c00

08001734 <Push_Event>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void Push_Event(Event_t event) {
 8001734:	b480      	push	{r7}
 8001736:	b087      	sub	sp, #28
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800173e:	f3ef 8310 	mrs	r3, PRIMASK
 8001742:	60fb      	str	r3, [r7, #12]
  return(result);
 8001744:	68fb      	ldr	r3, [r7, #12]
    uint32_t primask = __get_PRIMASK();
 8001746:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
    __disable_irq(); // Kha ngt tm thi

    int8_t next_tail = (qtail + 1) % EVENT_QUEUE_SIZE;
 800174c:	4b16      	ldr	r3, [pc, #88]	@ (80017a8 <Push_Event+0x74>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	b25b      	sxtb	r3, r3
 8001752:	1c5a      	adds	r2, r3, #1
 8001754:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <Push_Event+0x78>)
 8001756:	fb83 1302 	smull	r1, r3, r3, r2
 800175a:	4413      	add	r3, r2
 800175c:	10d9      	asrs	r1, r3, #3
 800175e:	17d3      	asrs	r3, r2, #31
 8001760:	1ac9      	subs	r1, r1, r3
 8001762:	460b      	mov	r3, r1
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	1a5b      	subs	r3, r3, r1
 8001768:	1ad1      	subs	r1, r2, r3
 800176a:	460b      	mov	r3, r1
 800176c:	74fb      	strb	r3, [r7, #19]
    if (next_tail != qhead) {
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <Push_Event+0x7c>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b25b      	sxtb	r3, r3
 8001774:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001778:	429a      	cmp	r2, r3
 800177a:	d009      	beq.n	8001790 <Push_Event+0x5c>
        event_queue[qtail] = event;
 800177c:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <Push_Event+0x74>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	b25b      	sxtb	r3, r3
 8001782:	4619      	mov	r1, r3
 8001784:	4a0b      	ldr	r2, [pc, #44]	@ (80017b4 <Push_Event+0x80>)
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	5453      	strb	r3, [r2, r1]
        qtail = next_tail;
 800178a:	4a07      	ldr	r2, [pc, #28]	@ (80017a8 <Push_Event+0x74>)
 800178c:	7cfb      	ldrb	r3, [r7, #19]
 800178e:	7013      	strb	r3, [r2, #0]
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	f383 8810 	msr	PRIMASK, r3
}
 800179a:	bf00      	nop
    }

    __set_PRIMASK(primask); // Khi phc trng thi ngt
}
 800179c:	bf00      	nop
 800179e:	371c      	adds	r7, #28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	200002a0 	.word	0x200002a0
 80017ac:	88888889 	.word	0x88888889
 80017b0:	2000029f 	.word	0x2000029f
 80017b4:	20000290 	.word	0x20000290

080017b8 <Pop_Event>:

Event_t Pop_Event(void) {
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
    if (qhead == qtail) return EVENT_NONE;
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <Pop_Event+0x58>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b25a      	sxtb	r2, r3
 80017c4:	4b13      	ldr	r3, [pc, #76]	@ (8001814 <Pop_Event+0x5c>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d101      	bne.n	80017d2 <Pop_Event+0x1a>
 80017ce:	2300      	movs	r3, #0
 80017d0:	e019      	b.n	8001806 <Pop_Event+0x4e>
    Event_t event = event_queue[qhead];
 80017d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <Pop_Event+0x58>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <Pop_Event+0x60>)
 80017dc:	5c9b      	ldrb	r3, [r3, r2]
 80017de:	71fb      	strb	r3, [r7, #7]
    qhead = (qhead + 1) % EVENT_QUEUE_SIZE;
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <Pop_Event+0x58>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <Pop_Event+0x64>)
 80017ea:	fb83 1302 	smull	r1, r3, r3, r2
 80017ee:	4413      	add	r3, r2
 80017f0:	10d9      	asrs	r1, r3, #3
 80017f2:	17d3      	asrs	r3, r2, #31
 80017f4:	1ac9      	subs	r1, r1, r3
 80017f6:	460b      	mov	r3, r1
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a5b      	subs	r3, r3, r1
 80017fc:	1ad1      	subs	r1, r2, r3
 80017fe:	b24a      	sxtb	r2, r1
 8001800:	4b03      	ldr	r3, [pc, #12]	@ (8001810 <Pop_Event+0x58>)
 8001802:	701a      	strb	r2, [r3, #0]
    return event;
 8001804:	79fb      	ldrb	r3, [r7, #7]
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	2000029f 	.word	0x2000029f
 8001814:	200002a0 	.word	0x200002a0
 8001818:	20000290 	.word	0x20000290
 800181c:	88888889 	.word	0x88888889

08001820 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a20      	ldr	r2, [pc, #128]	@ (80018b0 <HAL_UART_RxCpltCallback+0x90>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d13a      	bne.n	80018a8 <HAL_UART_RxCpltCallback+0x88>
        // Kim tra k t kt thc lnh
        if (rx_byte == '\n' || rx_byte == '\r') {
 8001832:	4b20      	ldr	r3, [pc, #128]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b0a      	cmp	r3, #10
 800183a:	d004      	beq.n	8001846 <HAL_UART_RxCpltCallback+0x26>
 800183c:	4b1d      	ldr	r3, [pc, #116]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b0d      	cmp	r3, #13
 8001844:	d10f      	bne.n	8001866 <HAL_UART_RxCpltCallback+0x46>
            if (rx_index > 0) {
 8001846:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <HAL_UART_RxCpltCallback+0x98>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d026      	beq.n	800189e <HAL_UART_RxCpltCallback+0x7e>
                rx_buffer[rx_index] = '\0'; // Kt thc chui an ton
 8001850:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_UART_RxCpltCallback+0x98>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b2db      	uxtb	r3, r3
 8001856:	461a      	mov	r2, r3
 8001858:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <HAL_UART_RxCpltCallback+0x9c>)
 800185a:	2100      	movs	r1, #0
 800185c:	5499      	strb	r1, [r3, r2]
                Push_Event(EVENT_ISR); // y task x l lnh vo hng i
 800185e:	2004      	movs	r0, #4
 8001860:	f7ff ff68 	bl	8001734 <Push_Event>
            if (rx_index > 0) {
 8001864:	e01b      	b.n	800189e <HAL_UART_RxCpltCallback+0x7e>
            }
        }
        else {
            if (rx_byte >= 32 && rx_byte <= 126) {
 8001866:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b2db      	uxtb	r3, r3
 800186c:	2b1f      	cmp	r3, #31
 800186e:	d916      	bls.n	800189e <HAL_UART_RxCpltCallback+0x7e>
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b7e      	cmp	r3, #126	@ 0x7e
 8001878:	d811      	bhi.n	800189e <HAL_UART_RxCpltCallback+0x7e>
                if (rx_index < (sizeof(rx_buffer) - 1)) {
 800187a:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <HAL_UART_RxCpltCallback+0x98>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b30      	cmp	r3, #48	@ 0x30
 8001882:	d80c      	bhi.n	800189e <HAL_UART_RxCpltCallback+0x7e>
                    rx_buffer[rx_index++] = rx_byte;
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <HAL_UART_RxCpltCallback+0x98>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	b2d1      	uxtb	r1, r2
 800188e:	4a0a      	ldr	r2, [pc, #40]	@ (80018b8 <HAL_UART_RxCpltCallback+0x98>)
 8001890:	7011      	strb	r1, [r2, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b2d9      	uxtb	r1, r3
 800189a:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <HAL_UART_RxCpltCallback+0x9c>)
 800189c:	5499      	strb	r1, [r3, r2]
                }
            }
        }
        HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);
 800189e:	2201      	movs	r2, #1
 80018a0:	4904      	ldr	r1, [pc, #16]	@ (80018b4 <HAL_UART_RxCpltCallback+0x94>)
 80018a2:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <HAL_UART_RxCpltCallback+0xa0>)
 80018a4:	f004 f927 	bl	8005af6 <HAL_UART_Receive_IT>
    }
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40013800 	.word	0x40013800
 80018b4:	200002d7 	.word	0x200002d7
 80018b8:	200002d6 	.word	0x200002d6
 80018bc:	200002a4 	.word	0x200002a4
 80018c0:	200003a4 	.word	0x200003a4

080018c4 <Check_UART_Error>:

void Check_UART_Error(UART_HandleTypeDef *huart) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	2b08      	cmp	r3, #8
 80018d8:	d10f      	bne.n	80018fa <Check_UART_Error+0x36>
        __HAL_UART_CLEAR_OREFLAG(huart); // Xa c li Overrun
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]

        // Kch hot li vic nhn ngt v khi c li ORE, HAL s dng nhn d liu
        HAL_UART_Receive_IT(huart, (uint8_t*)&rx_byte, 1);
 80018f0:	2201      	movs	r2, #1
 80018f2:	4904      	ldr	r1, [pc, #16]	@ (8001904 <Check_UART_Error+0x40>)
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f004 f8fe 	bl	8005af6 <HAL_UART_Receive_IT>

        // Debug: Nhy LED hoc gi chui bo li  bit h thng va b trn
        //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
    }
}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200002d7 	.word	0x200002d7

08001908 <Task_ADC>:
void Task_ADC(void){
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800190c:	480a      	ldr	r0, [pc, #40]	@ (8001938 <Task_ADC+0x30>)
 800190e:	f000 ff1b 	bl	8002748 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK){
 8001912:	210a      	movs	r1, #10
 8001914:	4808      	ldr	r0, [pc, #32]	@ (8001938 <Task_ADC+0x30>)
 8001916:	f000 fff1 	bl	80028fc <HAL_ADC_PollForConversion>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d105      	bne.n	800192c <Task_ADC+0x24>
        ADC_val = HAL_ADC_GetValue(&hadc1);
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <Task_ADC+0x30>)
 8001922:	f001 f8f1 	bl	8002b08 <HAL_ADC_GetValue>
 8001926:	4603      	mov	r3, r0
 8001928:	4a04      	ldr	r2, [pc, #16]	@ (800193c <Task_ADC+0x34>)
 800192a:	6013      	str	r3, [r2, #0]
    }
    HAL_ADC_Stop(&hadc1);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <Task_ADC+0x30>)
 800192e:	f000 ffb9 	bl	80028a4 <HAL_ADC_Stop>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200001f8 	.word	0x200001f8
 800193c:	20000300 	.word	0x20000300

08001940 <Task_UART>:
void Task_UART(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
    uint8_t len = strlen(uart_tx_buf);
 8001946:	480f      	ldr	r0, [pc, #60]	@ (8001984 <Task_UART+0x44>)
 8001948:	f7fe fc0c 	bl	8000164 <strlen>
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
    if (len > 0) {
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d011      	beq.n	800197a <Task_UART+0x3a>
        if (HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buf, len, 100) == HAL_OK) {
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	b29a      	uxth	r2, r3
 800195a:	2364      	movs	r3, #100	@ 0x64
 800195c:	4909      	ldr	r1, [pc, #36]	@ (8001984 <Task_UART+0x44>)
 800195e:	480a      	ldr	r0, [pc, #40]	@ (8001988 <Task_UART+0x48>)
 8001960:	f004 f83e 	bl	80059e0 <HAL_UART_Transmit>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d107      	bne.n	800197a <Task_UART+0x3a>
            uart_tx_buf[0] = '\0';
 800196a:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <Task_UART+0x44>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
            memset(uart_tx_buf, 0, sizeof(uart_tx_buf));
 8001970:	2220      	movs	r2, #32
 8001972:	2100      	movs	r1, #0
 8001974:	4803      	ldr	r0, [pc, #12]	@ (8001984 <Task_UART+0x44>)
 8001976:	f005 fc10 	bl	800719a <memset>
        }
    }
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200002e0 	.word	0x200002e0
 8001988:	200003a4 	.word	0x200003a4

0800198c <Task_Read_Sensor>:
void Task_Read_Sensor(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
    if (flag == 0) {
 8001992:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <Task_Read_Sensor+0x64>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d108      	bne.n	80019ac <Task_Read_Sensor+0x20>
        status = SHT31_ReadData(&t, &h);
 800199a:	4916      	ldr	r1, [pc, #88]	@ (80019f4 <Task_Read_Sensor+0x68>)
 800199c:	4816      	ldr	r0, [pc, #88]	@ (80019f8 <Task_Read_Sensor+0x6c>)
 800199e:	f7ff fcff 	bl	80013a0 <SHT31_ReadData>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <Task_Read_Sensor+0x70>)
 80019a8:	701a      	strb	r2, [r3, #0]
        else{
        	int len = snprintf(uart_tx_buf, sizeof(uart_tx_buf), "%d", res);
        	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buf, len, 100);
        }
    }
}
 80019aa:	e01d      	b.n	80019e8 <Task_Read_Sensor+0x5c>
    	int res = DHT22_Read(&dht, &dht_data);
 80019ac:	4914      	ldr	r1, [pc, #80]	@ (8001a00 <Task_Read_Sensor+0x74>)
 80019ae:	4815      	ldr	r0, [pc, #84]	@ (8001a04 <Task_Read_Sensor+0x78>)
 80019b0:	f7ff faee 	bl	8000f90 <DHT22_Read>
 80019b4:	6078      	str	r0, [r7, #4]
        if(res==0){
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d107      	bne.n	80019cc <Task_Read_Sensor+0x40>
        	status = 1;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <Task_Read_Sensor+0x70>)
 80019be:	2201      	movs	r2, #1
 80019c0:	701a      	strb	r2, [r3, #0]
        	t = dht_data.Temperature;
 80019c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <Task_Read_Sensor+0x74>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a0c      	ldr	r2, [pc, #48]	@ (80019f8 <Task_Read_Sensor+0x6c>)
 80019c8:	6013      	str	r3, [r2, #0]
}
 80019ca:	e00d      	b.n	80019e8 <Task_Read_Sensor+0x5c>
        	int len = snprintf(uart_tx_buf, sizeof(uart_tx_buf), "%d", res);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <Task_Read_Sensor+0x7c>)
 80019d0:	2120      	movs	r1, #32
 80019d2:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <Task_Read_Sensor+0x80>)
 80019d4:	f005 fb3a 	bl	800704c <sniprintf>
 80019d8:	6038      	str	r0, [r7, #0]
        	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buf, len, 100);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	b29a      	uxth	r2, r3
 80019de:	2364      	movs	r3, #100	@ 0x64
 80019e0:	490a      	ldr	r1, [pc, #40]	@ (8001a0c <Task_Read_Sensor+0x80>)
 80019e2:	480b      	ldr	r0, [pc, #44]	@ (8001a10 <Task_Read_Sensor+0x84>)
 80019e4:	f003 fffc 	bl	80059e0 <HAL_UART_Transmit>
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000030d 	.word	0x2000030d
 80019f4:	20000308 	.word	0x20000308
 80019f8:	20000304 	.word	0x20000304
 80019fc:	2000030c 	.word	0x2000030c
 8001a00:	20000288 	.word	0x20000288
 8001a04:	2000027c 	.word	0x2000027c
 8001a08:	08009c80 	.word	0x08009c80
 8001a0c:	200002e0 	.word	0x200002e0
 8001a10:	200003a4 	.word	0x200003a4

08001a14 <Task_LCD>:
void Task_LCD(void) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af02      	add	r7, sp, #8
    char buf[16];

    //lcd_clear();

    lcd_put_cur(0, 0);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f7ff fc59 	bl	80012d4 <lcd_put_cur>
    if(status) {
 8001a22:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <Task_LCD+0x70>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00e      	beq.n	8001a48 <Task_LCD+0x34>
        snprintf(buf, sizeof(buf), "Temp: %.1f C", t);
 8001a2a:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <Task_LCD+0x74>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fdb8 	bl	80005a4 <__aeabi_f2d>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4638      	mov	r0, r7
 8001a3a:	e9cd 2300 	strd	r2, r3, [sp]
 8001a3e:	4a13      	ldr	r2, [pc, #76]	@ (8001a8c <Task_LCD+0x78>)
 8001a40:	2110      	movs	r1, #16
 8001a42:	f005 fb03 	bl	800704c <sniprintf>
 8001a46:	e005      	b.n	8001a54 <Task_LCD+0x40>
    } else {
        snprintf(buf, sizeof(buf), "Temp: Error");
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4a11      	ldr	r2, [pc, #68]	@ (8001a90 <Task_LCD+0x7c>)
 8001a4c:	2110      	movs	r1, #16
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f005 fafc 	bl	800704c <sniprintf>
    }
    lcd_send_string(buf);
 8001a54:	463b      	mov	r3, r7
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff fc27 	bl	80012aa <lcd_send_string>

    lcd_put_cur(1, 0);
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fc38 	bl	80012d4 <lcd_put_cur>
    snprintf(buf, sizeof(buf), "Gas: %lu", ADC_val);
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <Task_LCD+0x80>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4638      	mov	r0, r7
 8001a6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <Task_LCD+0x84>)
 8001a6c:	2110      	movs	r1, #16
 8001a6e:	f005 faed 	bl	800704c <sniprintf>
    lcd_send_string(buf);
 8001a72:	463b      	mov	r3, r7
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fc18 	bl	80012aa <lcd_send_string>
}
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	2000030c 	.word	0x2000030c
 8001a88:	20000304 	.word	0x20000304
 8001a8c:	08009c84 	.word	0x08009c84
 8001a90:	08009c94 	.word	0x08009c94
 8001a94:	20000300 	.word	0x20000300
 8001a98:	08009ca0 	.word	0x08009ca0

08001a9c <Task_ISR>:
void Task_ISR(void) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
    if (strstr((char*)rx_buffer, "SET_PERIOD") != NULL) {
 8001aa2:	4945      	ldr	r1, [pc, #276]	@ (8001bb8 <Task_ISR+0x11c>)
 8001aa4:	4845      	ldr	r0, [pc, #276]	@ (8001bbc <Task_ISR+0x120>)
 8001aa6:	f005 fb80 	bl	80071aa <strstr>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d048      	beq.n	8001b42 <Task_ISR+0xa6>
        char target[10] = {0};
 8001ab0:	f107 0308 	add.w	r3, r7, #8
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	811a      	strh	r2, [r3, #8]
        int val = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	607b      	str	r3, [r7, #4]
        if (sscanf((char*)rx_buffer, "SET_PERIOD:%9[^:]:%d", target, &val) == 2) {
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	f107 0208 	add.w	r2, r7, #8
 8001ac6:	493e      	ldr	r1, [pc, #248]	@ (8001bc0 <Task_ISR+0x124>)
 8001ac8:	483c      	ldr	r0, [pc, #240]	@ (8001bbc <Task_ISR+0x120>)
 8001aca:	f005 faf5 	bl	80070b8 <siscanf>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d157      	bne.n	8001b84 <Task_ISR+0xe8>
        	if (strcmp(target, "ADC") == 0) {
 8001ad4:	f107 0308 	add.w	r3, r7, #8
 8001ad8:	493a      	ldr	r1, [pc, #232]	@ (8001bc4 <Task_ISR+0x128>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fb38 	bl	8000150 <strcmp>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10d      	bne.n	8001b02 <Task_ISR+0x66>
        		period_ADC = (uint16_t)val;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	4b37      	ldr	r3, [pc, #220]	@ (8001bc8 <Task_ISR+0x12c>)
 8001aec:	801a      	strh	r2, [r3, #0]
                timer_ADC = 0;
 8001aee:	4b37      	ldr	r3, [pc, #220]	@ (8001bcc <Task_ISR+0x130>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	801a      	strh	r2, [r3, #0]
                HAL_UART_Transmit(&huart1, (uint8_t*)"ADC OK\r\n", 8, 10);
 8001af4:	230a      	movs	r3, #10
 8001af6:	2208      	movs	r2, #8
 8001af8:	4935      	ldr	r1, [pc, #212]	@ (8001bd0 <Task_ISR+0x134>)
 8001afa:	4836      	ldr	r0, [pc, #216]	@ (8001bd4 <Task_ISR+0x138>)
 8001afc:	f003 ff70 	bl	80059e0 <HAL_UART_Transmit>
 8001b00:	e040      	b.n	8001b84 <Task_ISR+0xe8>
            } else if (strcmp(target, "DHT") == 0 || strcmp(target, "SENSOR") == 0) {
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	4934      	ldr	r1, [pc, #208]	@ (8001bd8 <Task_ISR+0x13c>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fb21 	bl	8000150 <strcmp>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <Task_ISR+0x8a>
 8001b14:	f107 0308 	add.w	r3, r7, #8
 8001b18:	4930      	ldr	r1, [pc, #192]	@ (8001bdc <Task_ISR+0x140>)
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fb18 	bl	8000150 <strcmp>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d12e      	bne.n	8001b84 <Task_ISR+0xe8>
                period_temp = (uint16_t)val;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001be0 <Task_ISR+0x144>)
 8001b2c:	801a      	strh	r2, [r3, #0]
                timer_temp = 0;
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8001be4 <Task_ISR+0x148>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	801a      	strh	r2, [r3, #0]
                HAL_UART_Transmit(&huart1, (uint8_t*)"TEMP OK\r\n", 9, 10);
 8001b34:	230a      	movs	r3, #10
 8001b36:	2209      	movs	r2, #9
 8001b38:	492b      	ldr	r1, [pc, #172]	@ (8001be8 <Task_ISR+0x14c>)
 8001b3a:	4826      	ldr	r0, [pc, #152]	@ (8001bd4 <Task_ISR+0x138>)
 8001b3c:	f003 ff50 	bl	80059e0 <HAL_UART_Transmit>
 8001b40:	e020      	b.n	8001b84 <Task_ISR+0xe8>
            }
        }
    }
    else if (strstr((char*)rx_buffer, "MODE:SHT") != NULL) {
 8001b42:	492a      	ldr	r1, [pc, #168]	@ (8001bec <Task_ISR+0x150>)
 8001b44:	481d      	ldr	r0, [pc, #116]	@ (8001bbc <Task_ISR+0x120>)
 8001b46:	f005 fb30 	bl	80071aa <strstr>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d009      	beq.n	8001b64 <Task_ISR+0xc8>
        flag = 0;
 8001b50:	4b27      	ldr	r3, [pc, #156]	@ (8001bf0 <Task_ISR+0x154>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)"MODE SHT\r\n", 10, 10);
 8001b56:	230a      	movs	r3, #10
 8001b58:	220a      	movs	r2, #10
 8001b5a:	4926      	ldr	r1, [pc, #152]	@ (8001bf4 <Task_ISR+0x158>)
 8001b5c:	481d      	ldr	r0, [pc, #116]	@ (8001bd4 <Task_ISR+0x138>)
 8001b5e:	f003 ff3f 	bl	80059e0 <HAL_UART_Transmit>
 8001b62:	e00f      	b.n	8001b84 <Task_ISR+0xe8>
    }
    else if (strstr((char*)rx_buffer, "MODE:DHT") != NULL) {
 8001b64:	4924      	ldr	r1, [pc, #144]	@ (8001bf8 <Task_ISR+0x15c>)
 8001b66:	4815      	ldr	r0, [pc, #84]	@ (8001bbc <Task_ISR+0x120>)
 8001b68:	f005 fb1f 	bl	80071aa <strstr>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d008      	beq.n	8001b84 <Task_ISR+0xe8>
        flag = 1;
 8001b72:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <Task_ISR+0x154>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)"MODE DHT\r\n", 10, 10);
 8001b78:	230a      	movs	r3, #10
 8001b7a:	220a      	movs	r2, #10
 8001b7c:	491f      	ldr	r1, [pc, #124]	@ (8001bfc <Task_ISR+0x160>)
 8001b7e:	4815      	ldr	r0, [pc, #84]	@ (8001bd4 <Task_ISR+0x138>)
 8001b80:	f003 ff2e 	bl	80059e0 <HAL_UART_Transmit>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b84:	f3ef 8310 	mrs	r3, PRIMASK
 8001b88:	617b      	str	r3, [r7, #20]
  return(result);
 8001b8a:	697b      	ldr	r3, [r7, #20]
    }
    uint32_t primask = __get_PRIMASK();
 8001b8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b8e:	b672      	cpsid	i
}
 8001b90:	bf00      	nop
    __disable_irq();
    rx_index = 0;
 8001b92:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <Task_ISR+0x164>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
    memset((uint8_t*)rx_buffer, 0, sizeof(rx_buffer));
 8001b98:	2232      	movs	r2, #50	@ 0x32
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4807      	ldr	r0, [pc, #28]	@ (8001bbc <Task_ISR+0x120>)
 8001b9e:	f005 fafc 	bl	800719a <memset>
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	f383 8810 	msr	PRIMASK, r3
}
 8001bac:	bf00      	nop
    __set_PRIMASK(primask);
}
 8001bae:	bf00      	nop
 8001bb0:	3720      	adds	r7, #32
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	08009cac 	.word	0x08009cac
 8001bbc:	200002a4 	.word	0x200002a4
 8001bc0:	08009cb8 	.word	0x08009cb8
 8001bc4:	08009cd0 	.word	0x08009cd0
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	200002d8 	.word	0x200002d8
 8001bd0:	08009cd4 	.word	0x08009cd4
 8001bd4:	200003a4 	.word	0x200003a4
 8001bd8:	08009ce0 	.word	0x08009ce0
 8001bdc:	08009ce4 	.word	0x08009ce4
 8001be0:	20000002 	.word	0x20000002
 8001be4:	200002da 	.word	0x200002da
 8001be8:	08009cec 	.word	0x08009cec
 8001bec:	08009cf8 	.word	0x08009cf8
 8001bf0:	2000030d 	.word	0x2000030d
 8001bf4:	08009d04 	.word	0x08009d04
 8001bf8:	08009d10 	.word	0x08009d10
 8001bfc:	08009d1c 	.word	0x08009d1c
 8001c00:	200002d6 	.word	0x200002d6

08001c04 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c14:	d156      	bne.n	8001cc4 <HAL_TIM_PeriodElapsedCallback+0xc0>
        timer_ADC++;
 8001c16:	4b2d      	ldr	r3, [pc, #180]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	4b2a      	ldr	r3, [pc, #168]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001c22:	801a      	strh	r2, [r3, #0]
        timer_temp++;
 8001c24:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	4b28      	ldr	r3, [pc, #160]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001c30:	801a      	strh	r2, [r3, #0]
        timer_LCD++;
 8001c32:	4b28      	ldr	r3, [pc, #160]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	3301      	adds	r3, #1
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	4b25      	ldr	r3, [pc, #148]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001c3e:	801a      	strh	r2, [r3, #0]

        if (timer_ADC >= period_ADC) {
 8001c40:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	4b24      	ldr	r3, [pc, #144]	@ (8001cd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d31d      	bcc.n	8001c8c <HAL_TIM_PeriodElapsedCallback+0x88>
                    // Kim tra xem hng i c cn ch khng trc khi y
                    int8_t next_tail = (qtail + 1) % EVENT_QUEUE_SIZE;
 8001c50:	4b22      	ldr	r3, [pc, #136]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	b25b      	sxtb	r3, r3
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c5a:	fb83 1302 	smull	r1, r3, r3, r2
 8001c5e:	4413      	add	r3, r2
 8001c60:	10d9      	asrs	r1, r3, #3
 8001c62:	17d3      	asrs	r3, r2, #31
 8001c64:	1ac9      	subs	r1, r1, r3
 8001c66:	460b      	mov	r3, r1
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	1a5b      	subs	r3, r3, r1
 8001c6c:	1ad1      	subs	r1, r2, r3
 8001c6e:	460b      	mov	r3, r1
 8001c70:	73fb      	strb	r3, [r7, #15]
                    if (next_tail != qhead) {
 8001c72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d002      	beq.n	8001c86 <HAL_TIM_PeriodElapsedCallback+0x82>
                        Push_Event(EVENT_GAS_READ);
 8001c80:	2001      	movs	r0, #1
 8001c82:	f7ff fd57 	bl	8001734 <Push_Event>
                    }
                    timer_ADC = 0;
 8001c86:	4b11      	ldr	r3, [pc, #68]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	801a      	strh	r2, [r3, #0]
                }
        if (timer_temp >= period_temp) {
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d305      	bcc.n	8001ca8 <HAL_TIM_PeriodElapsedCallback+0xa4>
            Push_Event(EVENT_TEMP_READ);
 8001c9c:	2002      	movs	r0, #2
 8001c9e:	f7ff fd49 	bl	8001734 <Push_Event>
            timer_temp = 0;
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	801a      	strh	r2, [r3, #0]
        }
        if (timer_LCD >= period_LCD) {
 8001ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d305      	bcc.n	8001cc4 <HAL_TIM_PeriodElapsedCallback+0xc0>
            Push_Event(EVENT_LCD);
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f7ff fd3b 	bl	8001734 <Push_Event>
            timer_LCD = 0;
 8001cbe:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	801a      	strh	r2, [r3, #0]
        }
    }
}
 8001cc4:	bf00      	nop
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	200002d8 	.word	0x200002d8
 8001cd0:	200002da 	.word	0x200002da
 8001cd4:	200002dc 	.word	0x200002dc
 8001cd8:	20000000 	.word	0x20000000
 8001cdc:	200002a0 	.word	0x200002a0
 8001ce0:	88888889 	.word	0x88888889
 8001ce4:	2000029f 	.word	0x2000029f
 8001ce8:	20000002 	.word	0x20000002
 8001cec:	20000004 	.word	0x20000004

08001cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cf6:	f000 fbbb 	bl	8002470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cfa:	f000 f8a5 	bl	8001e48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cfe:	f7ff fc41 	bl	8001584 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d02:	f7ff fbc5 	bl	8001490 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001d06:	f000 fb0f 	bl	8002328 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001d0a:	f000 fa89 	bl	8002220 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001d0e:	f7ff fca5 	bl	800165c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001d12:	f000 fa35 	bl	8002180 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  SHT31_Init();
 8001d16:	f7ff fb19 	bl	800134c <SHT31_Init>
  lcd_init ();
 8001d1a:	f7ff fa9b 	bl	8001254 <lcd_init>
  HAL_TIM_Base_Start_IT(&htim2); // Ngt 1ms
 8001d1e:	483c      	ldr	r0, [pc, #240]	@ (8001e10 <main+0x120>)
 8001d20:	f003 fa6c 	bl	80051fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8001d24:	483b      	ldr	r0, [pc, #236]	@ (8001e14 <main+0x124>)
 8001d26:	f003 fa1f 	bl	8005168 <HAL_TIM_Base_Start>
  dht.htim = &htim1;
 8001d2a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e18 <main+0x128>)
 8001d2c:	4a39      	ldr	r2, [pc, #228]	@ (8001e14 <main+0x124>)
 8001d2e:	609a      	str	r2, [r3, #8]
  dht.GPIOx = GPIOA;
 8001d30:	4b39      	ldr	r3, [pc, #228]	@ (8001e18 <main+0x128>)
 8001d32:	4a3a      	ldr	r2, [pc, #232]	@ (8001e1c <main+0x12c>)
 8001d34:	601a      	str	r2, [r3, #0]
  dht.GPIO_Pin = GPIO_PIN_2;
 8001d36:	4b38      	ldr	r3, [pc, #224]	@ (8001e18 <main+0x128>)
 8001d38:	2204      	movs	r2, #4
 8001d3a:	809a      	strh	r2, [r3, #4]
  DHT22_Init(&dht);
 8001d3c:	4836      	ldr	r0, [pc, #216]	@ (8001e18 <main+0x128>)
 8001d3e:	f7ff f914 	bl	8000f6a <DHT22_Init>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);
 8001d42:	2201      	movs	r2, #1
 8001d44:	4936      	ldr	r1, [pc, #216]	@ (8001e20 <main+0x130>)
 8001d46:	4837      	ldr	r0, [pc, #220]	@ (8001e24 <main+0x134>)
 8001d48:	f003 fed5 	bl	8005af6 <HAL_UART_Receive_IT>
  HAL_DBGMCU_EnableDBGSleepMode();
 8001d4c:	f000 fc16 	bl	800257c <HAL_DBGMCU_EnableDBGSleepMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
      {
	  Check_UART_Error(&huart1);
 8001d50:	4834      	ldr	r0, [pc, #208]	@ (8001e24 <main+0x134>)
 8001d52:	f7ff fdb7 	bl	80018c4 <Check_UART_Error>
	  Event_t current_e = Pop_Event();
 8001d56:	f7ff fd2f 	bl	80017b8 <Pop_Event>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]

	  if (current_e != EVENT_NONE) {
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d04d      	beq.n	8001e00 <main+0x110>
		  switch(current_e) {
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d84e      	bhi.n	8001e0a <main+0x11a>
 8001d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d74 <main+0x84>)
 8001d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d72:	bf00      	nop
 8001d74:	08001d85 	.word	0x08001d85
 8001d78:	08001dad 	.word	0x08001dad
 8001d7c:	08001df5 	.word	0x08001df5
 8001d80:	08001dfb 	.word	0x08001dfb
		  case EVENT_GAS_READ:
			  if (uart_tx_buf[0] == '\0') {
 8001d84:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <main+0x138>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10b      	bne.n	8001da4 <main+0xb4>
				  Task_ADC();
 8001d8c:	f7ff fdbc 	bl	8001908 <Task_ADC>
				  snprintf(uart_tx_buf, sizeof(uart_tx_buf), "ADC: %lu\r\n", ADC_val);
 8001d90:	4b26      	ldr	r3, [pc, #152]	@ (8001e2c <main+0x13c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a26      	ldr	r2, [pc, #152]	@ (8001e30 <main+0x140>)
 8001d96:	2120      	movs	r1, #32
 8001d98:	4823      	ldr	r0, [pc, #140]	@ (8001e28 <main+0x138>)
 8001d9a:	f005 f957 	bl	800704c <sniprintf>
				  Task_UART();
 8001d9e:	f7ff fdcf 	bl	8001940 <Task_UART>
			  } else {
				  Push_Event(EVENT_GAS_READ);
			  }
			  break;
 8001da2:	e033      	b.n	8001e0c <main+0x11c>
				  Push_Event(EVENT_GAS_READ);
 8001da4:	2001      	movs	r0, #1
 8001da6:	f7ff fcc5 	bl	8001734 <Push_Event>
			  break;
 8001daa:	e02f      	b.n	8001e0c <main+0x11c>

		  case EVENT_TEMP_READ:
			  if (uart_tx_buf[0] == '\0') {
 8001dac:	4b1e      	ldr	r3, [pc, #120]	@ (8001e28 <main+0x138>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d11b      	bne.n	8001dec <main+0xfc>
				  Task_Read_Sensor();
 8001db4:	f7ff fdea 	bl	800198c <Task_Read_Sensor>
				  const char* name = (flag == 0) ? "SHT31" : "DHT22";
 8001db8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <main+0x144>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <main+0xd4>
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <main+0x148>)
 8001dc2:	e000      	b.n	8001dc6 <main+0xd6>
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <main+0x14c>)
 8001dc6:	603b      	str	r3, [r7, #0]
				  snprintf(uart_tx_buf, sizeof(uart_tx_buf), "%s: %.1f C\r\n", name, t);
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e40 <main+0x150>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fbe9 	bl	80005a4 <__aeabi_f2d>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	e9cd 2300 	strd	r2, r3, [sp]
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	4a19      	ldr	r2, [pc, #100]	@ (8001e44 <main+0x154>)
 8001dde:	2120      	movs	r1, #32
 8001de0:	4811      	ldr	r0, [pc, #68]	@ (8001e28 <main+0x138>)
 8001de2:	f005 f933 	bl	800704c <sniprintf>
				  Task_UART();
 8001de6:	f7ff fdab 	bl	8001940 <Task_UART>
			  } else {
				  Push_Event(EVENT_TEMP_READ);
			  }
			  break;
 8001dea:	e00f      	b.n	8001e0c <main+0x11c>
				  Push_Event(EVENT_TEMP_READ);
 8001dec:	2002      	movs	r0, #2
 8001dee:	f7ff fca1 	bl	8001734 <Push_Event>
			  break;
 8001df2:	e00b      	b.n	8001e0c <main+0x11c>

		  case EVENT_LCD:
			  Task_LCD();
 8001df4:	f7ff fe0e 	bl	8001a14 <Task_LCD>
			  break;
 8001df8:	e008      	b.n	8001e0c <main+0x11c>

		  case EVENT_ISR:
			  Task_ISR();
 8001dfa:	f7ff fe4f 	bl	8001a9c <Task_ISR>
			  break;
 8001dfe:	e005      	b.n	8001e0c <main+0x11c>

		  default: break;
		  }
	  } else {
		  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001e00:	2101      	movs	r1, #1
 8001e02:	2000      	movs	r0, #0
 8001e04:	f002 fbc8 	bl	8004598 <HAL_PWR_EnterSLEEPMode>
 8001e08:	e7a2      	b.n	8001d50 <main+0x60>
		  default: break;
 8001e0a:	bf00      	nop
      {
 8001e0c:	e7a0      	b.n	8001d50 <main+0x60>
 8001e0e:	bf00      	nop
 8001e10:	2000035c 	.word	0x2000035c
 8001e14:	20000314 	.word	0x20000314
 8001e18:	2000027c 	.word	0x2000027c
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	200002d7 	.word	0x200002d7
 8001e24:	200003a4 	.word	0x200003a4
 8001e28:	200002e0 	.word	0x200002e0
 8001e2c:	20000300 	.word	0x20000300
 8001e30:	08009d28 	.word	0x08009d28
 8001e34:	2000030d 	.word	0x2000030d
 8001e38:	08009d34 	.word	0x08009d34
 8001e3c:	08009d3c 	.word	0x08009d3c
 8001e40:	20000304 	.word	0x20000304
 8001e44:	08009d44 	.word	0x08009d44

08001e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b094      	sub	sp, #80	@ 0x50
 8001e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e52:	2228      	movs	r2, #40	@ 0x28
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f005 f99f 	bl	800719a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e86:	2301      	movs	r3, #1
 8001e88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e94:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f002 fb96 	bl	80045d0 <HAL_RCC_OscConfig>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001eaa:	f000 f828 	bl	8001efe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eae:	230f      	movs	r3, #15
 8001eb0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ebe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	2102      	movs	r1, #2
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f002 fe02 	bl	8004ad4 <HAL_RCC_ClockConfig>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001ed6:	f000 f812 	bl	8001efe <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001eda:	2302      	movs	r3, #2
 8001edc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ee2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 ff82 	bl	8004df0 <HAL_RCCEx_PeriphCLKConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001ef2:	f000 f804 	bl	8001efe <Error_Handler>
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	3750      	adds	r7, #80	@ 0x50
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f02:	b672      	cpsid	i
}
 8001f04:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f06:	bf00      	nop
 8001f08:	e7fd      	b.n	8001f06 <Error_Handler+0x8>
	...

08001f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	4a14      	ldr	r2, [pc, #80]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6193      	str	r3, [r2, #24]
 8001f1e:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f34:	61d3      	str	r3, [r2, #28]
 8001f36:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <HAL_MspInit+0x5c>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f42:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <HAL_MspInit+0x60>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	4a04      	ldr	r2, [pc, #16]	@ (8001f6c <HAL_MspInit+0x60>)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40010000 	.word	0x40010000

08001f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <NMI_Handler+0x4>

08001f78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <MemManage_Handler+0x4>

08001f88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <BusFault_Handler+0x4>

08001f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <UsageFault_Handler+0x4>

08001f98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc0:	f000 fa9c 	bl	80024fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <TIM2_IRQHandler+0x10>)
 8001fce:	f003 f967 	bl	80052a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2000035c 	.word	0x2000035c

08001fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fe0:	4802      	ldr	r0, [pc, #8]	@ (8001fec <USART1_IRQHandler+0x10>)
 8001fe2:	f003 fdad 	bl	8005b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	200003a4 	.word	0x200003a4

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <_kill>:

int _kill(int pid, int sig)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002008:	f005 f930 	bl	800726c <__errno>
 800200c:	4603      	mov	r3, r0
 800200e:	2216      	movs	r2, #22
 8002010:	601a      	str	r2, [r3, #0]
  return -1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <_exit>:

void _exit (int status)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002026:	f04f 31ff 	mov.w	r1, #4294967295
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffe7 	bl	8001ffe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <_exit+0x12>

08002034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002046:	f3af 8000 	nop.w
 800204a:	4601      	mov	r1, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60ba      	str	r2, [r7, #8]
 8002052:	b2ca      	uxtb	r2, r1
 8002054:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	dbf0      	blt.n	8002046 <_read+0x12>
  }

  return len;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b086      	sub	sp, #24
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e009      	b.n	8002094 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf1      	blt.n	8002080 <_write+0x12>
  }
  return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_close>:

int _close(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr

080020bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020cc:	605a      	str	r2, [r3, #4]
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <_isatty>:

int _isatty(int file)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e2:	2301      	movs	r3, #1
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
	...

08002108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002110:	4a14      	ldr	r2, [pc, #80]	@ (8002164 <_sbrk+0x5c>)
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <_sbrk+0x60>)
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800211c:	4b13      	ldr	r3, [pc, #76]	@ (800216c <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <_sbrk+0x64>)
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <_sbrk+0x68>)
 8002128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	429a      	cmp	r2, r3
 8002136:	d207      	bcs.n	8002148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002138:	f005 f898 	bl	800726c <__errno>
 800213c:	4603      	mov	r3, r0
 800213e:	220c      	movs	r2, #12
 8002140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e009      	b.n	800215c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <_sbrk+0x64>)
 8002158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20005000 	.word	0x20005000
 8002168:	00000400 	.word	0x00000400
 800216c:	20000310 	.word	0x20000310
 8002170:	20000540 	.word	0x20000540

08002174 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0308 	add.w	r3, r7, #8
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002194:	463b      	mov	r3, r7
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800219c:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <MX_TIM1_Init+0x98>)
 800219e:	4a1f      	ldr	r2, [pc, #124]	@ (800221c <MX_TIM1_Init+0x9c>)
 80021a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80021a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021a4:	2247      	movs	r2, #71	@ 0x47
 80021a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b6:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021bc:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021be:	2200      	movs	r2, #0
 80021c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021c8:	4813      	ldr	r0, [pc, #76]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021ca:	f002 ff7d 	bl	80050c8 <HAL_TIM_Base_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80021d4:	f7ff fe93 	bl	8001efe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021de:	f107 0308 	add.w	r3, r7, #8
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	@ (8002218 <MX_TIM1_Init+0x98>)
 80021e6:	f003 f94b 	bl	8005480 <HAL_TIM_ConfigClockSource>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80021f0:	f7ff fe85 	bl	8001efe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021fc:	463b      	mov	r3, r7
 80021fe:	4619      	mov	r1, r3
 8002200:	4805      	ldr	r0, [pc, #20]	@ (8002218 <MX_TIM1_Init+0x98>)
 8002202:	f003 fb2d 	bl	8005860 <HAL_TIMEx_MasterConfigSynchronization>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800220c:	f7ff fe77 	bl	8001efe <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002210:	bf00      	nop
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000314 	.word	0x20000314
 800221c:	40012c00 	.word	0x40012c00

08002220 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002226:	f107 0308 	add.w	r3, r7, #8
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]
 8002232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002234:	463b      	mov	r3, r7
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800223c:	4b1d      	ldr	r3, [pc, #116]	@ (80022b4 <MX_TIM2_Init+0x94>)
 800223e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002242:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8002244:	4b1b      	ldr	r3, [pc, #108]	@ (80022b4 <MX_TIM2_Init+0x94>)
 8002246:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800224a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800224c:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <MX_TIM2_Init+0x94>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8002252:	4b18      	ldr	r3, [pc, #96]	@ (80022b4 <MX_TIM2_Init+0x94>)
 8002254:	2209      	movs	r2, #9
 8002256:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002258:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <MX_TIM2_Init+0x94>)
 800225a:	2200      	movs	r2, #0
 800225c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225e:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <MX_TIM2_Init+0x94>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002264:	4813      	ldr	r0, [pc, #76]	@ (80022b4 <MX_TIM2_Init+0x94>)
 8002266:	f002 ff2f 	bl	80050c8 <HAL_TIM_Base_Init>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002270:	f7ff fe45 	bl	8001efe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002278:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	4619      	mov	r1, r3
 8002280:	480c      	ldr	r0, [pc, #48]	@ (80022b4 <MX_TIM2_Init+0x94>)
 8002282:	f003 f8fd 	bl	8005480 <HAL_TIM_ConfigClockSource>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800228c:	f7ff fe37 	bl	8001efe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002290:	2300      	movs	r3, #0
 8002292:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002298:	463b      	mov	r3, r7
 800229a:	4619      	mov	r1, r3
 800229c:	4805      	ldr	r0, [pc, #20]	@ (80022b4 <MX_TIM2_Init+0x94>)
 800229e:	f003 fadf 	bl	8005860 <HAL_TIMEx_MasterConfigSynchronization>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80022a8:	f7ff fe29 	bl	8001efe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022ac:	bf00      	nop
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	2000035c 	.word	0x2000035c

080022b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a16      	ldr	r2, [pc, #88]	@ (8002320 <HAL_TIM_Base_MspInit+0x68>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d10c      	bne.n	80022e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	4a15      	ldr	r2, [pc, #84]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022d4:	6193      	str	r3, [r2, #24]
 80022d6:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022e2:	e018      	b.n	8002316 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ec:	d113      	bne.n	8002316 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	61d3      	str	r3, [r2, #28]
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_TIM_Base_MspInit+0x6c>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	60bb      	str	r3, [r7, #8]
 8002304:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2102      	movs	r1, #2
 800230a:	201c      	movs	r0, #28
 800230c:	f000 fe73 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002310:	201c      	movs	r0, #28
 8002312:	f000 fe8c 	bl	800302e <HAL_NVIC_EnableIRQ>
}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40012c00 	.word	0x40012c00
 8002324:	40021000 	.word	0x40021000

08002328 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800232c:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 800232e:	4a12      	ldr	r2, [pc, #72]	@ (8002378 <MX_USART1_UART_Init+0x50>)
 8002330:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002332:	4b10      	ldr	r3, [pc, #64]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 8002334:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002338:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800233a:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 8002342:	2200      	movs	r2, #0
 8002344:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002346:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800234c:	4b09      	ldr	r3, [pc, #36]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 800234e:	220c      	movs	r2, #12
 8002350:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002352:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 8002354:	2200      	movs	r2, #0
 8002356:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002358:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 800235a:	2200      	movs	r2, #0
 800235c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800235e:	4805      	ldr	r0, [pc, #20]	@ (8002374 <MX_USART1_UART_Init+0x4c>)
 8002360:	f003 faee 	bl	8005940 <HAL_UART_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800236a:	f7ff fdc8 	bl	8001efe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200003a4 	.word	0x200003a4
 8002378:	40013800 	.word	0x40013800

0800237c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a20      	ldr	r2, [pc, #128]	@ (8002418 <HAL_UART_MspInit+0x9c>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d139      	bne.n	8002410 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800239c:	4b1f      	ldr	r3, [pc, #124]	@ (800241c <HAL_UART_MspInit+0xa0>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_UART_MspInit+0xa0>)
 80023a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023a6:	6193      	str	r3, [r2, #24]
 80023a8:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <HAL_UART_MspInit+0xa0>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b4:	4b19      	ldr	r3, [pc, #100]	@ (800241c <HAL_UART_MspInit+0xa0>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	4a18      	ldr	r2, [pc, #96]	@ (800241c <HAL_UART_MspInit+0xa0>)
 80023ba:	f043 0304 	orr.w	r3, r3, #4
 80023be:	6193      	str	r3, [r2, #24]
 80023c0:	4b16      	ldr	r3, [pc, #88]	@ (800241c <HAL_UART_MspInit+0xa0>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023d6:	2303      	movs	r3, #3
 80023d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023da:	f107 0310 	add.w	r3, r7, #16
 80023de:	4619      	mov	r1, r3
 80023e0:	480f      	ldr	r0, [pc, #60]	@ (8002420 <HAL_UART_MspInit+0xa4>)
 80023e2:	f000 fef1 	bl	80031c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	4619      	mov	r1, r3
 80023fa:	4809      	ldr	r0, [pc, #36]	@ (8002420 <HAL_UART_MspInit+0xa4>)
 80023fc:	f000 fee4 	bl	80031c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002400:	2200      	movs	r2, #0
 8002402:	2101      	movs	r1, #1
 8002404:	2025      	movs	r0, #37	@ 0x25
 8002406:	f000 fdf6 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800240a:	2025      	movs	r0, #37	@ 0x25
 800240c:	f000 fe0f 	bl	800302e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002410:	bf00      	nop
 8002412:	3720      	adds	r7, #32
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40013800 	.word	0x40013800
 800241c:	40021000 	.word	0x40021000
 8002420:	40010800 	.word	0x40010800

08002424 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002424:	f7ff fea6 	bl	8002174 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002428:	480b      	ldr	r0, [pc, #44]	@ (8002458 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800242a:	490c      	ldr	r1, [pc, #48]	@ (800245c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800242c:	4a0c      	ldr	r2, [pc, #48]	@ (8002460 <LoopFillZerobss+0x16>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002430:	e002      	b.n	8002438 <LoopCopyDataInit>

08002432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002436:	3304      	adds	r3, #4

08002438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800243c:	d3f9      	bcc.n	8002432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243e:	4a09      	ldr	r2, [pc, #36]	@ (8002464 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002440:	4c09      	ldr	r4, [pc, #36]	@ (8002468 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002444:	e001      	b.n	800244a <LoopFillZerobss>

08002446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002448:	3204      	adds	r2, #4

0800244a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800244c:	d3fb      	bcc.n	8002446 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800244e:	f004 ff13 	bl	8007278 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002452:	f7ff fc4d 	bl	8001cf0 <main>
  bx lr
 8002456:	4770      	bx	lr
  ldr r0, =_sdata
 8002458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800245c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002460:	0800a13c 	.word	0x0800a13c
  ldr r2, =_sbss
 8002464:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002468:	2000053c 	.word	0x2000053c

0800246c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800246c:	e7fe      	b.n	800246c <ADC1_2_IRQHandler>
	...

08002470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <HAL_Init+0x28>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a07      	ldr	r2, [pc, #28]	@ (8002498 <HAL_Init+0x28>)
 800247a:	f043 0310 	orr.w	r3, r3, #16
 800247e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002480:	2003      	movs	r0, #3
 8002482:	f000 fdad 	bl	8002fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002486:	2000      	movs	r0, #0
 8002488:	f000 f808 	bl	800249c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800248c:	f7ff fd3e 	bl	8001f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40022000 	.word	0x40022000

0800249c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <HAL_InitTick+0x54>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <HAL_InitTick+0x58>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	4619      	mov	r1, r3
 80024ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 fdc5 	bl	800304a <HAL_SYSTICK_Config>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e00e      	b.n	80024e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b0f      	cmp	r3, #15
 80024ce:	d80a      	bhi.n	80024e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024d0:	2200      	movs	r2, #0
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	f04f 30ff 	mov.w	r0, #4294967295
 80024d8:	f000 fd8d 	bl	8002ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024dc:	4a06      	ldr	r2, [pc, #24]	@ (80024f8 <HAL_InitTick+0x5c>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000008 	.word	0x20000008
 80024f4:	20000010 	.word	0x20000010
 80024f8:	2000000c 	.word	0x2000000c

080024fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002500:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <HAL_IncTick+0x1c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b05      	ldr	r3, [pc, #20]	@ (800251c <HAL_IncTick+0x20>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4413      	add	r3, r2
 800250c:	4a03      	ldr	r2, [pc, #12]	@ (800251c <HAL_IncTick+0x20>)
 800250e:	6013      	str	r3, [r2, #0]
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr
 8002518:	20000010 	.word	0x20000010
 800251c:	200003ec 	.word	0x200003ec

08002520 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return uwTick;
 8002524:	4b02      	ldr	r3, [pc, #8]	@ (8002530 <HAL_GetTick+0x10>)
 8002526:	681b      	ldr	r3, [r3, #0]
}
 8002528:	4618      	mov	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	200003ec 	.word	0x200003ec

08002534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7ff fff0 	bl	8002520 <HAL_GetTick>
 8002540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254c:	d005      	beq.n	800255a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800254e:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <HAL_Delay+0x44>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	461a      	mov	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4413      	add	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800255a:	bf00      	nop
 800255c:	f7ff ffe0 	bl	8002520 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	429a      	cmp	r2, r3
 800256a:	d8f7      	bhi.n	800255c <HAL_Delay+0x28>
  {
  }
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000010 	.word	0x20000010

0800257c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002580:	4b04      	ldr	r3, [pc, #16]	@ (8002594 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4a03      	ldr	r2, [pc, #12]	@ (8002594 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002586:	f043 0301 	orr.w	r3, r3, #1
 800258a:	6053      	str	r3, [r2, #4]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	e0042000 	.word	0xe0042000

08002598 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e0be      	b.n	8002738 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d109      	bne.n	80025dc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7fe ff98 	bl	800150c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 fbf1 	bl	8002dc4 <ADC_ConversionStop_Disable>
 80025e2:	4603      	mov	r3, r0
 80025e4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f040 8099 	bne.w	8002726 <HAL_ADC_Init+0x18e>
 80025f4:	7dfb      	ldrb	r3, [r7, #23]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f040 8095 	bne.w	8002726 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002604:	f023 0302 	bic.w	r3, r3, #2
 8002608:	f043 0202 	orr.w	r2, r3, #2
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002618:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	7b1b      	ldrb	r3, [r3, #12]
 800261e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002620:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	4313      	orrs	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002630:	d003      	beq.n	800263a <HAL_ADC_Init+0xa2>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d102      	bne.n	8002640 <HAL_ADC_Init+0xa8>
 800263a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800263e:	e000      	b.n	8002642 <HAL_ADC_Init+0xaa>
 8002640:	2300      	movs	r3, #0
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	7d1b      	ldrb	r3, [r3, #20]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d119      	bne.n	8002684 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	7b1b      	ldrb	r3, [r3, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d109      	bne.n	800266c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	3b01      	subs	r3, #1
 800265e:	035a      	lsls	r2, r3, #13
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4313      	orrs	r3, r2
 8002664:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	e00b      	b.n	8002684 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002670:	f043 0220 	orr.w	r2, r3, #32
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800267c:	f043 0201 	orr.w	r2, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	430a      	orrs	r2, r1
 8002696:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <HAL_ADC_Init+0x1a8>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6812      	ldr	r2, [r2, #0]
 80026a6:	68b9      	ldr	r1, [r7, #8]
 80026a8:	430b      	orrs	r3, r1
 80026aa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026b4:	d003      	beq.n	80026be <HAL_ADC_Init+0x126>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d104      	bne.n	80026c8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	051b      	lsls	r3, r3, #20
 80026c6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ce:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	430a      	orrs	r2, r1
 80026da:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	4b18      	ldr	r3, [pc, #96]	@ (8002744 <HAL_ADC_Init+0x1ac>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d10b      	bne.n	8002704 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f6:	f023 0303 	bic.w	r3, r3, #3
 80026fa:	f043 0201 	orr.w	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002702:	e018      	b.n	8002736 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002708:	f023 0312 	bic.w	r3, r3, #18
 800270c:	f043 0210 	orr.w	r2, r3, #16
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	f043 0201 	orr.w	r2, r3, #1
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002724:	e007      	b.n	8002736 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272a:	f043 0210 	orr.w	r2, r3, #16
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002736:	7dfb      	ldrb	r3, [r7, #23]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	ffe1f7fd 	.word	0xffe1f7fd
 8002744:	ff1f0efe 	.word	0xff1f0efe

08002748 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002750:	2300      	movs	r3, #0
 8002752:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_ADC_Start+0x1a>
 800275e:	2302      	movs	r3, #2
 8002760:	e098      	b.n	8002894 <HAL_ADC_Start+0x14c>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 fad0 	bl	8002d10 <ADC_Enable>
 8002770:	4603      	mov	r3, r0
 8002772:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 8087 	bne.w	800288a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002784:	f023 0301 	bic.w	r3, r3, #1
 8002788:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a41      	ldr	r2, [pc, #260]	@ (800289c <HAL_ADC_Start+0x154>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d105      	bne.n	80027a6 <HAL_ADC_Start+0x5e>
 800279a:	4b41      	ldr	r3, [pc, #260]	@ (80028a0 <HAL_ADC_Start+0x158>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d115      	bne.n	80027d2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027aa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d026      	beq.n	800280e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027d0:	e01d      	b.n	800280e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2f      	ldr	r2, [pc, #188]	@ (80028a0 <HAL_ADC_Start+0x158>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d004      	beq.n	80027f2 <HAL_ADC_Start+0xaa>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a2b      	ldr	r2, [pc, #172]	@ (800289c <HAL_ADC_Start+0x154>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d10d      	bne.n	800280e <HAL_ADC_Start+0xc6>
 80027f2:	4b2b      	ldr	r3, [pc, #172]	@ (80028a0 <HAL_ADC_Start+0x158>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d007      	beq.n	800280e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002802:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002806:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002812:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d006      	beq.n	8002828 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281e:	f023 0206 	bic.w	r2, r3, #6
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002826:	e002      	b.n	800282e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f06f 0202 	mvn.w	r2, #2
 800283e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800284a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800284e:	d113      	bne.n	8002878 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002854:	4a11      	ldr	r2, [pc, #68]	@ (800289c <HAL_ADC_Start+0x154>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d105      	bne.n	8002866 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800285a:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_ADC_Start+0x158>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002862:	2b00      	cmp	r3, #0
 8002864:	d108      	bne.n	8002878 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	e00c      	b.n	8002892 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	e003      	b.n	8002892 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002892:	7bfb      	ldrb	r3, [r7, #15]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40012800 	.word	0x40012800
 80028a0:	40012400 	.word	0x40012400

080028a4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_ADC_Stop+0x1a>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e01a      	b.n	80028f4 <HAL_ADC_Stop+0x50>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 fa7c 	bl	8002dc4 <ADC_ConversionStop_Disable>
 80028cc:	4603      	mov	r3, r0
 80028ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d109      	bne.n	80028ea <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028de:	f023 0301 	bic.w	r3, r3, #1
 80028e2:	f043 0201 	orr.w	r2, r3, #1
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80028fc:	b590      	push	{r4, r7, lr}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800290e:	2300      	movs	r3, #0
 8002910:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002912:	f7ff fe05 	bl	8002520 <HAL_GetTick>
 8002916:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00b      	beq.n	800293e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292a:	f043 0220 	orr.w	r2, r3, #32
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e0d3      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002948:	2b00      	cmp	r3, #0
 800294a:	d131      	bne.n	80029b0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002952:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002956:	2b00      	cmp	r3, #0
 8002958:	d12a      	bne.n	80029b0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800295a:	e021      	b.n	80029a0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002962:	d01d      	beq.n	80029a0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_ADC_PollForConversion+0x7e>
 800296a:	f7ff fdd9 	bl	8002520 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d212      	bcs.n	80029a0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10b      	bne.n	80029a0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	f043 0204 	orr.w	r2, r3, #4
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e0a2      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0d6      	beq.n	800295c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029ae:	e070      	b.n	8002a92 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80029b0:	4b4f      	ldr	r3, [pc, #316]	@ (8002af0 <HAL_ADC_PollForConversion+0x1f4>)
 80029b2:	681c      	ldr	r4, [r3, #0]
 80029b4:	2002      	movs	r0, #2
 80029b6:	f002 fad1 	bl	8004f5c <HAL_RCCEx_GetPeriphCLKFreq>
 80029ba:	4603      	mov	r3, r0
 80029bc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	4b4b      	ldr	r3, [pc, #300]	@ (8002af4 <HAL_ADC_PollForConversion+0x1f8>)
 80029c8:	400b      	ands	r3, r1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d118      	bne.n	8002a00 <HAL_ADC_PollForConversion+0x104>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68d9      	ldr	r1, [r3, #12]
 80029d4:	4b48      	ldr	r3, [pc, #288]	@ (8002af8 <HAL_ADC_PollForConversion+0x1fc>)
 80029d6:	400b      	ands	r3, r1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d111      	bne.n	8002a00 <HAL_ADC_PollForConversion+0x104>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6919      	ldr	r1, [r3, #16]
 80029e2:	4b46      	ldr	r3, [pc, #280]	@ (8002afc <HAL_ADC_PollForConversion+0x200>)
 80029e4:	400b      	ands	r3, r1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d108      	bne.n	80029fc <HAL_ADC_PollForConversion+0x100>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68d9      	ldr	r1, [r3, #12]
 80029f0:	4b43      	ldr	r3, [pc, #268]	@ (8002b00 <HAL_ADC_PollForConversion+0x204>)
 80029f2:	400b      	ands	r3, r1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_ADC_PollForConversion+0x100>
 80029f8:	2314      	movs	r3, #20
 80029fa:	e020      	b.n	8002a3e <HAL_ADC_PollForConversion+0x142>
 80029fc:	2329      	movs	r3, #41	@ 0x29
 80029fe:	e01e      	b.n	8002a3e <HAL_ADC_PollForConversion+0x142>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6919      	ldr	r1, [r3, #16]
 8002a06:	4b3d      	ldr	r3, [pc, #244]	@ (8002afc <HAL_ADC_PollForConversion+0x200>)
 8002a08:	400b      	ands	r3, r1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_ADC_PollForConversion+0x120>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68d9      	ldr	r1, [r3, #12]
 8002a14:	4b3a      	ldr	r3, [pc, #232]	@ (8002b00 <HAL_ADC_PollForConversion+0x204>)
 8002a16:	400b      	ands	r3, r1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00d      	beq.n	8002a38 <HAL_ADC_PollForConversion+0x13c>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6919      	ldr	r1, [r3, #16]
 8002a22:	4b38      	ldr	r3, [pc, #224]	@ (8002b04 <HAL_ADC_PollForConversion+0x208>)
 8002a24:	400b      	ands	r3, r1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d108      	bne.n	8002a3c <HAL_ADC_PollForConversion+0x140>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68d9      	ldr	r1, [r3, #12]
 8002a30:	4b34      	ldr	r3, [pc, #208]	@ (8002b04 <HAL_ADC_PollForConversion+0x208>)
 8002a32:	400b      	ands	r3, r1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_PollForConversion+0x140>
 8002a38:	2354      	movs	r3, #84	@ 0x54
 8002a3a:	e000      	b.n	8002a3e <HAL_ADC_PollForConversion+0x142>
 8002a3c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002a3e:	fb02 f303 	mul.w	r3, r2, r3
 8002a42:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a44:	e021      	b.n	8002a8a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4c:	d01a      	beq.n	8002a84 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_ADC_PollForConversion+0x168>
 8002a54:	f7ff fd64 	bl	8002520 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d20f      	bcs.n	8002a84 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d90b      	bls.n	8002a84 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	f043 0204 	orr.w	r2, r3, #4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e030      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3301      	adds	r3, #1
 8002a88:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d8d9      	bhi.n	8002a46 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f06f 0212 	mvn.w	r2, #18
 8002a9a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ab2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ab6:	d115      	bne.n	8002ae4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d111      	bne.n	8002ae4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d105      	bne.n	8002ae4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002adc:	f043 0201 	orr.w	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd90      	pop	{r4, r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000008 	.word	0x20000008
 8002af4:	24924924 	.word	0x24924924
 8002af8:	00924924 	.word	0x00924924
 8002afc:	12492492 	.word	0x12492492
 8002b00:	00492492 	.word	0x00492492
 8002b04:	00249249 	.word	0x00249249

08002b08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x20>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e0dc      	b.n	8002cfa <HAL_ADC_ConfigChannel+0x1da>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2b06      	cmp	r3, #6
 8002b4e:	d81c      	bhi.n	8002b8a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	3b05      	subs	r3, #5
 8002b62:	221f      	movs	r2, #31
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	4019      	ands	r1, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	6818      	ldr	r0, [r3, #0]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	3b05      	subs	r3, #5
 8002b7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b88:	e03c      	b.n	8002c04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b0c      	cmp	r3, #12
 8002b90:	d81c      	bhi.n	8002bcc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	3b23      	subs	r3, #35	@ 0x23
 8002ba4:	221f      	movs	r2, #31
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	4019      	ands	r1, r3
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	6818      	ldr	r0, [r3, #0]
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	3b23      	subs	r3, #35	@ 0x23
 8002bbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bca:	e01b      	b.n	8002c04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	3b41      	subs	r3, #65	@ 0x41
 8002bde:	221f      	movs	r2, #31
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	4019      	ands	r1, r3
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	6818      	ldr	r0, [r3, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	3b41      	subs	r3, #65	@ 0x41
 8002bf8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b09      	cmp	r3, #9
 8002c0a:	d91c      	bls.n	8002c46 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68d9      	ldr	r1, [r3, #12]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	4613      	mov	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4413      	add	r3, r2
 8002c1c:	3b1e      	subs	r3, #30
 8002c1e:	2207      	movs	r2, #7
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	4019      	ands	r1, r3
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	6898      	ldr	r0, [r3, #8]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	3b1e      	subs	r3, #30
 8002c38:	fa00 f203 	lsl.w	r2, r0, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	60da      	str	r2, [r3, #12]
 8002c44:	e019      	b.n	8002c7a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6919      	ldr	r1, [r3, #16]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	2207      	movs	r2, #7
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	4019      	ands	r1, r3
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6898      	ldr	r0, [r3, #8]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	4413      	add	r3, r2
 8002c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2b10      	cmp	r3, #16
 8002c80:	d003      	beq.n	8002c8a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c86:	2b11      	cmp	r3, #17
 8002c88:	d132      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002d04 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d125      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d126      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002cb0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2b10      	cmp	r3, #16
 8002cb8:	d11a      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cba:	4b13      	ldr	r3, [pc, #76]	@ (8002d08 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a13      	ldr	r2, [pc, #76]	@ (8002d0c <HAL_ADC_ConfigChannel+0x1ec>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	0c9a      	lsrs	r2, r3, #18
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cd0:	e002      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1f9      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x1b2>
 8002cde:	e007      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce4:	f043 0220 	orr.w	r2, r3, #32
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	40012400 	.word	0x40012400
 8002d08:	20000008 	.word	0x20000008
 8002d0c:	431bde83 	.word	0x431bde83

08002d10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d040      	beq.n	8002db0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f042 0201 	orr.w	r2, r2, #1
 8002d3c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dbc <ADC_Enable+0xac>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a1f      	ldr	r2, [pc, #124]	@ (8002dc0 <ADC_Enable+0xb0>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	0c9b      	lsrs	r3, r3, #18
 8002d4a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d4c:	e002      	b.n	8002d54 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	3b01      	subs	r3, #1
 8002d52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f9      	bne.n	8002d4e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d5a:	f7ff fbe1 	bl	8002520 <HAL_GetTick>
 8002d5e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d60:	e01f      	b.n	8002da2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d62:	f7ff fbdd 	bl	8002520 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d918      	bls.n	8002da2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d011      	beq.n	8002da2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d82:	f043 0210 	orr.w	r2, r3, #16
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8e:	f043 0201 	orr.w	r2, r3, #1
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e007      	b.n	8002db2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d1d8      	bne.n	8002d62 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000008 	.word	0x20000008
 8002dc0:	431bde83 	.word	0x431bde83

08002dc4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d12e      	bne.n	8002e3c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 0201 	bic.w	r2, r2, #1
 8002dec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dee:	f7ff fb97 	bl	8002520 <HAL_GetTick>
 8002df2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002df4:	e01b      	b.n	8002e2e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002df6:	f7ff fb93 	bl	8002520 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d914      	bls.n	8002e2e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d10d      	bne.n	8002e2e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e16:	f043 0210 	orr.w	r2, r3, #16
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e22:	f043 0201 	orr.w	r2, r3, #1
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e007      	b.n	8002e3e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d0dc      	beq.n	8002df6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e58:	4b0c      	ldr	r3, [pc, #48]	@ (8002e8c <__NVIC_SetPriorityGrouping+0x44>)
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e64:	4013      	ands	r3, r2
 8002e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e7a:	4a04      	ldr	r2, [pc, #16]	@ (8002e8c <__NVIC_SetPriorityGrouping+0x44>)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	60d3      	str	r3, [r2, #12]
}
 8002e80:	bf00      	nop
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e94:	4b04      	ldr	r3, [pc, #16]	@ (8002ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	f003 0307 	and.w	r3, r3, #7
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	db0b      	blt.n	8002ed6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ebe:	79fb      	ldrb	r3, [r7, #7]
 8002ec0:	f003 021f 	and.w	r2, r3, #31
 8002ec4:	4906      	ldr	r1, [pc, #24]	@ (8002ee0 <__NVIC_EnableIRQ+0x34>)
 8002ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	2001      	movs	r0, #1
 8002ece:	fa00 f202 	lsl.w	r2, r0, r2
 8002ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr
 8002ee0:	e000e100 	.word	0xe000e100

08002ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	6039      	str	r1, [r7, #0]
 8002eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	db0a      	blt.n	8002f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	490c      	ldr	r1, [pc, #48]	@ (8002f30 <__NVIC_SetPriority+0x4c>)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	0112      	lsls	r2, r2, #4
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	440b      	add	r3, r1
 8002f08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f0c:	e00a      	b.n	8002f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	4908      	ldr	r1, [pc, #32]	@ (8002f34 <__NVIC_SetPriority+0x50>)
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	3b04      	subs	r3, #4
 8002f1c:	0112      	lsls	r2, r2, #4
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	440b      	add	r3, r1
 8002f22:	761a      	strb	r2, [r3, #24]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	e000e100 	.word	0xe000e100
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b089      	sub	sp, #36	@ 0x24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f1c3 0307 	rsb	r3, r3, #7
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	bf28      	it	cs
 8002f56:	2304      	movcs	r3, #4
 8002f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2b06      	cmp	r3, #6
 8002f60:	d902      	bls.n	8002f68 <NVIC_EncodePriority+0x30>
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	3b03      	subs	r3, #3
 8002f66:	e000      	b.n	8002f6a <NVIC_EncodePriority+0x32>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43da      	mvns	r2, r3
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f80:	f04f 31ff 	mov.w	r1, #4294967295
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8a:	43d9      	mvns	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f90:	4313      	orrs	r3, r2
         );
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3724      	adds	r7, #36	@ 0x24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr

08002f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fac:	d301      	bcc.n	8002fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fdc <SysTick_Config+0x40>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fba:	210f      	movs	r1, #15
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	f7ff ff90 	bl	8002ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc4:	4b05      	ldr	r3, [pc, #20]	@ (8002fdc <SysTick_Config+0x40>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fca:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <SysTick_Config+0x40>)
 8002fcc:	2207      	movs	r2, #7
 8002fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	e000e010 	.word	0xe000e010

08002fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff ff2d 	bl	8002e48 <__NVIC_SetPriorityGrouping>
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b086      	sub	sp, #24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003008:	f7ff ff42 	bl	8002e90 <__NVIC_GetPriorityGrouping>
 800300c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	68b9      	ldr	r1, [r7, #8]
 8003012:	6978      	ldr	r0, [r7, #20]
 8003014:	f7ff ff90 	bl	8002f38 <NVIC_EncodePriority>
 8003018:	4602      	mov	r2, r0
 800301a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff5f 	bl	8002ee4 <__NVIC_SetPriority>
}
 8003026:	bf00      	nop
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	4603      	mov	r3, r0
 8003036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff ff35 	bl	8002eac <__NVIC_EnableIRQ>
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff ffa2 	bl	8002f9c <SysTick_Config>
 8003058:	4603      	mov	r3, r0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d008      	beq.n	800308c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2204      	movs	r2, #4
 800307e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e020      	b.n	80030ce <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 020e 	bic.w	r2, r2, #14
 800309a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0201 	bic.w	r2, r2, #1
 80030aa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b4:	2101      	movs	r1, #1
 80030b6:	fa01 f202 	lsl.w	r2, r1, r2
 80030ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d005      	beq.n	80030fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2204      	movs	r2, #4
 80030f4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
 80030fa:	e051      	b.n	80031a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 020e 	bic.w	r2, r2, #14
 800310a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0201 	bic.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a22      	ldr	r2, [pc, #136]	@ (80031ac <HAL_DMA_Abort_IT+0xd4>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d029      	beq.n	800317a <HAL_DMA_Abort_IT+0xa2>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a21      	ldr	r2, [pc, #132]	@ (80031b0 <HAL_DMA_Abort_IT+0xd8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d022      	beq.n	8003176 <HAL_DMA_Abort_IT+0x9e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1f      	ldr	r2, [pc, #124]	@ (80031b4 <HAL_DMA_Abort_IT+0xdc>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d01a      	beq.n	8003170 <HAL_DMA_Abort_IT+0x98>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1e      	ldr	r2, [pc, #120]	@ (80031b8 <HAL_DMA_Abort_IT+0xe0>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d012      	beq.n	800316a <HAL_DMA_Abort_IT+0x92>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a1c      	ldr	r2, [pc, #112]	@ (80031bc <HAL_DMA_Abort_IT+0xe4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d00a      	beq.n	8003164 <HAL_DMA_Abort_IT+0x8c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a1b      	ldr	r2, [pc, #108]	@ (80031c0 <HAL_DMA_Abort_IT+0xe8>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d102      	bne.n	800315e <HAL_DMA_Abort_IT+0x86>
 8003158:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800315c:	e00e      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 800315e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003162:	e00b      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 8003164:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003168:	e008      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 800316a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800316e:	e005      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 8003170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003174:	e002      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 8003176:	2310      	movs	r3, #16
 8003178:	e000      	b.n	800317c <HAL_DMA_Abort_IT+0xa4>
 800317a:	2301      	movs	r3, #1
 800317c:	4a11      	ldr	r2, [pc, #68]	@ (80031c4 <HAL_DMA_Abort_IT+0xec>)
 800317e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
    } 
  }
  return status;
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40020008 	.word	0x40020008
 80031b0:	4002001c 	.word	0x4002001c
 80031b4:	40020030 	.word	0x40020030
 80031b8:	40020044 	.word	0x40020044
 80031bc:	40020058 	.word	0x40020058
 80031c0:	4002006c 	.word	0x4002006c
 80031c4:	40020000 	.word	0x40020000

080031c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b08b      	sub	sp, #44	@ 0x2c
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031d2:	2300      	movs	r3, #0
 80031d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031d6:	2300      	movs	r3, #0
 80031d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031da:	e169      	b.n	80034b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031dc:	2201      	movs	r2, #1
 80031de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	69fa      	ldr	r2, [r7, #28]
 80031ec:	4013      	ands	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	f040 8158 	bne.w	80034aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	4a9a      	ldr	r2, [pc, #616]	@ (8003468 <HAL_GPIO_Init+0x2a0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d05e      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
 8003204:	4a98      	ldr	r2, [pc, #608]	@ (8003468 <HAL_GPIO_Init+0x2a0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d875      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 800320a:	4a98      	ldr	r2, [pc, #608]	@ (800346c <HAL_GPIO_Init+0x2a4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d058      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
 8003210:	4a96      	ldr	r2, [pc, #600]	@ (800346c <HAL_GPIO_Init+0x2a4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d86f      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 8003216:	4a96      	ldr	r2, [pc, #600]	@ (8003470 <HAL_GPIO_Init+0x2a8>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d052      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
 800321c:	4a94      	ldr	r2, [pc, #592]	@ (8003470 <HAL_GPIO_Init+0x2a8>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d869      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 8003222:	4a94      	ldr	r2, [pc, #592]	@ (8003474 <HAL_GPIO_Init+0x2ac>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d04c      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
 8003228:	4a92      	ldr	r2, [pc, #584]	@ (8003474 <HAL_GPIO_Init+0x2ac>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d863      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 800322e:	4a92      	ldr	r2, [pc, #584]	@ (8003478 <HAL_GPIO_Init+0x2b0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d046      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
 8003234:	4a90      	ldr	r2, [pc, #576]	@ (8003478 <HAL_GPIO_Init+0x2b0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d85d      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 800323a:	2b12      	cmp	r3, #18
 800323c:	d82a      	bhi.n	8003294 <HAL_GPIO_Init+0xcc>
 800323e:	2b12      	cmp	r3, #18
 8003240:	d859      	bhi.n	80032f6 <HAL_GPIO_Init+0x12e>
 8003242:	a201      	add	r2, pc, #4	@ (adr r2, 8003248 <HAL_GPIO_Init+0x80>)
 8003244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003248:	080032c3 	.word	0x080032c3
 800324c:	0800329d 	.word	0x0800329d
 8003250:	080032af 	.word	0x080032af
 8003254:	080032f1 	.word	0x080032f1
 8003258:	080032f7 	.word	0x080032f7
 800325c:	080032f7 	.word	0x080032f7
 8003260:	080032f7 	.word	0x080032f7
 8003264:	080032f7 	.word	0x080032f7
 8003268:	080032f7 	.word	0x080032f7
 800326c:	080032f7 	.word	0x080032f7
 8003270:	080032f7 	.word	0x080032f7
 8003274:	080032f7 	.word	0x080032f7
 8003278:	080032f7 	.word	0x080032f7
 800327c:	080032f7 	.word	0x080032f7
 8003280:	080032f7 	.word	0x080032f7
 8003284:	080032f7 	.word	0x080032f7
 8003288:	080032f7 	.word	0x080032f7
 800328c:	080032a5 	.word	0x080032a5
 8003290:	080032b9 	.word	0x080032b9
 8003294:	4a79      	ldr	r2, [pc, #484]	@ (800347c <HAL_GPIO_Init+0x2b4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d013      	beq.n	80032c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800329a:	e02c      	b.n	80032f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	623b      	str	r3, [r7, #32]
          break;
 80032a2:	e029      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	3304      	adds	r3, #4
 80032aa:	623b      	str	r3, [r7, #32]
          break;
 80032ac:	e024      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	3308      	adds	r3, #8
 80032b4:	623b      	str	r3, [r7, #32]
          break;
 80032b6:	e01f      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	330c      	adds	r3, #12
 80032be:	623b      	str	r3, [r7, #32]
          break;
 80032c0:	e01a      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ca:	2304      	movs	r3, #4
 80032cc:	623b      	str	r3, [r7, #32]
          break;
 80032ce:	e013      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d105      	bne.n	80032e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d8:	2308      	movs	r3, #8
 80032da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	611a      	str	r2, [r3, #16]
          break;
 80032e2:	e009      	b.n	80032f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032e4:	2308      	movs	r3, #8
 80032e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	69fa      	ldr	r2, [r7, #28]
 80032ec:	615a      	str	r2, [r3, #20]
          break;
 80032ee:	e003      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032f0:	2300      	movs	r3, #0
 80032f2:	623b      	str	r3, [r7, #32]
          break;
 80032f4:	e000      	b.n	80032f8 <HAL_GPIO_Init+0x130>
          break;
 80032f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2bff      	cmp	r3, #255	@ 0xff
 80032fc:	d801      	bhi.n	8003302 <HAL_GPIO_Init+0x13a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	e001      	b.n	8003306 <HAL_GPIO_Init+0x13e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3304      	adds	r3, #4
 8003306:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	2bff      	cmp	r3, #255	@ 0xff
 800330c:	d802      	bhi.n	8003314 <HAL_GPIO_Init+0x14c>
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	e002      	b.n	800331a <HAL_GPIO_Init+0x152>
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	3b08      	subs	r3, #8
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	210f      	movs	r1, #15
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	fa01 f303 	lsl.w	r3, r1, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	401a      	ands	r2, r3
 800332c:	6a39      	ldr	r1, [r7, #32]
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	fa01 f303 	lsl.w	r3, r1, r3
 8003334:	431a      	orrs	r2, r3
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	f000 80b1 	beq.w	80034aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003348:	4b4d      	ldr	r3, [pc, #308]	@ (8003480 <HAL_GPIO_Init+0x2b8>)
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	4a4c      	ldr	r2, [pc, #304]	@ (8003480 <HAL_GPIO_Init+0x2b8>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6193      	str	r3, [r2, #24]
 8003354:	4b4a      	ldr	r3, [pc, #296]	@ (8003480 <HAL_GPIO_Init+0x2b8>)
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	60bb      	str	r3, [r7, #8]
 800335e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003360:	4a48      	ldr	r2, [pc, #288]	@ (8003484 <HAL_GPIO_Init+0x2bc>)
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	089b      	lsrs	r3, r3, #2
 8003366:	3302      	adds	r3, #2
 8003368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	220f      	movs	r2, #15
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43db      	mvns	r3, r3
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4013      	ands	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a40      	ldr	r2, [pc, #256]	@ (8003488 <HAL_GPIO_Init+0x2c0>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d013      	beq.n	80033b4 <HAL_GPIO_Init+0x1ec>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a3f      	ldr	r2, [pc, #252]	@ (800348c <HAL_GPIO_Init+0x2c4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d00d      	beq.n	80033b0 <HAL_GPIO_Init+0x1e8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a3e      	ldr	r2, [pc, #248]	@ (8003490 <HAL_GPIO_Init+0x2c8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d007      	beq.n	80033ac <HAL_GPIO_Init+0x1e4>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a3d      	ldr	r2, [pc, #244]	@ (8003494 <HAL_GPIO_Init+0x2cc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d101      	bne.n	80033a8 <HAL_GPIO_Init+0x1e0>
 80033a4:	2303      	movs	r3, #3
 80033a6:	e006      	b.n	80033b6 <HAL_GPIO_Init+0x1ee>
 80033a8:	2304      	movs	r3, #4
 80033aa:	e004      	b.n	80033b6 <HAL_GPIO_Init+0x1ee>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e002      	b.n	80033b6 <HAL_GPIO_Init+0x1ee>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <HAL_GPIO_Init+0x1ee>
 80033b4:	2300      	movs	r3, #0
 80033b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b8:	f002 0203 	and.w	r2, r2, #3
 80033bc:	0092      	lsls	r2, r2, #2
 80033be:	4093      	lsls	r3, r2
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033c6:	492f      	ldr	r1, [pc, #188]	@ (8003484 <HAL_GPIO_Init+0x2bc>)
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	089b      	lsrs	r3, r3, #2
 80033cc:	3302      	adds	r3, #2
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d006      	beq.n	80033ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	492c      	ldr	r1, [pc, #176]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	608b      	str	r3, [r1, #8]
 80033ec:	e006      	b.n	80033fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	4928      	ldr	r1, [pc, #160]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d006      	beq.n	8003416 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003408:	4b23      	ldr	r3, [pc, #140]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	4922      	ldr	r1, [pc, #136]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	4313      	orrs	r3, r2
 8003412:	60cb      	str	r3, [r1, #12]
 8003414:	e006      	b.n	8003424 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003416:	4b20      	ldr	r3, [pc, #128]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	43db      	mvns	r3, r3
 800341e:	491e      	ldr	r1, [pc, #120]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003420:	4013      	ands	r3, r2
 8003422:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d006      	beq.n	800343e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003430:	4b19      	ldr	r3, [pc, #100]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4918      	ldr	r1, [pc, #96]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	4313      	orrs	r3, r2
 800343a:	604b      	str	r3, [r1, #4]
 800343c:	e006      	b.n	800344c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800343e:	4b16      	ldr	r3, [pc, #88]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	43db      	mvns	r3, r3
 8003446:	4914      	ldr	r1, [pc, #80]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 8003448:	4013      	ands	r3, r2
 800344a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d021      	beq.n	800349c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003458:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	490e      	ldr	r1, [pc, #56]	@ (8003498 <HAL_GPIO_Init+0x2d0>)
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	4313      	orrs	r3, r2
 8003462:	600b      	str	r3, [r1, #0]
 8003464:	e021      	b.n	80034aa <HAL_GPIO_Init+0x2e2>
 8003466:	bf00      	nop
 8003468:	10320000 	.word	0x10320000
 800346c:	10310000 	.word	0x10310000
 8003470:	10220000 	.word	0x10220000
 8003474:	10210000 	.word	0x10210000
 8003478:	10120000 	.word	0x10120000
 800347c:	10110000 	.word	0x10110000
 8003480:	40021000 	.word	0x40021000
 8003484:	40010000 	.word	0x40010000
 8003488:	40010800 	.word	0x40010800
 800348c:	40010c00 	.word	0x40010c00
 8003490:	40011000 	.word	0x40011000
 8003494:	40011400 	.word	0x40011400
 8003498:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <HAL_GPIO_Init+0x304>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	4909      	ldr	r1, [pc, #36]	@ (80034cc <HAL_GPIO_Init+0x304>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	3301      	adds	r3, #1
 80034ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f47f ae8e 	bne.w	80031dc <HAL_GPIO_Init+0x14>
  }
}
 80034c0:	bf00      	nop
 80034c2:	bf00      	nop
 80034c4:	372c      	adds	r7, #44	@ 0x2c
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bc80      	pop	{r7}
 80034ca:	4770      	bx	lr
 80034cc:	40010400 	.word	0x40010400

080034d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	887b      	ldrh	r3, [r7, #2]
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d002      	beq.n	80034ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034e8:	2301      	movs	r3, #1
 80034ea:	73fb      	strb	r3, [r7, #15]
 80034ec:	e001      	b.n	80034f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034ee:	2300      	movs	r3, #0
 80034f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr

080034fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	460b      	mov	r3, r1
 8003508:	807b      	strh	r3, [r7, #2]
 800350a:	4613      	mov	r3, r2
 800350c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800350e:	787b      	ldrb	r3, [r7, #1]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d003      	beq.n	800351c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003514:	887a      	ldrh	r2, [r7, #2]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800351a:	e003      	b.n	8003524 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800351c:	887b      	ldrh	r3, [r7, #2]
 800351e:	041a      	lsls	r2, r3, #16
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	611a      	str	r2, [r3, #16]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr
	...

08003530 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e12b      	b.n	800379a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d106      	bne.n	800355c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7fe f8ae 	bl	80016b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2224      	movs	r2, #36	@ 0x24
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0201 	bic.w	r2, r2, #1
 8003572:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003582:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003592:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003594:	f001 fbe6 	bl	8004d64 <HAL_RCC_GetPCLK1Freq>
 8003598:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4a81      	ldr	r2, [pc, #516]	@ (80037a4 <HAL_I2C_Init+0x274>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d807      	bhi.n	80035b4 <HAL_I2C_Init+0x84>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a80      	ldr	r2, [pc, #512]	@ (80037a8 <HAL_I2C_Init+0x278>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	bf94      	ite	ls
 80035ac:	2301      	movls	r3, #1
 80035ae:	2300      	movhi	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	e006      	b.n	80035c2 <HAL_I2C_Init+0x92>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a7d      	ldr	r2, [pc, #500]	@ (80037ac <HAL_I2C_Init+0x27c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	bf94      	ite	ls
 80035bc:	2301      	movls	r3, #1
 80035be:	2300      	movhi	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e0e7      	b.n	800379a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4a78      	ldr	r2, [pc, #480]	@ (80037b0 <HAL_I2C_Init+0x280>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	0c9b      	lsrs	r3, r3, #18
 80035d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a6a      	ldr	r2, [pc, #424]	@ (80037a4 <HAL_I2C_Init+0x274>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d802      	bhi.n	8003604 <HAL_I2C_Init+0xd4>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	3301      	adds	r3, #1
 8003602:	e009      	b.n	8003618 <HAL_I2C_Init+0xe8>
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	4a69      	ldr	r2, [pc, #420]	@ (80037b4 <HAL_I2C_Init+0x284>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	099b      	lsrs	r3, r3, #6
 8003616:	3301      	adds	r3, #1
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	430b      	orrs	r3, r1
 800361e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800362a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	495c      	ldr	r1, [pc, #368]	@ (80037a4 <HAL_I2C_Init+0x274>)
 8003634:	428b      	cmp	r3, r1
 8003636:	d819      	bhi.n	800366c <HAL_I2C_Init+0x13c>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	1e59      	subs	r1, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	fbb1 f3f3 	udiv	r3, r1, r3
 8003646:	1c59      	adds	r1, r3, #1
 8003648:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800364c:	400b      	ands	r3, r1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_I2C_Init+0x138>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1e59      	subs	r1, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003660:	3301      	adds	r3, #1
 8003662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003666:	e051      	b.n	800370c <HAL_I2C_Init+0x1dc>
 8003668:	2304      	movs	r3, #4
 800366a:	e04f      	b.n	800370c <HAL_I2C_Init+0x1dc>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d111      	bne.n	8003698 <HAL_I2C_Init+0x168>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	1e58      	subs	r0, r3, #1
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	440b      	add	r3, r1
 8003682:	fbb0 f3f3 	udiv	r3, r0, r3
 8003686:	3301      	adds	r3, #1
 8003688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	e012      	b.n	80036be <HAL_I2C_Init+0x18e>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1e58      	subs	r0, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	0099      	lsls	r1, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ae:	3301      	adds	r3, #1
 80036b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf0c      	ite	eq
 80036b8:	2301      	moveq	r3, #1
 80036ba:	2300      	movne	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_I2C_Init+0x196>
 80036c2:	2301      	movs	r3, #1
 80036c4:	e022      	b.n	800370c <HAL_I2C_Init+0x1dc>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10e      	bne.n	80036ec <HAL_I2C_Init+0x1bc>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1e58      	subs	r0, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6859      	ldr	r1, [r3, #4]
 80036d6:	460b      	mov	r3, r1
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	440b      	add	r3, r1
 80036dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036ea:	e00f      	b.n	800370c <HAL_I2C_Init+0x1dc>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	0099      	lsls	r1, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003702:	3301      	adds	r3, #1
 8003704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003708:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	6809      	ldr	r1, [r1, #0]
 8003710:	4313      	orrs	r3, r2
 8003712:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69da      	ldr	r2, [r3, #28]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800373a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6911      	ldr	r1, [r2, #16]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68d2      	ldr	r2, [r2, #12]
 8003746:	4311      	orrs	r1, r2
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	430b      	orrs	r3, r1
 800374e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695a      	ldr	r2, [r3, #20]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	000186a0 	.word	0x000186a0
 80037a8:	001e847f 	.word	0x001e847f
 80037ac:	003d08ff 	.word	0x003d08ff
 80037b0:	431bde83 	.word	0x431bde83
 80037b4:	10624dd3 	.word	0x10624dd3

080037b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af02      	add	r7, sp, #8
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	461a      	mov	r2, r3
 80037c4:	460b      	mov	r3, r1
 80037c6:	817b      	strh	r3, [r7, #10]
 80037c8:	4613      	mov	r3, r2
 80037ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037cc:	f7fe fea8 	bl	8002520 <HAL_GetTick>
 80037d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b20      	cmp	r3, #32
 80037dc:	f040 80e0 	bne.w	80039a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	2319      	movs	r3, #25
 80037e6:	2201      	movs	r2, #1
 80037e8:	4970      	ldr	r1, [pc, #448]	@ (80039ac <HAL_I2C_Master_Transmit+0x1f4>)
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fc9e 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037f6:	2302      	movs	r3, #2
 80037f8:	e0d3      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <HAL_I2C_Master_Transmit+0x50>
 8003804:	2302      	movs	r3, #2
 8003806:	e0cc      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b01      	cmp	r3, #1
 800381c:	d007      	beq.n	800382e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0201 	orr.w	r2, r2, #1
 800382c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800383c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2221      	movs	r2, #33	@ 0x21
 8003842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2210      	movs	r2, #16
 800384a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	893a      	ldrh	r2, [r7, #8]
 800385e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4a50      	ldr	r2, [pc, #320]	@ (80039b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800386e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003870:	8979      	ldrh	r1, [r7, #10]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6a3a      	ldr	r2, [r7, #32]
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 fb08 	bl	8003e8c <I2C_MasterRequestWrite>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e08d      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	613b      	str	r3, [r7, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800389c:	e066      	b.n	800396c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	6a39      	ldr	r1, [r7, #32]
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fd5c 	bl	8004360 <I2C_WaitOnTXEFlagUntilTimeout>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00d      	beq.n	80038ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d107      	bne.n	80038c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e06b      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	781a      	ldrb	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	f003 0304 	and.w	r3, r3, #4
 8003904:	2b04      	cmp	r3, #4
 8003906:	d11b      	bne.n	8003940 <HAL_I2C_Master_Transmit+0x188>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	2b00      	cmp	r3, #0
 800390e:	d017      	beq.n	8003940 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	781a      	ldrb	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392a:	b29b      	uxth	r3, r3
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	6a39      	ldr	r1, [r7, #32]
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 fd53 	bl	80043f0 <I2C_WaitOnBTFFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00d      	beq.n	800396c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003954:	2b04      	cmp	r3, #4
 8003956:	d107      	bne.n	8003968 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003966:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e01a      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d194      	bne.n	800389e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003982:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2220      	movs	r2, #32
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	e000      	b.n	80039a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039a0:	2302      	movs	r3, #2
  }
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	00100002 	.word	0x00100002
 80039b0:	ffff0000 	.word	0xffff0000

080039b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08c      	sub	sp, #48	@ 0x30
 80039b8:	af02      	add	r7, sp, #8
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	607a      	str	r2, [r7, #4]
 80039be:	461a      	mov	r2, r3
 80039c0:	460b      	mov	r3, r1
 80039c2:	817b      	strh	r3, [r7, #10]
 80039c4:	4613      	mov	r3, r2
 80039c6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039cc:	f7fe fda8 	bl	8002520 <HAL_GetTick>
 80039d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b20      	cmp	r3, #32
 80039dc:	f040 824b 	bne.w	8003e76 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2319      	movs	r3, #25
 80039e6:	2201      	movs	r2, #1
 80039e8:	497f      	ldr	r1, [pc, #508]	@ (8003be8 <HAL_I2C_Master_Receive+0x234>)
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fb9e 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80039f6:	2302      	movs	r3, #2
 80039f8:	e23e      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_I2C_Master_Receive+0x54>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e237      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d007      	beq.n	8003a2e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f042 0201 	orr.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2222      	movs	r2, #34	@ 0x22
 8003a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2210      	movs	r2, #16
 8003a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	893a      	ldrh	r2, [r7, #8]
 8003a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4a5f      	ldr	r2, [pc, #380]	@ (8003bec <HAL_I2C_Master_Receive+0x238>)
 8003a6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a70:	8979      	ldrh	r1, [r7, #10]
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f000 fa8a 	bl	8003f90 <I2C_MasterRequestRead>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e1f8      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d113      	bne.n	8003ab6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	61fb      	str	r3, [r7, #28]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	e1cc      	b.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d11e      	bne.n	8003afc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003acc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ace:	b672      	cpsid	i
}
 8003ad0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	61bb      	str	r3, [r7, #24]
 8003ae6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003af6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003af8:	b662      	cpsie	i
}
 8003afa:	e035      	b.n	8003b68 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d11e      	bne.n	8003b42 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b14:	b672      	cpsid	i
}
 8003b16:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b3e:	b662      	cpsie	i
}
 8003b40:	e012      	b.n	8003b68 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	613b      	str	r3, [r7, #16]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003b68:	e172      	b.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	f200 811f 	bhi.w	8003db2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d123      	bne.n	8003bc4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 fc7d 	bl	8004480 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e173      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bc2:	e145      	b.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d152      	bne.n	8003c72 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	4906      	ldr	r1, [pc, #24]	@ (8003bf0 <HAL_I2C_Master_Receive+0x23c>)
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 faa8 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e148      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
 8003be6:	bf00      	nop
 8003be8:	00100002 	.word	0x00100002
 8003bec:	ffff0000 	.word	0xffff0000
 8003bf0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003bf4:	b672      	cpsid	i
}
 8003bf6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c3a:	b662      	cpsie	i
}
 8003c3c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	691a      	ldr	r2, [r3, #16]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c48:	b2d2      	uxtb	r2, r2
 8003c4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c70:	e0ee      	b.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c78:	2200      	movs	r2, #0
 8003c7a:	4981      	ldr	r1, [pc, #516]	@ (8003e80 <HAL_I2C_Master_Receive+0x4cc>)
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 fa55 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e0f5      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c9c:	b672      	cpsid	i
}
 8003c9e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003cd2:	4b6c      	ldr	r3, [pc, #432]	@ (8003e84 <HAL_I2C_Master_Receive+0x4d0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	08db      	lsrs	r3, r3, #3
 8003cd8:	4a6b      	ldr	r2, [pc, #428]	@ (8003e88 <HAL_I2C_Master_Receive+0x4d4>)
 8003cda:	fba2 2303 	umull	r2, r3, r2, r3
 8003cde:	0a1a      	lsrs	r2, r3, #8
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	4413      	add	r3, r2
 8003ce6:	00da      	lsls	r2, r3, #3
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003cec:	6a3b      	ldr	r3, [r7, #32]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003cf2:	6a3b      	ldr	r3, [r7, #32]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d118      	bne.n	8003d2a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	f043 0220 	orr.w	r2, r3, #32
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003d1a:	b662      	cpsie	i
}
 8003d1c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0a6      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	d1d9      	bne.n	8003cec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	1c5a      	adds	r2, r3, #1
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003d7a:	b662      	cpsie	i
}
 8003d7c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	691a      	ldr	r2, [r3, #16]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d88:	b2d2      	uxtb	r2, r2
 8003d8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d90:	1c5a      	adds	r2, r3, #1
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	3b01      	subs	r3, #1
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003db0:	e04e      	b.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 fb62 	bl	8004480 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e058      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d124      	bne.n	8003e50 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0a:	2b03      	cmp	r3, #3
 8003e0c:	d107      	bne.n	8003e1e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e1c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	b2d2      	uxtb	r2, r2
 8003e2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f47f ae88 	bne.w	8003b6a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e72:	2300      	movs	r3, #0
 8003e74:	e000      	b.n	8003e78 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003e76:	2302      	movs	r3, #2
  }
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3728      	adds	r7, #40	@ 0x28
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	00010004 	.word	0x00010004
 8003e84:	20000008 	.word	0x20000008
 8003e88:	14f8b589 	.word	0x14f8b589

08003e8c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	607a      	str	r2, [r7, #4]
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	460b      	mov	r3, r1
 8003e9a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d006      	beq.n	8003eb6 <I2C_MasterRequestWrite+0x2a>
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d003      	beq.n	8003eb6 <I2C_MasterRequestWrite+0x2a>
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003eb4:	d108      	bne.n	8003ec8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec4:	601a      	str	r2, [r3, #0]
 8003ec6:	e00b      	b.n	8003ee0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ecc:	2b12      	cmp	r3, #18
 8003ece:	d107      	bne.n	8003ee0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ede:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f91d 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00d      	beq.n	8003f14 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f06:	d103      	bne.n	8003f10 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e035      	b.n	8003f80 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f1c:	d108      	bne.n	8003f30 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1e:	897b      	ldrh	r3, [r7, #10]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f2c:	611a      	str	r2, [r3, #16]
 8003f2e:	e01b      	b.n	8003f68 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f30:	897b      	ldrh	r3, [r7, #10]
 8003f32:	11db      	asrs	r3, r3, #7
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f003 0306 	and.w	r3, r3, #6
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	f063 030f 	orn	r3, r3, #15
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	490e      	ldr	r1, [pc, #56]	@ (8003f88 <I2C_MasterRequestWrite+0xfc>)
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 f966 	bl	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e010      	b.n	8003f80 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f5e:	897b      	ldrh	r3, [r7, #10]
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	4907      	ldr	r1, [pc, #28]	@ (8003f8c <I2C_MasterRequestWrite+0x100>)
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f000 f956 	bl	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	00010008 	.word	0x00010008
 8003f8c:	00010002 	.word	0x00010002

08003f90 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fb4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d006      	beq.n	8003fca <I2C_MasterRequestRead+0x3a>
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d003      	beq.n	8003fca <I2C_MasterRequestRead+0x3a>
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fc8:	d108      	bne.n	8003fdc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	e00b      	b.n	8003ff4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe0:	2b11      	cmp	r3, #17
 8003fe2:	d107      	bne.n	8003ff4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ff2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 f893 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00d      	beq.n	8004028 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800401a:	d103      	bne.n	8004024 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004022:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e079      	b.n	800411c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004030:	d108      	bne.n	8004044 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004032:	897b      	ldrh	r3, [r7, #10]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	f043 0301 	orr.w	r3, r3, #1
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	611a      	str	r2, [r3, #16]
 8004042:	e05f      	b.n	8004104 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004044:	897b      	ldrh	r3, [r7, #10]
 8004046:	11db      	asrs	r3, r3, #7
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f003 0306 	and.w	r3, r3, #6
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f063 030f 	orn	r3, r3, #15
 8004054:	b2da      	uxtb	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	4930      	ldr	r1, [pc, #192]	@ (8004124 <I2C_MasterRequestRead+0x194>)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f8dc 	bl	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e054      	b.n	800411c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004072:	897b      	ldrh	r3, [r7, #10]
 8004074:	b2da      	uxtb	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	4929      	ldr	r1, [pc, #164]	@ (8004128 <I2C_MasterRequestRead+0x198>)
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f8cc 	bl	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e044      	b.n	800411c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004092:	2300      	movs	r3, #0
 8004094:	613b      	str	r3, [r7, #16]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	613b      	str	r3, [r7, #16]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040b6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f831 	bl	800412c <I2C_WaitOnFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00d      	beq.n	80040ec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040de:	d103      	bne.n	80040e8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e017      	b.n	800411c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80040ec:	897b      	ldrh	r3, [r7, #10]
 80040ee:	11db      	asrs	r3, r3, #7
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	f003 0306 	and.w	r3, r3, #6
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	f063 030e 	orn	r3, r3, #14
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	4907      	ldr	r1, [pc, #28]	@ (8004128 <I2C_MasterRequestRead+0x198>)
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f888 	bl	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	00010008 	.word	0x00010008
 8004128:	00010002 	.word	0x00010002

0800412c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800413c:	e048      	b.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004144:	d044      	beq.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004146:	f7fe f9eb 	bl	8002520 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d302      	bcc.n	800415c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d139      	bne.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	0c1b      	lsrs	r3, r3, #16
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b01      	cmp	r3, #1
 8004164:	d10d      	bne.n	8004182 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	43da      	mvns	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	4013      	ands	r3, r2
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	bf0c      	ite	eq
 8004178:	2301      	moveq	r3, #1
 800417a:	2300      	movne	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	461a      	mov	r2, r3
 8004180:	e00c      	b.n	800419c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	43da      	mvns	r2, r3
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	4013      	ands	r3, r2
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	bf0c      	ite	eq
 8004194:	2301      	moveq	r3, #1
 8004196:	2300      	movne	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d116      	bne.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	f043 0220 	orr.w	r2, r3, #32
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e023      	b.n	8004218 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	0c1b      	lsrs	r3, r3, #16
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d10d      	bne.n	80041f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	43da      	mvns	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	4013      	ands	r3, r2
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bf0c      	ite	eq
 80041ec:	2301      	moveq	r3, #1
 80041ee:	2300      	movne	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	461a      	mov	r2, r3
 80041f4:	e00c      	b.n	8004210 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	43da      	mvns	r2, r3
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	4013      	ands	r3, r2
 8004202:	b29b      	uxth	r3, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	bf0c      	ite	eq
 8004208:	2301      	moveq	r3, #1
 800420a:	2300      	movne	r3, #0
 800420c:	b2db      	uxtb	r3, r3
 800420e:	461a      	mov	r2, r3
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	429a      	cmp	r2, r3
 8004214:	d093      	beq.n	800413e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
 800422c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800422e:	e071      	b.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800423a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423e:	d123      	bne.n	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800424e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004258:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2220      	movs	r2, #32
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004274:	f043 0204 	orr.w	r2, r3, #4
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e067      	b.n	8004358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428e:	d041      	beq.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004290:	f7fe f946 	bl	8002520 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	429a      	cmp	r2, r3
 800429e:	d302      	bcc.n	80042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d136      	bne.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	0c1b      	lsrs	r3, r3, #16
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d10c      	bne.n	80042ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	43da      	mvns	r2, r3
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4013      	ands	r3, r2
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	bf14      	ite	ne
 80042c2:	2301      	movne	r3, #1
 80042c4:	2300      	moveq	r3, #0
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	e00b      	b.n	80042e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	43da      	mvns	r2, r3
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	4013      	ands	r3, r2
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	bf14      	ite	ne
 80042dc:	2301      	movne	r3, #1
 80042de:	2300      	moveq	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d016      	beq.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e021      	b.n	8004358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	0c1b      	lsrs	r3, r3, #16
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b01      	cmp	r3, #1
 800431c:	d10c      	bne.n	8004338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	43da      	mvns	r2, r3
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	4013      	ands	r3, r2
 800432a:	b29b      	uxth	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	bf14      	ite	ne
 8004330:	2301      	movne	r3, #1
 8004332:	2300      	moveq	r3, #0
 8004334:	b2db      	uxtb	r3, r3
 8004336:	e00b      	b.n	8004350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	43da      	mvns	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4013      	ands	r3, r2
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	bf14      	ite	ne
 800434a:	2301      	movne	r3, #1
 800434c:	2300      	moveq	r3, #0
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	f47f af6d 	bne.w	8004230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800436c:	e034      	b.n	80043d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f8e3 	bl	800453a <I2C_IsAcknowledgeFailed>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e034      	b.n	80043e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004384:	d028      	beq.n	80043d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004386:	f7fe f8cb 	bl	8002520 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	429a      	cmp	r2, r3
 8004394:	d302      	bcc.n	800439c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d11d      	bne.n	80043d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a6:	2b80      	cmp	r3, #128	@ 0x80
 80043a8:	d016      	beq.n	80043d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	f043 0220 	orr.w	r2, r3, #32
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e007      	b.n	80043e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e2:	2b80      	cmp	r3, #128	@ 0x80
 80043e4:	d1c3      	bne.n	800436e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3710      	adds	r7, #16
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043fc:	e034      	b.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f89b 	bl	800453a <I2C_IsAcknowledgeFailed>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e034      	b.n	8004478 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004414:	d028      	beq.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004416:	f7fe f883 	bl	8002520 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d302      	bcc.n	800442c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d11d      	bne.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b04      	cmp	r3, #4
 8004438:	d016      	beq.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004454:	f043 0220 	orr.w	r2, r3, #32
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e007      	b.n	8004478 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b04      	cmp	r3, #4
 8004474:	d1c3      	bne.n	80043fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	4618      	mov	r0, r3
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800448c:	e049      	b.n	8004522 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	f003 0310 	and.w	r3, r3, #16
 8004498:	2b10      	cmp	r3, #16
 800449a:	d119      	bne.n	80044d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0210 	mvn.w	r2, #16
 80044a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e030      	b.n	8004532 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044d0:	f7fe f826 	bl	8002520 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d302      	bcc.n	80044e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d11d      	bne.n	8004522 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f0:	2b40      	cmp	r3, #64	@ 0x40
 80044f2:	d016      	beq.n	8004522 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	f043 0220 	orr.w	r2, r3, #32
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e007      	b.n	8004532 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452c:	2b40      	cmp	r3, #64	@ 0x40
 800452e:	d1ae      	bne.n	800448e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800454c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004550:	d11b      	bne.n	800458a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800455a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	f043 0204 	orr.w	r2, r3, #4
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e000      	b.n	800458c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	4770      	bx	lr
	...

08004598 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	460b      	mov	r3, r1
 80045a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045a4:	4b09      	ldr	r3, [pc, #36]	@ (80045cc <HAL_PWR_EnterSLEEPMode+0x34>)
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	4a08      	ldr	r2, [pc, #32]	@ (80045cc <HAL_PWR_EnterSLEEPMode+0x34>)
 80045aa:	f023 0304 	bic.w	r3, r3, #4
 80045ae:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80045b0:	78fb      	ldrb	r3, [r7, #3]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80045b6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80045b8:	e002      	b.n	80045c0 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80045ba:	bf40      	sev
    __WFE();
 80045bc:	bf20      	wfe
    __WFE();
 80045be:	bf20      	wfe
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bc80      	pop	{r7}
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e272      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 8087 	beq.w	80046fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045f0:	4b92      	ldr	r3, [pc, #584]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f003 030c 	and.w	r3, r3, #12
 80045f8:	2b04      	cmp	r3, #4
 80045fa:	d00c      	beq.n	8004616 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045fc:	4b8f      	ldr	r3, [pc, #572]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f003 030c 	and.w	r3, r3, #12
 8004604:	2b08      	cmp	r3, #8
 8004606:	d112      	bne.n	800462e <HAL_RCC_OscConfig+0x5e>
 8004608:	4b8c      	ldr	r3, [pc, #560]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004614:	d10b      	bne.n	800462e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004616:	4b89      	ldr	r3, [pc, #548]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d06c      	beq.n	80046fc <HAL_RCC_OscConfig+0x12c>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d168      	bne.n	80046fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e24c      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004636:	d106      	bne.n	8004646 <HAL_RCC_OscConfig+0x76>
 8004638:	4b80      	ldr	r3, [pc, #512]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a7f      	ldr	r2, [pc, #508]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800463e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004642:	6013      	str	r3, [r2, #0]
 8004644:	e02e      	b.n	80046a4 <HAL_RCC_OscConfig+0xd4>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10c      	bne.n	8004668 <HAL_RCC_OscConfig+0x98>
 800464e:	4b7b      	ldr	r3, [pc, #492]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a7a      	ldr	r2, [pc, #488]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004654:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	4b78      	ldr	r3, [pc, #480]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a77      	ldr	r2, [pc, #476]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004660:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	e01d      	b.n	80046a4 <HAL_RCC_OscConfig+0xd4>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004670:	d10c      	bne.n	800468c <HAL_RCC_OscConfig+0xbc>
 8004672:	4b72      	ldr	r3, [pc, #456]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a71      	ldr	r2, [pc, #452]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	4b6f      	ldr	r3, [pc, #444]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a6e      	ldr	r2, [pc, #440]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004688:	6013      	str	r3, [r2, #0]
 800468a:	e00b      	b.n	80046a4 <HAL_RCC_OscConfig+0xd4>
 800468c:	4b6b      	ldr	r3, [pc, #428]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a6a      	ldr	r2, [pc, #424]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	4b68      	ldr	r3, [pc, #416]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a67      	ldr	r2, [pc, #412]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800469e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d013      	beq.n	80046d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ac:	f7fd ff38 	bl	8002520 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b4:	f7fd ff34 	bl	8002520 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b64      	cmp	r3, #100	@ 0x64
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e200      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046c6:	4b5d      	ldr	r3, [pc, #372]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0f0      	beq.n	80046b4 <HAL_RCC_OscConfig+0xe4>
 80046d2:	e014      	b.n	80046fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d4:	f7fd ff24 	bl	8002520 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046dc:	f7fd ff20 	bl	8002520 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b64      	cmp	r3, #100	@ 0x64
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e1ec      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ee:	4b53      	ldr	r3, [pc, #332]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f0      	bne.n	80046dc <HAL_RCC_OscConfig+0x10c>
 80046fa:	e000      	b.n	80046fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d063      	beq.n	80047d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800470a:	4b4c      	ldr	r3, [pc, #304]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f003 030c 	and.w	r3, r3, #12
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00b      	beq.n	800472e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004716:	4b49      	ldr	r3, [pc, #292]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	f003 030c 	and.w	r3, r3, #12
 800471e:	2b08      	cmp	r3, #8
 8004720:	d11c      	bne.n	800475c <HAL_RCC_OscConfig+0x18c>
 8004722:	4b46      	ldr	r3, [pc, #280]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d116      	bne.n	800475c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800472e:	4b43      	ldr	r3, [pc, #268]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d005      	beq.n	8004746 <HAL_RCC_OscConfig+0x176>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d001      	beq.n	8004746 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e1c0      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004746:	4b3d      	ldr	r3, [pc, #244]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	4939      	ldr	r1, [pc, #228]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004756:	4313      	orrs	r3, r2
 8004758:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800475a:	e03a      	b.n	80047d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d020      	beq.n	80047a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004764:	4b36      	ldr	r3, [pc, #216]	@ (8004840 <HAL_RCC_OscConfig+0x270>)
 8004766:	2201      	movs	r2, #1
 8004768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476a:	f7fd fed9 	bl	8002520 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004772:	f7fd fed5 	bl	8002520 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e1a1      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004784:	4b2d      	ldr	r3, [pc, #180]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004790:	4b2a      	ldr	r3, [pc, #168]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4927      	ldr	r1, [pc, #156]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	600b      	str	r3, [r1, #0]
 80047a4:	e015      	b.n	80047d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047a6:	4b26      	ldr	r3, [pc, #152]	@ (8004840 <HAL_RCC_OscConfig+0x270>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ac:	f7fd feb8 	bl	8002520 <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047b4:	f7fd feb4 	bl	8002520 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e180      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c6:	4b1d      	ldr	r3, [pc, #116]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f0      	bne.n	80047b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d03a      	beq.n	8004854 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d019      	beq.n	800481a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047e6:	4b17      	ldr	r3, [pc, #92]	@ (8004844 <HAL_RCC_OscConfig+0x274>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ec:	f7fd fe98 	bl	8002520 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f4:	f7fd fe94 	bl	8002520 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e160      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004806:	4b0d      	ldr	r3, [pc, #52]	@ (800483c <HAL_RCC_OscConfig+0x26c>)
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004812:	2001      	movs	r0, #1
 8004814:	f000 face 	bl	8004db4 <RCC_Delay>
 8004818:	e01c      	b.n	8004854 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800481a:	4b0a      	ldr	r3, [pc, #40]	@ (8004844 <HAL_RCC_OscConfig+0x274>)
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004820:	f7fd fe7e 	bl	8002520 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004826:	e00f      	b.n	8004848 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004828:	f7fd fe7a 	bl	8002520 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d908      	bls.n	8004848 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e146      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
 800483a:	bf00      	nop
 800483c:	40021000 	.word	0x40021000
 8004840:	42420000 	.word	0x42420000
 8004844:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004848:	4b92      	ldr	r3, [pc, #584]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 800484a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1e9      	bne.n	8004828 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 80a6 	beq.w	80049ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004862:	2300      	movs	r3, #0
 8004864:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004866:	4b8b      	ldr	r3, [pc, #556]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10d      	bne.n	800488e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004872:	4b88      	ldr	r3, [pc, #544]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	4a87      	ldr	r2, [pc, #540]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487c:	61d3      	str	r3, [r2, #28]
 800487e:	4b85      	ldr	r3, [pc, #532]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004886:	60bb      	str	r3, [r7, #8]
 8004888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800488a:	2301      	movs	r3, #1
 800488c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488e:	4b82      	ldr	r3, [pc, #520]	@ (8004a98 <HAL_RCC_OscConfig+0x4c8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004896:	2b00      	cmp	r3, #0
 8004898:	d118      	bne.n	80048cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800489a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a98 <HAL_RCC_OscConfig+0x4c8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a98 <HAL_RCC_OscConfig+0x4c8>)
 80048a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a6:	f7fd fe3b 	bl	8002520 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ae:	f7fd fe37 	bl	8002520 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b64      	cmp	r3, #100	@ 0x64
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e103      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c0:	4b75      	ldr	r3, [pc, #468]	@ (8004a98 <HAL_RCC_OscConfig+0x4c8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d106      	bne.n	80048e2 <HAL_RCC_OscConfig+0x312>
 80048d4:	4b6f      	ldr	r3, [pc, #444]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	4a6e      	ldr	r2, [pc, #440]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	6213      	str	r3, [r2, #32]
 80048e0:	e02d      	b.n	800493e <HAL_RCC_OscConfig+0x36e>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10c      	bne.n	8004904 <HAL_RCC_OscConfig+0x334>
 80048ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	4a69      	ldr	r2, [pc, #420]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048f0:	f023 0301 	bic.w	r3, r3, #1
 80048f4:	6213      	str	r3, [r2, #32]
 80048f6:	4b67      	ldr	r3, [pc, #412]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	4a66      	ldr	r2, [pc, #408]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80048fc:	f023 0304 	bic.w	r3, r3, #4
 8004900:	6213      	str	r3, [r2, #32]
 8004902:	e01c      	b.n	800493e <HAL_RCC_OscConfig+0x36e>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	2b05      	cmp	r3, #5
 800490a:	d10c      	bne.n	8004926 <HAL_RCC_OscConfig+0x356>
 800490c:	4b61      	ldr	r3, [pc, #388]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	4a60      	ldr	r2, [pc, #384]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004912:	f043 0304 	orr.w	r3, r3, #4
 8004916:	6213      	str	r3, [r2, #32]
 8004918:	4b5e      	ldr	r3, [pc, #376]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	4a5d      	ldr	r2, [pc, #372]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	6213      	str	r3, [r2, #32]
 8004924:	e00b      	b.n	800493e <HAL_RCC_OscConfig+0x36e>
 8004926:	4b5b      	ldr	r3, [pc, #364]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	4a5a      	ldr	r2, [pc, #360]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 800492c:	f023 0301 	bic.w	r3, r3, #1
 8004930:	6213      	str	r3, [r2, #32]
 8004932:	4b58      	ldr	r3, [pc, #352]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	4a57      	ldr	r2, [pc, #348]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004938:	f023 0304 	bic.w	r3, r3, #4
 800493c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d015      	beq.n	8004972 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004946:	f7fd fdeb 	bl	8002520 <HAL_GetTick>
 800494a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800494c:	e00a      	b.n	8004964 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494e:	f7fd fde7 	bl	8002520 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495c:	4293      	cmp	r3, r2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e0b1      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004964:	4b4b      	ldr	r3, [pc, #300]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0ee      	beq.n	800494e <HAL_RCC_OscConfig+0x37e>
 8004970:	e014      	b.n	800499c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004972:	f7fd fdd5 	bl	8002520 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004978:	e00a      	b.n	8004990 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800497a:	f7fd fdd1 	bl	8002520 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004988:	4293      	cmp	r3, r2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e09b      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004990:	4b40      	ldr	r3, [pc, #256]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1ee      	bne.n	800497a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800499c:	7dfb      	ldrb	r3, [r7, #23]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d105      	bne.n	80049ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	4a3b      	ldr	r2, [pc, #236]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80049a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 8087 	beq.w	8004ac6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049b8:	4b36      	ldr	r3, [pc, #216]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 030c 	and.w	r3, r3, #12
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d061      	beq.n	8004a88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	69db      	ldr	r3, [r3, #28]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d146      	bne.n	8004a5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049cc:	4b33      	ldr	r3, [pc, #204]	@ (8004a9c <HAL_RCC_OscConfig+0x4cc>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d2:	f7fd fda5 	bl	8002520 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049da:	f7fd fda1 	bl	8002520 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e06d      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ec:	4b29      	ldr	r3, [pc, #164]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1f0      	bne.n	80049da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a00:	d108      	bne.n	8004a14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a02:	4b24      	ldr	r3, [pc, #144]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	4921      	ldr	r1, [pc, #132]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a14:	4b1f      	ldr	r3, [pc, #124]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a19      	ldr	r1, [r3, #32]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	430b      	orrs	r3, r1
 8004a26:	491b      	ldr	r1, [pc, #108]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004a9c <HAL_RCC_OscConfig+0x4cc>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a32:	f7fd fd75 	bl	8002520 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a3a:	f7fd fd71 	bl	8002520 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e03d      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a4c:	4b11      	ldr	r3, [pc, #68]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x46a>
 8004a58:	e035      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5a:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <HAL_RCC_OscConfig+0x4cc>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a60:	f7fd fd5e 	bl	8002520 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a68:	f7fd fd5a 	bl	8002520 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e026      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a7a:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <HAL_RCC_OscConfig+0x4c4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f0      	bne.n	8004a68 <HAL_RCC_OscConfig+0x498>
 8004a86:	e01e      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d107      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e019      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
 8004a94:	40021000 	.word	0x40021000
 8004a98:	40007000 	.word	0x40007000
 8004a9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad0 <HAL_RCC_OscConfig+0x500>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d106      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d001      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e000      	b.n	8004ac8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40021000 	.word	0x40021000

08004ad4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0d0      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d910      	bls.n	8004b18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b67      	ldr	r3, [pc, #412]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 0207 	bic.w	r2, r3, #7
 8004afe:	4965      	ldr	r1, [pc, #404]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b06:	4b63      	ldr	r3, [pc, #396]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d001      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e0b8      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d020      	beq.n	8004b66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d005      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b30:	4b59      	ldr	r3, [pc, #356]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4a58      	ldr	r2, [pc, #352]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0308 	and.w	r3, r3, #8
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d005      	beq.n	8004b54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b48:	4b53      	ldr	r3, [pc, #332]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	4a52      	ldr	r2, [pc, #328]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004b52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b54:	4b50      	ldr	r3, [pc, #320]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	494d      	ldr	r1, [pc, #308]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d040      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d107      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b7a:	4b47      	ldr	r3, [pc, #284]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d115      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e07f      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d107      	bne.n	8004ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b92:	4b41      	ldr	r3, [pc, #260]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e073      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e06b      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bb2:	4b39      	ldr	r3, [pc, #228]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f023 0203 	bic.w	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4936      	ldr	r1, [pc, #216]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bc4:	f7fd fcac 	bl	8002520 <HAL_GetTick>
 8004bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	e00a      	b.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bcc:	f7fd fca8 	bl	8002520 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e053      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be2:	4b2d      	ldr	r3, [pc, #180]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f003 020c 	and.w	r2, r3, #12
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d1eb      	bne.n	8004bcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bf4:	4b27      	ldr	r3, [pc, #156]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d210      	bcs.n	8004c24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c02:	4b24      	ldr	r3, [pc, #144]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f023 0207 	bic.w	r2, r3, #7
 8004c0a:	4922      	ldr	r1, [pc, #136]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c12:	4b20      	ldr	r3, [pc, #128]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0307 	and.w	r3, r3, #7
 8004c1a:	683a      	ldr	r2, [r7, #0]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d001      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e032      	b.n	8004c8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d008      	beq.n	8004c42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c30:	4b19      	ldr	r3, [pc, #100]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	4916      	ldr	r1, [pc, #88]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c4e:	4b12      	ldr	r3, [pc, #72]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	490e      	ldr	r1, [pc, #56]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c62:	f000 f821 	bl	8004ca8 <HAL_RCC_GetSysClockFreq>
 8004c66:	4602      	mov	r2, r0
 8004c68:	4b0b      	ldr	r3, [pc, #44]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	091b      	lsrs	r3, r3, #4
 8004c6e:	f003 030f 	and.w	r3, r3, #15
 8004c72:	490a      	ldr	r1, [pc, #40]	@ (8004c9c <HAL_RCC_ClockConfig+0x1c8>)
 8004c74:	5ccb      	ldrb	r3, [r1, r3]
 8004c76:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7a:	4a09      	ldr	r2, [pc, #36]	@ (8004ca0 <HAL_RCC_ClockConfig+0x1cc>)
 8004c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ca4 <HAL_RCC_ClockConfig+0x1d0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fd fc0a 	bl	800249c <HAL_InitTick>

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40022000 	.word	0x40022000
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	08009d60 	.word	0x08009d60
 8004ca0:	20000008 	.word	0x20000008
 8004ca4:	2000000c 	.word	0x2000000c

08004ca8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b087      	sub	sp, #28
 8004cac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60bb      	str	r3, [r7, #8]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
 8004cba:	2300      	movs	r3, #0
 8004cbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d002      	beq.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x30>
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d003      	beq.n	8004cde <HAL_RCC_GetSysClockFreq+0x36>
 8004cd6:	e027      	b.n	8004d28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cd8:	4b19      	ldr	r3, [pc, #100]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cda:	613b      	str	r3, [r7, #16]
      break;
 8004cdc:	e027      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	0c9b      	lsrs	r3, r3, #18
 8004ce2:	f003 030f 	and.w	r3, r3, #15
 8004ce6:	4a17      	ldr	r2, [pc, #92]	@ (8004d44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ce8:	5cd3      	ldrb	r3, [r2, r3]
 8004cea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d010      	beq.n	8004d18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cf6:	4b11      	ldr	r3, [pc, #68]	@ (8004d3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	0c5b      	lsrs	r3, r3, #17
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	4a11      	ldr	r2, [pc, #68]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004d02:	5cd3      	ldrb	r3, [r2, r3]
 8004d04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a0d      	ldr	r2, [pc, #52]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d0a:	fb03 f202 	mul.w	r2, r3, r2
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	617b      	str	r3, [r7, #20]
 8004d16:	e004      	b.n	8004d22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a0c      	ldr	r2, [pc, #48]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004d1c:	fb02 f303 	mul.w	r3, r2, r3
 8004d20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	613b      	str	r3, [r7, #16]
      break;
 8004d26:	e002      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d28:	4b05      	ldr	r3, [pc, #20]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d2a:	613b      	str	r3, [r7, #16]
      break;
 8004d2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2e:	693b      	ldr	r3, [r7, #16]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	007a1200 	.word	0x007a1200
 8004d44:	08009d78 	.word	0x08009d78
 8004d48:	08009d88 	.word	0x08009d88
 8004d4c:	003d0900 	.word	0x003d0900

08004d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d50:	b480      	push	{r7}
 8004d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d54:	4b02      	ldr	r3, [pc, #8]	@ (8004d60 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d56:	681b      	ldr	r3, [r3, #0]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bc80      	pop	{r7}
 8004d5e:	4770      	bx	lr
 8004d60:	20000008 	.word	0x20000008

08004d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d68:	f7ff fff2 	bl	8004d50 <HAL_RCC_GetHCLKFreq>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	4b05      	ldr	r3, [pc, #20]	@ (8004d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	0a1b      	lsrs	r3, r3, #8
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	4903      	ldr	r1, [pc, #12]	@ (8004d88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d7a:	5ccb      	ldrb	r3, [r1, r3]
 8004d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	40021000 	.word	0x40021000
 8004d88:	08009d70 	.word	0x08009d70

08004d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d90:	f7ff ffde 	bl	8004d50 <HAL_RCC_GetHCLKFreq>
 8004d94:	4602      	mov	r2, r0
 8004d96:	4b05      	ldr	r3, [pc, #20]	@ (8004dac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	0adb      	lsrs	r3, r3, #11
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	4903      	ldr	r1, [pc, #12]	@ (8004db0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004da2:	5ccb      	ldrb	r3, [r1, r3]
 8004da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	40021000 	.word	0x40021000
 8004db0:	08009d70 	.word	0x08009d70

08004db4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <RCC_Delay+0x34>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dec <RCC_Delay+0x38>)
 8004dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc6:	0a5b      	lsrs	r3, r3, #9
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004dd0:	bf00      	nop
  }
  while (Delay --);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	1e5a      	subs	r2, r3, #1
 8004dd6:	60fa      	str	r2, [r7, #12]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1f9      	bne.n	8004dd0 <RCC_Delay+0x1c>
}
 8004ddc:	bf00      	nop
 8004dde:	bf00      	nop
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr
 8004de8:	20000008 	.word	0x20000008
 8004dec:	10624dd3 	.word	0x10624dd3

08004df0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d07d      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e10:	4b4f      	ldr	r3, [pc, #316]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10d      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	4a4b      	ldr	r2, [pc, #300]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	61d3      	str	r3, [r2, #28]
 8004e28:	4b49      	ldr	r3, [pc, #292]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e30:	60bb      	str	r3, [r7, #8]
 8004e32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e34:	2301      	movs	r3, #1
 8004e36:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e38:	4b46      	ldr	r3, [pc, #280]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d118      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e44:	4b43      	ldr	r3, [pc, #268]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a42      	ldr	r2, [pc, #264]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e50:	f7fd fb66 	bl	8002520 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e56:	e008      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e58:	f7fd fb62 	bl	8002520 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b64      	cmp	r3, #100	@ 0x64
 8004e64:	d901      	bls.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e06d      	b.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e6a:	4b3a      	ldr	r3, [pc, #232]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0f0      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e76:	4b36      	ldr	r3, [pc, #216]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e7e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d02e      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d027      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e94:	4b2e      	ldr	r3, [pc, #184]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e9c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004eaa:	4a29      	ldr	r2, [pc, #164]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d014      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eba:	f7fd fb31 	bl	8002520 <HAL_GetTick>
 8004ebe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ec0:	e00a      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ec2:	f7fd fb2d 	bl	8002520 <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e036      	b.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0ee      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	4917      	ldr	r1, [pc, #92]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d105      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004efc:	4b14      	ldr	r3, [pc, #80]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004efe:	69db      	ldr	r3, [r3, #28]
 8004f00:	4a13      	ldr	r2, [pc, #76]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d008      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f14:	4b0e      	ldr	r3, [pc, #56]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	490b      	ldr	r1, [pc, #44]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0310 	and.w	r3, r3, #16
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d008      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f32:	4b07      	ldr	r3, [pc, #28]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	4904      	ldr	r1, [pc, #16]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40021000 	.word	0x40021000
 8004f54:	40007000 	.word	0x40007000
 8004f58:	42420440 	.word	0x42420440

08004f5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	61fb      	str	r3, [r7, #28]
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60fb      	str	r3, [r7, #12]
 8004f74:	2300      	movs	r3, #0
 8004f76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b10      	cmp	r3, #16
 8004f7c:	d00a      	beq.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	f200 808a 	bhi.w	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d045      	beq.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d075      	beq.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004f92:	e082      	b.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004f94:	4b46      	ldr	r3, [pc, #280]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004f9a:	4b45      	ldr	r3, [pc, #276]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d07b      	beq.n	800509e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	0c9b      	lsrs	r3, r3, #18
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	4a41      	ldr	r2, [pc, #260]	@ (80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004fb0:	5cd3      	ldrb	r3, [r2, r3]
 8004fb2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d015      	beq.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fbe:	4b3c      	ldr	r3, [pc, #240]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	0c5b      	lsrs	r3, r3, #17
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004fca:	5cd3      	ldrb	r3, [r2, r3]
 8004fcc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00d      	beq.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004fd8:	4a38      	ldr	r2, [pc, #224]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	fb02 f303 	mul.w	r3, r2, r3
 8004fe6:	61fb      	str	r3, [r7, #28]
 8004fe8:	e004      	b.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	4a34      	ldr	r2, [pc, #208]	@ (80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004ff4:	4b2e      	ldr	r3, [pc, #184]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ffc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005000:	d102      	bne.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	61bb      	str	r3, [r7, #24]
      break;
 8005006:	e04a      	b.n	800509e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4a2d      	ldr	r2, [pc, #180]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	085b      	lsrs	r3, r3, #1
 8005014:	61bb      	str	r3, [r7, #24]
      break;
 8005016:	e042      	b.n	800509e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005018:	4b25      	ldr	r3, [pc, #148]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005024:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005028:	d108      	bne.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005034:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005038:	61bb      	str	r3, [r7, #24]
 800503a:	e01f      	b.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005046:	d109      	bne.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005048:	4b19      	ldr	r3, [pc, #100]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005054:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005058:	61bb      	str	r3, [r7, #24]
 800505a:	e00f      	b.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005062:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005066:	d11c      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005068:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d016      	beq.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005074:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005078:	61bb      	str	r3, [r7, #24]
      break;
 800507a:	e012      	b.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800507c:	e011      	b.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800507e:	f7ff fe85 	bl	8004d8c <HAL_RCC_GetPCLK2Freq>
 8005082:	4602      	mov	r2, r0
 8005084:	4b0a      	ldr	r3, [pc, #40]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	0b9b      	lsrs	r3, r3, #14
 800508a:	f003 0303 	and.w	r3, r3, #3
 800508e:	3301      	adds	r3, #1
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	fbb2 f3f3 	udiv	r3, r2, r3
 8005096:	61bb      	str	r3, [r7, #24]
      break;
 8005098:	e004      	b.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800509a:	bf00      	nop
 800509c:	e002      	b.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800509e:	bf00      	nop
 80050a0:	e000      	b.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80050a2:	bf00      	nop
    }
  }
  return (frequency);
 80050a4:	69bb      	ldr	r3, [r7, #24]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3720      	adds	r7, #32
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40021000 	.word	0x40021000
 80050b4:	08009d8c 	.word	0x08009d8c
 80050b8:	08009d9c 	.word	0x08009d9c
 80050bc:	007a1200 	.word	0x007a1200
 80050c0:	003d0900 	.word	0x003d0900
 80050c4:	aaaaaaab 	.word	0xaaaaaaab

080050c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e041      	b.n	800515e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fd f8e2 	bl	80022b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f000 faa6 	bl	8005658 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b01      	cmp	r3, #1
 800517a:	d001      	beq.n	8005180 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e032      	b.n	80051e6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a18      	ldr	r2, [pc, #96]	@ (80051f0 <HAL_TIM_Base_Start+0x88>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00e      	beq.n	80051b0 <HAL_TIM_Base_Start+0x48>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d009      	beq.n	80051b0 <HAL_TIM_Base_Start+0x48>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a14      	ldr	r2, [pc, #80]	@ (80051f4 <HAL_TIM_Base_Start+0x8c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d004      	beq.n	80051b0 <HAL_TIM_Base_Start+0x48>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a13      	ldr	r2, [pc, #76]	@ (80051f8 <HAL_TIM_Base_Start+0x90>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d111      	bne.n	80051d4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2b06      	cmp	r3, #6
 80051c0:	d010      	beq.n	80051e4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f042 0201 	orr.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d2:	e007      	b.n	80051e4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0201 	orr.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr
 80051f0:	40012c00 	.word	0x40012c00
 80051f4:	40000400 	.word	0x40000400
 80051f8:	40000800 	.word	0x40000800

080051fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b01      	cmp	r3, #1
 800520e:	d001      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e03a      	b.n	800528a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a18      	ldr	r2, [pc, #96]	@ (8005294 <HAL_TIM_Base_Start_IT+0x98>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00e      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x58>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523e:	d009      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x58>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a14      	ldr	r2, [pc, #80]	@ (8005298 <HAL_TIM_Base_Start_IT+0x9c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d004      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x58>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a13      	ldr	r2, [pc, #76]	@ (800529c <HAL_TIM_Base_Start_IT+0xa0>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d111      	bne.n	8005278 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b06      	cmp	r3, #6
 8005264:	d010      	beq.n	8005288 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005276:	e007      	b.n	8005288 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr
 8005294:	40012c00 	.word	0x40012c00
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800

080052a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d020      	beq.n	8005304 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d01b      	beq.n	8005304 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f06f 0202 	mvn.w	r2, #2
 80052d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	f003 0303 	and.w	r3, r3, #3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f998 	bl	8005620 <HAL_TIM_IC_CaptureCallback>
 80052f0:	e005      	b.n	80052fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f98b 	bl	800560e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f000 f99a 	bl	8005632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f003 0304 	and.w	r3, r3, #4
 800530a:	2b00      	cmp	r3, #0
 800530c:	d020      	beq.n	8005350 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01b      	beq.n	8005350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0204 	mvn.w	r2, #4
 8005320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2202      	movs	r2, #2
 8005326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f972 	bl	8005620 <HAL_TIM_IC_CaptureCallback>
 800533c:	e005      	b.n	800534a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f965 	bl	800560e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f974 	bl	8005632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f003 0308 	and.w	r3, r3, #8
 8005356:	2b00      	cmp	r3, #0
 8005358:	d020      	beq.n	800539c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d01b      	beq.n	800539c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f06f 0208 	mvn.w	r2, #8
 800536c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2204      	movs	r2, #4
 8005372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f003 0303 	and.w	r3, r3, #3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f94c 	bl	8005620 <HAL_TIM_IC_CaptureCallback>
 8005388:	e005      	b.n	8005396 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f93f 	bl	800560e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 f94e 	bl	8005632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 0310 	and.w	r3, r3, #16
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d020      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f003 0310 	and.w	r3, r3, #16
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d01b      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0210 	mvn.w	r2, #16
 80053b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2208      	movs	r2, #8
 80053be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f926 	bl	8005620 <HAL_TIM_IC_CaptureCallback>
 80053d4:	e005      	b.n	80053e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f919 	bl	800560e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f928 	bl	8005632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00c      	beq.n	800540c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f06f 0201 	mvn.w	r2, #1
 8005404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7fc fbfc 	bl	8001c04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00c      	beq.n	8005430 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fa7f 	bl	800592e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00c      	beq.n	8005454 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800544c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f8f8 	bl	8005644 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f003 0320 	and.w	r3, r3, #32
 8005464:	2b00      	cmp	r3, #0
 8005466:	d007      	beq.n	8005478 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0220 	mvn.w	r2, #32
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fa52 	bl	800591c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005478:	bf00      	nop
 800547a:	3710      	adds	r7, #16
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_TIM_ConfigClockSource+0x1c>
 8005498:	2302      	movs	r3, #2
 800549a:	e0b4      	b.n	8005606 <HAL_TIM_ConfigClockSource+0x186>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054d4:	d03e      	beq.n	8005554 <HAL_TIM_ConfigClockSource+0xd4>
 80054d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054da:	f200 8087 	bhi.w	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 80054de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e2:	f000 8086 	beq.w	80055f2 <HAL_TIM_ConfigClockSource+0x172>
 80054e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ea:	d87f      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 80054ec:	2b70      	cmp	r3, #112	@ 0x70
 80054ee:	d01a      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0xa6>
 80054f0:	2b70      	cmp	r3, #112	@ 0x70
 80054f2:	d87b      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 80054f4:	2b60      	cmp	r3, #96	@ 0x60
 80054f6:	d050      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x11a>
 80054f8:	2b60      	cmp	r3, #96	@ 0x60
 80054fa:	d877      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 80054fc:	2b50      	cmp	r3, #80	@ 0x50
 80054fe:	d03c      	beq.n	800557a <HAL_TIM_ConfigClockSource+0xfa>
 8005500:	2b50      	cmp	r3, #80	@ 0x50
 8005502:	d873      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 8005504:	2b40      	cmp	r3, #64	@ 0x40
 8005506:	d058      	beq.n	80055ba <HAL_TIM_ConfigClockSource+0x13a>
 8005508:	2b40      	cmp	r3, #64	@ 0x40
 800550a:	d86f      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 800550c:	2b30      	cmp	r3, #48	@ 0x30
 800550e:	d064      	beq.n	80055da <HAL_TIM_ConfigClockSource+0x15a>
 8005510:	2b30      	cmp	r3, #48	@ 0x30
 8005512:	d86b      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 8005514:	2b20      	cmp	r3, #32
 8005516:	d060      	beq.n	80055da <HAL_TIM_ConfigClockSource+0x15a>
 8005518:	2b20      	cmp	r3, #32
 800551a:	d867      	bhi.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d05c      	beq.n	80055da <HAL_TIM_ConfigClockSource+0x15a>
 8005520:	2b10      	cmp	r3, #16
 8005522:	d05a      	beq.n	80055da <HAL_TIM_ConfigClockSource+0x15a>
 8005524:	e062      	b.n	80055ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005536:	f000 f974 	bl	8005822 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005548:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	609a      	str	r2, [r3, #8]
      break;
 8005552:	e04f      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005564:	f000 f95d 	bl	8005822 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689a      	ldr	r2, [r3, #8]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005576:	609a      	str	r2, [r3, #8]
      break;
 8005578:	e03c      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005586:	461a      	mov	r2, r3
 8005588:	f000 f8d4 	bl	8005734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2150      	movs	r1, #80	@ 0x50
 8005592:	4618      	mov	r0, r3
 8005594:	f000 f92b 	bl	80057ee <TIM_ITRx_SetConfig>
      break;
 8005598:	e02c      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055a6:	461a      	mov	r2, r3
 80055a8:	f000 f8f2 	bl	8005790 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2160      	movs	r1, #96	@ 0x60
 80055b2:	4618      	mov	r0, r3
 80055b4:	f000 f91b 	bl	80057ee <TIM_ITRx_SetConfig>
      break;
 80055b8:	e01c      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055c6:	461a      	mov	r2, r3
 80055c8:	f000 f8b4 	bl	8005734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2140      	movs	r1, #64	@ 0x40
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 f90b 	bl	80057ee <TIM_ITRx_SetConfig>
      break;
 80055d8:	e00c      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4619      	mov	r1, r3
 80055e4:	4610      	mov	r0, r2
 80055e6:	f000 f902 	bl	80057ee <TIM_ITRx_SetConfig>
      break;
 80055ea:	e003      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	73fb      	strb	r3, [r7, #15]
      break;
 80055f0:	e000      	b.n	80055f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80055f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800560e:	b480      	push	{r7}
 8005610:	b083      	sub	sp, #12
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	bc80      	pop	{r7}
 800561e:	4770      	bx	lr

08005620 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	bc80      	pop	{r7}
 8005630:	4770      	bx	lr

08005632 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005632:	b480      	push	{r7}
 8005634:	b083      	sub	sp, #12
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	bc80      	pop	{r7}
 8005654:	4770      	bx	lr
	...

08005658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a2f      	ldr	r2, [pc, #188]	@ (8005728 <TIM_Base_SetConfig+0xd0>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00b      	beq.n	8005688 <TIM_Base_SetConfig+0x30>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005676:	d007      	beq.n	8005688 <TIM_Base_SetConfig+0x30>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a2c      	ldr	r2, [pc, #176]	@ (800572c <TIM_Base_SetConfig+0xd4>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d003      	beq.n	8005688 <TIM_Base_SetConfig+0x30>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a2b      	ldr	r2, [pc, #172]	@ (8005730 <TIM_Base_SetConfig+0xd8>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d108      	bne.n	800569a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800568e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a22      	ldr	r2, [pc, #136]	@ (8005728 <TIM_Base_SetConfig+0xd0>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00b      	beq.n	80056ba <TIM_Base_SetConfig+0x62>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a8:	d007      	beq.n	80056ba <TIM_Base_SetConfig+0x62>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a1f      	ldr	r2, [pc, #124]	@ (800572c <TIM_Base_SetConfig+0xd4>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d003      	beq.n	80056ba <TIM_Base_SetConfig+0x62>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <TIM_Base_SetConfig+0xd8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d108      	bne.n	80056cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005728 <TIM_Base_SetConfig+0xd0>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d103      	bne.n	8005700 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d005      	beq.n	800571e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f023 0201 	bic.w	r2, r3, #1
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	611a      	str	r2, [r3, #16]
  }
}
 800571e:	bf00      	nop
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr
 8005728:	40012c00 	.word	0x40012c00
 800572c:	40000400 	.word	0x40000400
 8005730:	40000800 	.word	0x40000800

08005734 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	f023 0201 	bic.w	r2, r3, #1
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800575e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	4313      	orrs	r3, r2
 8005768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f023 030a 	bic.w	r3, r3, #10
 8005770:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	621a      	str	r2, [r3, #32]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	f023 0210 	bic.w	r2, r3, #16
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80057ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	031b      	lsls	r3, r3, #12
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80057cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	011b      	lsls	r3, r3, #4
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	621a      	str	r2, [r3, #32]
}
 80057e4:	bf00      	nop
 80057e6:	371c      	adds	r7, #28
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b085      	sub	sp, #20
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
 80057f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005804:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	f043 0307 	orr.w	r3, r3, #7
 8005810:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	609a      	str	r2, [r3, #8]
}
 8005818:	bf00      	nop
 800581a:	3714      	adds	r7, #20
 800581c:	46bd      	mov	sp, r7
 800581e:	bc80      	pop	{r7}
 8005820:	4770      	bx	lr

08005822 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005822:	b480      	push	{r7}
 8005824:	b087      	sub	sp, #28
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
 800582e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800583c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	021a      	lsls	r2, r3, #8
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	431a      	orrs	r2, r3
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	4313      	orrs	r3, r2
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4313      	orrs	r3, r2
 800584e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	609a      	str	r2, [r3, #8]
}
 8005856:	bf00      	nop
 8005858:	371c      	adds	r7, #28
 800585a:	46bd      	mov	sp, r7
 800585c:	bc80      	pop	{r7}
 800585e:	4770      	bx	lr

08005860 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005870:	2b01      	cmp	r3, #1
 8005872:	d101      	bne.n	8005878 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005874:	2302      	movs	r3, #2
 8005876:	e046      	b.n	8005906 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2202      	movs	r2, #2
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800589e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a16      	ldr	r2, [pc, #88]	@ (8005910 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d00e      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c4:	d009      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a12      	ldr	r2, [pc, #72]	@ (8005914 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d004      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a10      	ldr	r2, [pc, #64]	@ (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d10c      	bne.n	80058f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr
 8005910:	40012c00 	.word	0x40012c00
 8005914:	40000400 	.word	0x40000400
 8005918:	40000800 	.word	0x40000800

0800591c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	bc80      	pop	{r7}
 800592c:	4770      	bx	lr

0800592e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	bc80      	pop	{r7}
 800593e:	4770      	bx	lr

08005940 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e042      	b.n	80059d8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d106      	bne.n	800596c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fc fd08 	bl	800237c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2224      	movs	r2, #36	@ 0x24
 8005970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005982:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 fdb7 	bl	80064f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	691a      	ldr	r2, [r3, #16]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005998:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	695a      	ldr	r2, [r3, #20]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2220      	movs	r2, #32
 80059c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3708      	adds	r7, #8
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b08a      	sub	sp, #40	@ 0x28
 80059e4:	af02      	add	r7, sp, #8
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	4613      	mov	r3, r2
 80059ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b20      	cmp	r3, #32
 80059fe:	d175      	bne.n	8005aec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <HAL_UART_Transmit+0x2c>
 8005a06:	88fb      	ldrh	r3, [r7, #6]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e06e      	b.n	8005aee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2221      	movs	r2, #33	@ 0x21
 8005a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a1e:	f7fc fd7f 	bl	8002520 <HAL_GetTick>
 8005a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	88fa      	ldrh	r2, [r7, #6]
 8005a28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	88fa      	ldrh	r2, [r7, #6]
 8005a2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a38:	d108      	bne.n	8005a4c <HAL_UART_Transmit+0x6c>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d104      	bne.n	8005a4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	61bb      	str	r3, [r7, #24]
 8005a4a:	e003      	b.n	8005a54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a50:	2300      	movs	r3, #0
 8005a52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a54:	e02e      	b.n	8005ab4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2180      	movs	r1, #128	@ 0x80
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 fb1c 	bl	800609e <UART_WaitOnFlagUntilTimeout>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d005      	beq.n	8005a78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e03a      	b.n	8005aee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	881b      	ldrh	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	3302      	adds	r3, #2
 8005a92:	61bb      	str	r3, [r7, #24]
 8005a94:	e007      	b.n	8005aa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	781a      	ldrb	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1cb      	bne.n	8005a56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2140      	movs	r1, #64	@ 0x40
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 fae8 	bl	800609e <UART_WaitOnFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d005      	beq.n	8005ae0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e006      	b.n	8005aee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	e000      	b.n	8005aee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005aec:	2302      	movs	r3, #2
  }
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3720      	adds	r7, #32
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b084      	sub	sp, #16
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	60f8      	str	r0, [r7, #12]
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	4613      	mov	r3, r2
 8005b02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b20      	cmp	r3, #32
 8005b0e:	d112      	bne.n	8005b36 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_UART_Receive_IT+0x26>
 8005b16:	88fb      	ldrh	r3, [r7, #6]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e00b      	b.n	8005b38 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	68b9      	ldr	r1, [r7, #8]
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 fb0f 	bl	8006150 <UART_Start_Receive_IT>
 8005b32:	4603      	mov	r3, r0
 8005b34:	e000      	b.n	8005b38 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005b36:	2302      	movs	r3, #2
  }
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b0ba      	sub	sp, #232	@ 0xe8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10f      	bne.n	8005ba6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x66>
 8005b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b96:	f003 0320 	and.w	r3, r3, #32
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fbec 	bl	800637c <UART_Receive_IT>
      return;
 8005ba4:	e25b      	b.n	800605e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ba6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80de 	beq.w	8005d6c <HAL_UART_IRQHandler+0x22c>
 8005bb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d106      	bne.n	8005bca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 80d1 	beq.w	8005d6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00b      	beq.n	8005bee <HAL_UART_IRQHandler+0xae>
 8005bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be6:	f043 0201 	orr.w	r2, r3, #1
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf2:	f003 0304 	and.w	r3, r3, #4
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00b      	beq.n	8005c12 <HAL_UART_IRQHandler+0xd2>
 8005bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d005      	beq.n	8005c12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c0a:	f043 0202 	orr.w	r2, r3, #2
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <HAL_UART_IRQHandler+0xf6>
 8005c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d005      	beq.n	8005c36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2e:	f043 0204 	orr.w	r2, r3, #4
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3a:	f003 0308 	and.w	r3, r3, #8
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d011      	beq.n	8005c66 <HAL_UART_IRQHandler+0x126>
 8005c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c46:	f003 0320 	and.w	r3, r3, #32
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d105      	bne.n	8005c5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c5e:	f043 0208 	orr.w	r2, r3, #8
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 81f2 	beq.w	8006054 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c74:	f003 0320 	and.w	r3, r3, #32
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_UART_IRQHandler+0x14e>
 8005c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d002      	beq.n	8005c8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fb77 	bl	800637c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	bf14      	ite	ne
 8005c9c:	2301      	movne	r3, #1
 8005c9e:	2300      	moveq	r3, #0
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d103      	bne.n	8005cba <HAL_UART_IRQHandler+0x17a>
 8005cb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d04f      	beq.n	8005d5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fa81 	bl	80061c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d041      	beq.n	8005d52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3314      	adds	r3, #20
 8005cd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ce8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3314      	adds	r3, #20
 8005cf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1d9      	bne.n	8005cce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d013      	beq.n	8005d4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d26:	4a7e      	ldr	r2, [pc, #504]	@ (8005f20 <HAL_UART_IRQHandler+0x3e0>)
 8005d28:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fd f9d2 	bl	80030d8 <HAL_DMA_Abort_IT>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d016      	beq.n	8005d68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d44:	4610      	mov	r0, r2
 8005d46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d48:	e00e      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f993 	bl	8006076 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d50:	e00a      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f98f 	bl	8006076 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d58:	e006      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f98b 	bl	8006076 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005d66:	e175      	b.n	8006054 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d68:	bf00      	nop
    return;
 8005d6a:	e173      	b.n	8006054 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	f040 814f 	bne.w	8006014 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8148 	beq.w	8006014 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 8141 	beq.w	8006014 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d92:	2300      	movs	r3, #0
 8005d94:	60bb      	str	r3, [r7, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 80b6 	beq.w	8005f24 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 8145 	beq.w	8006058 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	f080 813e 	bcs.w	8006058 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005de2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	2b20      	cmp	r3, #32
 8005dec:	f000 8088 	beq.w	8005f00 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	330c      	adds	r3, #12
 8005df6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dfe:	e853 3f00 	ldrex	r3, [r3]
 8005e02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e1c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e24:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e28:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1d9      	bne.n	8005df0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	3314      	adds	r3, #20
 8005e42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e4e:	f023 0301 	bic.w	r3, r3, #1
 8005e52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3314      	adds	r3, #20
 8005e5c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e60:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e64:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e66:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e68:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e6c:	e841 2300 	strex	r3, r2, [r1]
 8005e70:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e1      	bne.n	8005e3c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	3314      	adds	r3, #20
 8005e7e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e82:	e853 3f00 	ldrex	r3, [r3]
 8005e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3314      	adds	r3, #20
 8005e98:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e9c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e9e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ea2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005eaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e3      	bne.n	8005e78 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed0:	f023 0310 	bic.w	r3, r3, #16
 8005ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	330c      	adds	r3, #12
 8005ede:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ee2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ee4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ee8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005eea:	e841 2300 	strex	r3, r2, [r1]
 8005eee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1e3      	bne.n	8005ebe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fd f8b1 	bl	8003062 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	4619      	mov	r1, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8b6 	bl	8006088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f1c:	e09c      	b.n	8006058 <HAL_UART_IRQHandler+0x518>
 8005f1e:	bf00      	nop
 8005f20:	08006287 	.word	0x08006287
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 808e 	beq.w	800605c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005f40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 8089 	beq.w	800605c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	330c      	adds	r3, #12
 8005f50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	e853 3f00 	ldrex	r3, [r3]
 8005f58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f76:	e841 2300 	strex	r3, r2, [r1]
 8005f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e3      	bne.n	8005f4a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3314      	adds	r3, #20
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	e853 3f00 	ldrex	r3, [r3]
 8005f90:	623b      	str	r3, [r7, #32]
   return(result);
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3314      	adds	r3, #20
 8005fa2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005fa6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e3      	bne.n	8005f82 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	330c      	adds	r3, #12
 8005fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	330c      	adds	r3, #12
 8005fe8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005fec:	61fa      	str	r2, [r7, #28]
 8005fee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	69b9      	ldr	r1, [r7, #24]
 8005ff2:	69fa      	ldr	r2, [r7, #28]
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e3      	bne.n	8005fc8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2202      	movs	r2, #2
 8006004:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006006:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800600a:	4619      	mov	r1, r3
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f83b 	bl	8006088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006012:	e023      	b.n	800605c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601c:	2b00      	cmp	r3, #0
 800601e:	d009      	beq.n	8006034 <HAL_UART_IRQHandler+0x4f4>
 8006020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 f93e 	bl	80062ae <UART_Transmit_IT>
    return;
 8006032:	e014      	b.n	800605e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00e      	beq.n	800605e <HAL_UART_IRQHandler+0x51e>
 8006040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d008      	beq.n	800605e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 f97d 	bl	800634c <UART_EndTransmit_IT>
    return;
 8006052:	e004      	b.n	800605e <HAL_UART_IRQHandler+0x51e>
    return;
 8006054:	bf00      	nop
 8006056:	e002      	b.n	800605e <HAL_UART_IRQHandler+0x51e>
      return;
 8006058:	bf00      	nop
 800605a:	e000      	b.n	800605e <HAL_UART_IRQHandler+0x51e>
      return;
 800605c:	bf00      	nop
  }
}
 800605e:	37e8      	adds	r7, #232	@ 0xe8
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	bc80      	pop	{r7}
 8006074:	4770      	bx	lr

08006076 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006076:	b480      	push	{r7}
 8006078:	b083      	sub	sp, #12
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800607e:	bf00      	nop
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	bc80      	pop	{r7}
 8006086:	4770      	bx	lr

08006088 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	bc80      	pop	{r7}
 800609c:	4770      	bx	lr

0800609e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b086      	sub	sp, #24
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	60f8      	str	r0, [r7, #12]
 80060a6:	60b9      	str	r1, [r7, #8]
 80060a8:	603b      	str	r3, [r7, #0]
 80060aa:	4613      	mov	r3, r2
 80060ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060ae:	e03b      	b.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b6:	d037      	beq.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060b8:	f7fc fa32 	bl	8002520 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	6a3a      	ldr	r2, [r7, #32]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d302      	bcc.n	80060ce <UART_WaitOnFlagUntilTimeout+0x30>
 80060c8:	6a3b      	ldr	r3, [r7, #32]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e03a      	b.n	8006148 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d023      	beq.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2b80      	cmp	r3, #128	@ 0x80
 80060e4:	d020      	beq.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b40      	cmp	r3, #64	@ 0x40
 80060ea:	d01d      	beq.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	d116      	bne.n	8006128 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80060fa:	2300      	movs	r3, #0
 80060fc:	617b      	str	r3, [r7, #20]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	617b      	str	r3, [r7, #20]
 800610e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 f856 	bl	80061c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2208      	movs	r2, #8
 800611a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e00f      	b.n	8006148 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	4013      	ands	r3, r2
 8006132:	68ba      	ldr	r2, [r7, #8]
 8006134:	429a      	cmp	r2, r3
 8006136:	bf0c      	ite	eq
 8006138:	2301      	moveq	r3, #1
 800613a:	2300      	movne	r3, #0
 800613c:	b2db      	uxtb	r3, r3
 800613e:	461a      	mov	r2, r3
 8006140:	79fb      	ldrb	r3, [r7, #7]
 8006142:	429a      	cmp	r2, r3
 8006144:	d0b4      	beq.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	4613      	mov	r3, r2
 800615c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	88fa      	ldrh	r2, [r7, #6]
 8006168:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	88fa      	ldrh	r2, [r7, #6]
 800616e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2222      	movs	r2, #34	@ 0x22
 800617a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d007      	beq.n	8006196 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68da      	ldr	r2, [r3, #12]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006194:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695a      	ldr	r2, [r3, #20]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f042 0201 	orr.w	r2, r2, #1
 80061a4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68da      	ldr	r2, [r3, #12]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f042 0220 	orr.w	r2, r2, #32
 80061b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3714      	adds	r7, #20
 80061bc:	46bd      	mov	sp, r7
 80061be:	bc80      	pop	{r7}
 80061c0:	4770      	bx	lr

080061c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b095      	sub	sp, #84	@ 0x54
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	330c      	adds	r3, #12
 80061d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	330c      	adds	r3, #12
 80061e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061ea:	643a      	str	r2, [r7, #64]	@ 0x40
 80061ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061f2:	e841 2300 	strex	r3, r2, [r1]
 80061f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1e5      	bne.n	80061ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3314      	adds	r3, #20
 8006204:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	e853 3f00 	ldrex	r3, [r3]
 800620c:	61fb      	str	r3, [r7, #28]
   return(result);
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	f023 0301 	bic.w	r3, r3, #1
 8006214:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	3314      	adds	r3, #20
 800621c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800621e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006220:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006226:	e841 2300 	strex	r3, r2, [r1]
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800622c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1e5      	bne.n	80061fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006236:	2b01      	cmp	r3, #1
 8006238:	d119      	bne.n	800626e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	330c      	adds	r3, #12
 8006240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	e853 3f00 	ldrex	r3, [r3]
 8006248:	60bb      	str	r3, [r7, #8]
   return(result);
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f023 0310 	bic.w	r3, r3, #16
 8006250:	647b      	str	r3, [r7, #68]	@ 0x44
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	330c      	adds	r3, #12
 8006258:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800625a:	61ba      	str	r2, [r7, #24]
 800625c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625e:	6979      	ldr	r1, [r7, #20]
 8006260:	69ba      	ldr	r2, [r7, #24]
 8006262:	e841 2300 	strex	r3, r2, [r1]
 8006266:	613b      	str	r3, [r7, #16]
   return(result);
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1e5      	bne.n	800623a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2220      	movs	r2, #32
 8006272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800627c:	bf00      	nop
 800627e:	3754      	adds	r7, #84	@ 0x54
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr

08006286 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006292:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f7ff fee8 	bl	8006076 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062a6:	bf00      	nop
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b085      	sub	sp, #20
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	2b21      	cmp	r3, #33	@ 0x21
 80062c0:	d13e      	bne.n	8006340 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ca:	d114      	bne.n	80062f6 <UART_Transmit_IT+0x48>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d110      	bne.n	80062f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	881b      	ldrh	r3, [r3, #0]
 80062de:	461a      	mov	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	1c9a      	adds	r2, r3, #2
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]
 80062f4:	e008      	b.n	8006308 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	1c59      	adds	r1, r3, #1
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	6211      	str	r1, [r2, #32]
 8006300:	781a      	ldrb	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800630c:	b29b      	uxth	r3, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	b29b      	uxth	r3, r3
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	4619      	mov	r1, r3
 8006316:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10f      	bne.n	800633c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800632a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800633a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800633c:	2300      	movs	r3, #0
 800633e:	e000      	b.n	8006342 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006340:	2302      	movs	r3, #2
  }
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	bc80      	pop	{r7}
 800634a:	4770      	bx	lr

0800634c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006362:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2220      	movs	r2, #32
 8006368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff fe79 	bl	8006064 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b08c      	sub	sp, #48	@ 0x30
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b22      	cmp	r3, #34	@ 0x22
 800638e:	f040 80ae 	bne.w	80064ee <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800639a:	d117      	bne.n	80063cc <UART_Receive_IT+0x50>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d113      	bne.n	80063cc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80063a4:	2300      	movs	r3, #0
 80063a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c4:	1c9a      	adds	r2, r3, #2
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80063ca:	e026      	b.n	800641a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063de:	d007      	beq.n	80063f0 <UART_Receive_IT+0x74>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10a      	bne.n	80063fe <UART_Receive_IT+0x82>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d106      	bne.n	80063fe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fa:	701a      	strb	r2, [r3, #0]
 80063fc:	e008      	b.n	8006410 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800640a:	b2da      	uxtb	r2, r3
 800640c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800641e:	b29b      	uxth	r3, r3
 8006420:	3b01      	subs	r3, #1
 8006422:	b29b      	uxth	r3, r3
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	4619      	mov	r1, r3
 8006428:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800642a:	2b00      	cmp	r3, #0
 800642c:	d15d      	bne.n	80064ea <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68da      	ldr	r2, [r3, #12]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0220 	bic.w	r2, r2, #32
 800643c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800644c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	695a      	ldr	r2, [r3, #20]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 0201 	bic.w	r2, r2, #1
 800645c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006470:	2b01      	cmp	r3, #1
 8006472:	d135      	bne.n	80064e0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	330c      	adds	r3, #12
 8006480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	e853 3f00 	ldrex	r3, [r3]
 8006488:	613b      	str	r3, [r7, #16]
   return(result);
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f023 0310 	bic.w	r3, r3, #16
 8006490:	627b      	str	r3, [r7, #36]	@ 0x24
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	330c      	adds	r3, #12
 8006498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800649a:	623a      	str	r2, [r7, #32]
 800649c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649e:	69f9      	ldr	r1, [r7, #28]
 80064a0:	6a3a      	ldr	r2, [r7, #32]
 80064a2:	e841 2300 	strex	r3, r2, [r1]
 80064a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1e5      	bne.n	800647a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0310 	and.w	r3, r3, #16
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d10a      	bne.n	80064d2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064bc:	2300      	movs	r3, #0
 80064be:	60fb      	str	r3, [r7, #12]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	60fb      	str	r3, [r7, #12]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	60fb      	str	r3, [r7, #12]
 80064d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064d6:	4619      	mov	r1, r3
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7ff fdd5 	bl	8006088 <HAL_UARTEx_RxEventCallback>
 80064de:	e002      	b.n	80064e6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f7fb f99d 	bl	8001820 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80064e6:	2300      	movs	r3, #0
 80064e8:	e002      	b.n	80064f0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	e000      	b.n	80064f0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80064ee:	2302      	movs	r3, #2
  }
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3730      	adds	r7, #48	@ 0x30
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68da      	ldr	r2, [r3, #12]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	431a      	orrs	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	695b      	ldr	r3, [r3, #20]
 8006524:	4313      	orrs	r3, r2
 8006526:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006532:	f023 030c 	bic.w	r3, r3, #12
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6812      	ldr	r2, [r2, #0]
 800653a:	68b9      	ldr	r1, [r7, #8]
 800653c:	430b      	orrs	r3, r1
 800653e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a2c      	ldr	r2, [pc, #176]	@ (800660c <UART_SetConfig+0x114>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d103      	bne.n	8006568 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006560:	f7fe fc14 	bl	8004d8c <HAL_RCC_GetPCLK2Freq>
 8006564:	60f8      	str	r0, [r7, #12]
 8006566:	e002      	b.n	800656e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006568:	f7fe fbfc 	bl	8004d64 <HAL_RCC_GetPCLK1Freq>
 800656c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4613      	mov	r3, r2
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	009a      	lsls	r2, r3, #2
 8006578:	441a      	add	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	fbb2 f3f3 	udiv	r3, r2, r3
 8006584:	4a22      	ldr	r2, [pc, #136]	@ (8006610 <UART_SetConfig+0x118>)
 8006586:	fba2 2303 	umull	r2, r3, r2, r3
 800658a:	095b      	lsrs	r3, r3, #5
 800658c:	0119      	lsls	r1, r3, #4
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	4613      	mov	r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4413      	add	r3, r2
 8006596:	009a      	lsls	r2, r3, #2
 8006598:	441a      	add	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80065a4:	4b1a      	ldr	r3, [pc, #104]	@ (8006610 <UART_SetConfig+0x118>)
 80065a6:	fba3 0302 	umull	r0, r3, r3, r2
 80065aa:	095b      	lsrs	r3, r3, #5
 80065ac:	2064      	movs	r0, #100	@ 0x64
 80065ae:	fb00 f303 	mul.w	r3, r0, r3
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	3332      	adds	r3, #50	@ 0x32
 80065b8:	4a15      	ldr	r2, [pc, #84]	@ (8006610 <UART_SetConfig+0x118>)
 80065ba:	fba2 2303 	umull	r2, r3, r2, r3
 80065be:	095b      	lsrs	r3, r3, #5
 80065c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065c4:	4419      	add	r1, r3
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4613      	mov	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	009a      	lsls	r2, r3, #2
 80065d0:	441a      	add	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <UART_SetConfig+0x118>)
 80065de:	fba3 0302 	umull	r0, r3, r3, r2
 80065e2:	095b      	lsrs	r3, r3, #5
 80065e4:	2064      	movs	r0, #100	@ 0x64
 80065e6:	fb00 f303 	mul.w	r3, r0, r3
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	011b      	lsls	r3, r3, #4
 80065ee:	3332      	adds	r3, #50	@ 0x32
 80065f0:	4a07      	ldr	r2, [pc, #28]	@ (8006610 <UART_SetConfig+0x118>)
 80065f2:	fba2 2303 	umull	r2, r3, r2, r3
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	f003 020f 	and.w	r2, r3, #15
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	440a      	add	r2, r1
 8006602:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006604:	bf00      	nop
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	40013800 	.word	0x40013800
 8006610:	51eb851f 	.word	0x51eb851f

08006614 <__cvt>:
 8006614:	2b00      	cmp	r3, #0
 8006616:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800661a:	461d      	mov	r5, r3
 800661c:	bfbb      	ittet	lt
 800661e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006622:	461d      	movlt	r5, r3
 8006624:	2300      	movge	r3, #0
 8006626:	232d      	movlt	r3, #45	@ 0x2d
 8006628:	b088      	sub	sp, #32
 800662a:	4614      	mov	r4, r2
 800662c:	bfb8      	it	lt
 800662e:	4614      	movlt	r4, r2
 8006630:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006632:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006634:	7013      	strb	r3, [r2, #0]
 8006636:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006638:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800663c:	f023 0820 	bic.w	r8, r3, #32
 8006640:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006644:	d005      	beq.n	8006652 <__cvt+0x3e>
 8006646:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800664a:	d100      	bne.n	800664e <__cvt+0x3a>
 800664c:	3601      	adds	r6, #1
 800664e:	2302      	movs	r3, #2
 8006650:	e000      	b.n	8006654 <__cvt+0x40>
 8006652:	2303      	movs	r3, #3
 8006654:	aa07      	add	r2, sp, #28
 8006656:	9204      	str	r2, [sp, #16]
 8006658:	aa06      	add	r2, sp, #24
 800665a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800665e:	e9cd 3600 	strd	r3, r6, [sp]
 8006662:	4622      	mov	r2, r4
 8006664:	462b      	mov	r3, r5
 8006666:	f000 fec7 	bl	80073f8 <_dtoa_r>
 800666a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800666e:	4607      	mov	r7, r0
 8006670:	d119      	bne.n	80066a6 <__cvt+0x92>
 8006672:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006674:	07db      	lsls	r3, r3, #31
 8006676:	d50e      	bpl.n	8006696 <__cvt+0x82>
 8006678:	eb00 0906 	add.w	r9, r0, r6
 800667c:	2200      	movs	r2, #0
 800667e:	2300      	movs	r3, #0
 8006680:	4620      	mov	r0, r4
 8006682:	4629      	mov	r1, r5
 8006684:	f7fa fa4e 	bl	8000b24 <__aeabi_dcmpeq>
 8006688:	b108      	cbz	r0, 800668e <__cvt+0x7a>
 800668a:	f8cd 901c 	str.w	r9, [sp, #28]
 800668e:	2230      	movs	r2, #48	@ 0x30
 8006690:	9b07      	ldr	r3, [sp, #28]
 8006692:	454b      	cmp	r3, r9
 8006694:	d31e      	bcc.n	80066d4 <__cvt+0xc0>
 8006696:	4638      	mov	r0, r7
 8006698:	9b07      	ldr	r3, [sp, #28]
 800669a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800669c:	1bdb      	subs	r3, r3, r7
 800669e:	6013      	str	r3, [r2, #0]
 80066a0:	b008      	add	sp, #32
 80066a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066aa:	eb00 0906 	add.w	r9, r0, r6
 80066ae:	d1e5      	bne.n	800667c <__cvt+0x68>
 80066b0:	7803      	ldrb	r3, [r0, #0]
 80066b2:	2b30      	cmp	r3, #48	@ 0x30
 80066b4:	d10a      	bne.n	80066cc <__cvt+0xb8>
 80066b6:	2200      	movs	r2, #0
 80066b8:	2300      	movs	r3, #0
 80066ba:	4620      	mov	r0, r4
 80066bc:	4629      	mov	r1, r5
 80066be:	f7fa fa31 	bl	8000b24 <__aeabi_dcmpeq>
 80066c2:	b918      	cbnz	r0, 80066cc <__cvt+0xb8>
 80066c4:	f1c6 0601 	rsb	r6, r6, #1
 80066c8:	f8ca 6000 	str.w	r6, [sl]
 80066cc:	f8da 3000 	ldr.w	r3, [sl]
 80066d0:	4499      	add	r9, r3
 80066d2:	e7d3      	b.n	800667c <__cvt+0x68>
 80066d4:	1c59      	adds	r1, r3, #1
 80066d6:	9107      	str	r1, [sp, #28]
 80066d8:	701a      	strb	r2, [r3, #0]
 80066da:	e7d9      	b.n	8006690 <__cvt+0x7c>

080066dc <__exponent>:
 80066dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066de:	2900      	cmp	r1, #0
 80066e0:	bfb6      	itet	lt
 80066e2:	232d      	movlt	r3, #45	@ 0x2d
 80066e4:	232b      	movge	r3, #43	@ 0x2b
 80066e6:	4249      	neglt	r1, r1
 80066e8:	2909      	cmp	r1, #9
 80066ea:	7002      	strb	r2, [r0, #0]
 80066ec:	7043      	strb	r3, [r0, #1]
 80066ee:	dd29      	ble.n	8006744 <__exponent+0x68>
 80066f0:	f10d 0307 	add.w	r3, sp, #7
 80066f4:	461d      	mov	r5, r3
 80066f6:	270a      	movs	r7, #10
 80066f8:	fbb1 f6f7 	udiv	r6, r1, r7
 80066fc:	461a      	mov	r2, r3
 80066fe:	fb07 1416 	mls	r4, r7, r6, r1
 8006702:	3430      	adds	r4, #48	@ 0x30
 8006704:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006708:	460c      	mov	r4, r1
 800670a:	2c63      	cmp	r4, #99	@ 0x63
 800670c:	4631      	mov	r1, r6
 800670e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006712:	dcf1      	bgt.n	80066f8 <__exponent+0x1c>
 8006714:	3130      	adds	r1, #48	@ 0x30
 8006716:	1e94      	subs	r4, r2, #2
 8006718:	f803 1c01 	strb.w	r1, [r3, #-1]
 800671c:	4623      	mov	r3, r4
 800671e:	1c41      	adds	r1, r0, #1
 8006720:	42ab      	cmp	r3, r5
 8006722:	d30a      	bcc.n	800673a <__exponent+0x5e>
 8006724:	f10d 0309 	add.w	r3, sp, #9
 8006728:	1a9b      	subs	r3, r3, r2
 800672a:	42ac      	cmp	r4, r5
 800672c:	bf88      	it	hi
 800672e:	2300      	movhi	r3, #0
 8006730:	3302      	adds	r3, #2
 8006732:	4403      	add	r3, r0
 8006734:	1a18      	subs	r0, r3, r0
 8006736:	b003      	add	sp, #12
 8006738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800673a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800673e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006742:	e7ed      	b.n	8006720 <__exponent+0x44>
 8006744:	2330      	movs	r3, #48	@ 0x30
 8006746:	3130      	adds	r1, #48	@ 0x30
 8006748:	7083      	strb	r3, [r0, #2]
 800674a:	70c1      	strb	r1, [r0, #3]
 800674c:	1d03      	adds	r3, r0, #4
 800674e:	e7f1      	b.n	8006734 <__exponent+0x58>

08006750 <_printf_float>:
 8006750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006754:	b091      	sub	sp, #68	@ 0x44
 8006756:	460c      	mov	r4, r1
 8006758:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800675c:	4616      	mov	r6, r2
 800675e:	461f      	mov	r7, r3
 8006760:	4605      	mov	r5, r0
 8006762:	f000 fd39 	bl	80071d8 <_localeconv_r>
 8006766:	6803      	ldr	r3, [r0, #0]
 8006768:	4618      	mov	r0, r3
 800676a:	9308      	str	r3, [sp, #32]
 800676c:	f7f9 fcfa 	bl	8000164 <strlen>
 8006770:	2300      	movs	r3, #0
 8006772:	930e      	str	r3, [sp, #56]	@ 0x38
 8006774:	f8d8 3000 	ldr.w	r3, [r8]
 8006778:	9009      	str	r0, [sp, #36]	@ 0x24
 800677a:	3307      	adds	r3, #7
 800677c:	f023 0307 	bic.w	r3, r3, #7
 8006780:	f103 0208 	add.w	r2, r3, #8
 8006784:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006788:	f8d4 b000 	ldr.w	fp, [r4]
 800678c:	f8c8 2000 	str.w	r2, [r8]
 8006790:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006794:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006798:	930b      	str	r3, [sp, #44]	@ 0x2c
 800679a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800679e:	f04f 32ff 	mov.w	r2, #4294967295
 80067a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80067aa:	4b9c      	ldr	r3, [pc, #624]	@ (8006a1c <_printf_float+0x2cc>)
 80067ac:	f7fa f9ec 	bl	8000b88 <__aeabi_dcmpun>
 80067b0:	bb70      	cbnz	r0, 8006810 <_printf_float+0xc0>
 80067b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067b6:	f04f 32ff 	mov.w	r2, #4294967295
 80067ba:	4b98      	ldr	r3, [pc, #608]	@ (8006a1c <_printf_float+0x2cc>)
 80067bc:	f7fa f9c6 	bl	8000b4c <__aeabi_dcmple>
 80067c0:	bb30      	cbnz	r0, 8006810 <_printf_float+0xc0>
 80067c2:	2200      	movs	r2, #0
 80067c4:	2300      	movs	r3, #0
 80067c6:	4640      	mov	r0, r8
 80067c8:	4649      	mov	r1, r9
 80067ca:	f7fa f9b5 	bl	8000b38 <__aeabi_dcmplt>
 80067ce:	b110      	cbz	r0, 80067d6 <_printf_float+0x86>
 80067d0:	232d      	movs	r3, #45	@ 0x2d
 80067d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067d6:	4a92      	ldr	r2, [pc, #584]	@ (8006a20 <_printf_float+0x2d0>)
 80067d8:	4b92      	ldr	r3, [pc, #584]	@ (8006a24 <_printf_float+0x2d4>)
 80067da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067de:	bf8c      	ite	hi
 80067e0:	4690      	movhi	r8, r2
 80067e2:	4698      	movls	r8, r3
 80067e4:	2303      	movs	r3, #3
 80067e6:	f04f 0900 	mov.w	r9, #0
 80067ea:	6123      	str	r3, [r4, #16]
 80067ec:	f02b 0304 	bic.w	r3, fp, #4
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	4633      	mov	r3, r6
 80067f4:	4621      	mov	r1, r4
 80067f6:	4628      	mov	r0, r5
 80067f8:	9700      	str	r7, [sp, #0]
 80067fa:	aa0f      	add	r2, sp, #60	@ 0x3c
 80067fc:	f000 f9d4 	bl	8006ba8 <_printf_common>
 8006800:	3001      	adds	r0, #1
 8006802:	f040 8090 	bne.w	8006926 <_printf_float+0x1d6>
 8006806:	f04f 30ff 	mov.w	r0, #4294967295
 800680a:	b011      	add	sp, #68	@ 0x44
 800680c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006810:	4642      	mov	r2, r8
 8006812:	464b      	mov	r3, r9
 8006814:	4640      	mov	r0, r8
 8006816:	4649      	mov	r1, r9
 8006818:	f7fa f9b6 	bl	8000b88 <__aeabi_dcmpun>
 800681c:	b148      	cbz	r0, 8006832 <_printf_float+0xe2>
 800681e:	464b      	mov	r3, r9
 8006820:	2b00      	cmp	r3, #0
 8006822:	bfb8      	it	lt
 8006824:	232d      	movlt	r3, #45	@ 0x2d
 8006826:	4a80      	ldr	r2, [pc, #512]	@ (8006a28 <_printf_float+0x2d8>)
 8006828:	bfb8      	it	lt
 800682a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800682e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a2c <_printf_float+0x2dc>)
 8006830:	e7d3      	b.n	80067da <_printf_float+0x8a>
 8006832:	6863      	ldr	r3, [r4, #4]
 8006834:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	d13f      	bne.n	80068bc <_printf_float+0x16c>
 800683c:	2306      	movs	r3, #6
 800683e:	6063      	str	r3, [r4, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006846:	6023      	str	r3, [r4, #0]
 8006848:	9206      	str	r2, [sp, #24]
 800684a:	aa0e      	add	r2, sp, #56	@ 0x38
 800684c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006850:	aa0d      	add	r2, sp, #52	@ 0x34
 8006852:	9203      	str	r2, [sp, #12]
 8006854:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006858:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800685c:	6863      	ldr	r3, [r4, #4]
 800685e:	4642      	mov	r2, r8
 8006860:	9300      	str	r3, [sp, #0]
 8006862:	4628      	mov	r0, r5
 8006864:	464b      	mov	r3, r9
 8006866:	910a      	str	r1, [sp, #40]	@ 0x28
 8006868:	f7ff fed4 	bl	8006614 <__cvt>
 800686c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800686e:	4680      	mov	r8, r0
 8006870:	2947      	cmp	r1, #71	@ 0x47
 8006872:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006874:	d128      	bne.n	80068c8 <_printf_float+0x178>
 8006876:	1cc8      	adds	r0, r1, #3
 8006878:	db02      	blt.n	8006880 <_printf_float+0x130>
 800687a:	6863      	ldr	r3, [r4, #4]
 800687c:	4299      	cmp	r1, r3
 800687e:	dd40      	ble.n	8006902 <_printf_float+0x1b2>
 8006880:	f1aa 0a02 	sub.w	sl, sl, #2
 8006884:	fa5f fa8a 	uxtb.w	sl, sl
 8006888:	4652      	mov	r2, sl
 800688a:	3901      	subs	r1, #1
 800688c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006890:	910d      	str	r1, [sp, #52]	@ 0x34
 8006892:	f7ff ff23 	bl	80066dc <__exponent>
 8006896:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006898:	4681      	mov	r9, r0
 800689a:	1813      	adds	r3, r2, r0
 800689c:	2a01      	cmp	r2, #1
 800689e:	6123      	str	r3, [r4, #16]
 80068a0:	dc02      	bgt.n	80068a8 <_printf_float+0x158>
 80068a2:	6822      	ldr	r2, [r4, #0]
 80068a4:	07d2      	lsls	r2, r2, #31
 80068a6:	d501      	bpl.n	80068ac <_printf_float+0x15c>
 80068a8:	3301      	adds	r3, #1
 80068aa:	6123      	str	r3, [r4, #16]
 80068ac:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d09e      	beq.n	80067f2 <_printf_float+0xa2>
 80068b4:	232d      	movs	r3, #45	@ 0x2d
 80068b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068ba:	e79a      	b.n	80067f2 <_printf_float+0xa2>
 80068bc:	2947      	cmp	r1, #71	@ 0x47
 80068be:	d1bf      	bne.n	8006840 <_printf_float+0xf0>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1bd      	bne.n	8006840 <_printf_float+0xf0>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7ba      	b.n	800683e <_printf_float+0xee>
 80068c8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068cc:	d9dc      	bls.n	8006888 <_printf_float+0x138>
 80068ce:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068d2:	d118      	bne.n	8006906 <_printf_float+0x1b6>
 80068d4:	2900      	cmp	r1, #0
 80068d6:	6863      	ldr	r3, [r4, #4]
 80068d8:	dd0b      	ble.n	80068f2 <_printf_float+0x1a2>
 80068da:	6121      	str	r1, [r4, #16]
 80068dc:	b913      	cbnz	r3, 80068e4 <_printf_float+0x194>
 80068de:	6822      	ldr	r2, [r4, #0]
 80068e0:	07d0      	lsls	r0, r2, #31
 80068e2:	d502      	bpl.n	80068ea <_printf_float+0x19a>
 80068e4:	3301      	adds	r3, #1
 80068e6:	440b      	add	r3, r1
 80068e8:	6123      	str	r3, [r4, #16]
 80068ea:	f04f 0900 	mov.w	r9, #0
 80068ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068f0:	e7dc      	b.n	80068ac <_printf_float+0x15c>
 80068f2:	b913      	cbnz	r3, 80068fa <_printf_float+0x1aa>
 80068f4:	6822      	ldr	r2, [r4, #0]
 80068f6:	07d2      	lsls	r2, r2, #31
 80068f8:	d501      	bpl.n	80068fe <_printf_float+0x1ae>
 80068fa:	3302      	adds	r3, #2
 80068fc:	e7f4      	b.n	80068e8 <_printf_float+0x198>
 80068fe:	2301      	movs	r3, #1
 8006900:	e7f2      	b.n	80068e8 <_printf_float+0x198>
 8006902:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006906:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006908:	4299      	cmp	r1, r3
 800690a:	db05      	blt.n	8006918 <_printf_float+0x1c8>
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	6121      	str	r1, [r4, #16]
 8006910:	07d8      	lsls	r0, r3, #31
 8006912:	d5ea      	bpl.n	80068ea <_printf_float+0x19a>
 8006914:	1c4b      	adds	r3, r1, #1
 8006916:	e7e7      	b.n	80068e8 <_printf_float+0x198>
 8006918:	2900      	cmp	r1, #0
 800691a:	bfcc      	ite	gt
 800691c:	2201      	movgt	r2, #1
 800691e:	f1c1 0202 	rsble	r2, r1, #2
 8006922:	4413      	add	r3, r2
 8006924:	e7e0      	b.n	80068e8 <_printf_float+0x198>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	055a      	lsls	r2, r3, #21
 800692a:	d407      	bmi.n	800693c <_printf_float+0x1ec>
 800692c:	6923      	ldr	r3, [r4, #16]
 800692e:	4642      	mov	r2, r8
 8006930:	4631      	mov	r1, r6
 8006932:	4628      	mov	r0, r5
 8006934:	47b8      	blx	r7
 8006936:	3001      	adds	r0, #1
 8006938:	d12b      	bne.n	8006992 <_printf_float+0x242>
 800693a:	e764      	b.n	8006806 <_printf_float+0xb6>
 800693c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006940:	f240 80dc 	bls.w	8006afc <_printf_float+0x3ac>
 8006944:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006948:	2200      	movs	r2, #0
 800694a:	2300      	movs	r3, #0
 800694c:	f7fa f8ea 	bl	8000b24 <__aeabi_dcmpeq>
 8006950:	2800      	cmp	r0, #0
 8006952:	d033      	beq.n	80069bc <_printf_float+0x26c>
 8006954:	2301      	movs	r3, #1
 8006956:	4631      	mov	r1, r6
 8006958:	4628      	mov	r0, r5
 800695a:	4a35      	ldr	r2, [pc, #212]	@ (8006a30 <_printf_float+0x2e0>)
 800695c:	47b8      	blx	r7
 800695e:	3001      	adds	r0, #1
 8006960:	f43f af51 	beq.w	8006806 <_printf_float+0xb6>
 8006964:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006968:	4543      	cmp	r3, r8
 800696a:	db02      	blt.n	8006972 <_printf_float+0x222>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	07d8      	lsls	r0, r3, #31
 8006970:	d50f      	bpl.n	8006992 <_printf_float+0x242>
 8006972:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	47b8      	blx	r7
 800697c:	3001      	adds	r0, #1
 800697e:	f43f af42 	beq.w	8006806 <_printf_float+0xb6>
 8006982:	f04f 0900 	mov.w	r9, #0
 8006986:	f108 38ff 	add.w	r8, r8, #4294967295
 800698a:	f104 0a1a 	add.w	sl, r4, #26
 800698e:	45c8      	cmp	r8, r9
 8006990:	dc09      	bgt.n	80069a6 <_printf_float+0x256>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	079b      	lsls	r3, r3, #30
 8006996:	f100 8102 	bmi.w	8006b9e <_printf_float+0x44e>
 800699a:	68e0      	ldr	r0, [r4, #12]
 800699c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800699e:	4298      	cmp	r0, r3
 80069a0:	bfb8      	it	lt
 80069a2:	4618      	movlt	r0, r3
 80069a4:	e731      	b.n	800680a <_printf_float+0xba>
 80069a6:	2301      	movs	r3, #1
 80069a8:	4652      	mov	r2, sl
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	47b8      	blx	r7
 80069b0:	3001      	adds	r0, #1
 80069b2:	f43f af28 	beq.w	8006806 <_printf_float+0xb6>
 80069b6:	f109 0901 	add.w	r9, r9, #1
 80069ba:	e7e8      	b.n	800698e <_printf_float+0x23e>
 80069bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069be:	2b00      	cmp	r3, #0
 80069c0:	dc38      	bgt.n	8006a34 <_printf_float+0x2e4>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4631      	mov	r1, r6
 80069c6:	4628      	mov	r0, r5
 80069c8:	4a19      	ldr	r2, [pc, #100]	@ (8006a30 <_printf_float+0x2e0>)
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f af1a 	beq.w	8006806 <_printf_float+0xb6>
 80069d2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80069d6:	ea59 0303 	orrs.w	r3, r9, r3
 80069da:	d102      	bne.n	80069e2 <_printf_float+0x292>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	07d9      	lsls	r1, r3, #31
 80069e0:	d5d7      	bpl.n	8006992 <_printf_float+0x242>
 80069e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80069e6:	4631      	mov	r1, r6
 80069e8:	4628      	mov	r0, r5
 80069ea:	47b8      	blx	r7
 80069ec:	3001      	adds	r0, #1
 80069ee:	f43f af0a 	beq.w	8006806 <_printf_float+0xb6>
 80069f2:	f04f 0a00 	mov.w	sl, #0
 80069f6:	f104 0b1a 	add.w	fp, r4, #26
 80069fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069fc:	425b      	negs	r3, r3
 80069fe:	4553      	cmp	r3, sl
 8006a00:	dc01      	bgt.n	8006a06 <_printf_float+0x2b6>
 8006a02:	464b      	mov	r3, r9
 8006a04:	e793      	b.n	800692e <_printf_float+0x1de>
 8006a06:	2301      	movs	r3, #1
 8006a08:	465a      	mov	r2, fp
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	f43f aef8 	beq.w	8006806 <_printf_float+0xb6>
 8006a16:	f10a 0a01 	add.w	sl, sl, #1
 8006a1a:	e7ee      	b.n	80069fa <_printf_float+0x2aa>
 8006a1c:	7fefffff 	.word	0x7fefffff
 8006a20:	08009da2 	.word	0x08009da2
 8006a24:	08009d9e 	.word	0x08009d9e
 8006a28:	08009daa 	.word	0x08009daa
 8006a2c:	08009da6 	.word	0x08009da6
 8006a30:	08009edd 	.word	0x08009edd
 8006a34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a36:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006a3a:	4553      	cmp	r3, sl
 8006a3c:	bfa8      	it	ge
 8006a3e:	4653      	movge	r3, sl
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	4699      	mov	r9, r3
 8006a44:	dc36      	bgt.n	8006ab4 <_printf_float+0x364>
 8006a46:	f04f 0b00 	mov.w	fp, #0
 8006a4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a4e:	f104 021a 	add.w	r2, r4, #26
 8006a52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a54:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a56:	eba3 0309 	sub.w	r3, r3, r9
 8006a5a:	455b      	cmp	r3, fp
 8006a5c:	dc31      	bgt.n	8006ac2 <_printf_float+0x372>
 8006a5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a60:	459a      	cmp	sl, r3
 8006a62:	dc3a      	bgt.n	8006ada <_printf_float+0x38a>
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	07da      	lsls	r2, r3, #31
 8006a68:	d437      	bmi.n	8006ada <_printf_float+0x38a>
 8006a6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a6c:	ebaa 0903 	sub.w	r9, sl, r3
 8006a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a72:	ebaa 0303 	sub.w	r3, sl, r3
 8006a76:	4599      	cmp	r9, r3
 8006a78:	bfa8      	it	ge
 8006a7a:	4699      	movge	r9, r3
 8006a7c:	f1b9 0f00 	cmp.w	r9, #0
 8006a80:	dc33      	bgt.n	8006aea <_printf_float+0x39a>
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a8a:	f104 0b1a 	add.w	fp, r4, #26
 8006a8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a90:	ebaa 0303 	sub.w	r3, sl, r3
 8006a94:	eba3 0309 	sub.w	r3, r3, r9
 8006a98:	4543      	cmp	r3, r8
 8006a9a:	f77f af7a 	ble.w	8006992 <_printf_float+0x242>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	465a      	mov	r2, fp
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	47b8      	blx	r7
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	f43f aeac 	beq.w	8006806 <_printf_float+0xb6>
 8006aae:	f108 0801 	add.w	r8, r8, #1
 8006ab2:	e7ec      	b.n	8006a8e <_printf_float+0x33e>
 8006ab4:	4642      	mov	r2, r8
 8006ab6:	4631      	mov	r1, r6
 8006ab8:	4628      	mov	r0, r5
 8006aba:	47b8      	blx	r7
 8006abc:	3001      	adds	r0, #1
 8006abe:	d1c2      	bne.n	8006a46 <_printf_float+0x2f6>
 8006ac0:	e6a1      	b.n	8006806 <_printf_float+0xb6>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	920a      	str	r2, [sp, #40]	@ 0x28
 8006aca:	47b8      	blx	r7
 8006acc:	3001      	adds	r0, #1
 8006ace:	f43f ae9a 	beq.w	8006806 <_printf_float+0xb6>
 8006ad2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ad4:	f10b 0b01 	add.w	fp, fp, #1
 8006ad8:	e7bb      	b.n	8006a52 <_printf_float+0x302>
 8006ada:	4631      	mov	r1, r6
 8006adc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	47b8      	blx	r7
 8006ae4:	3001      	adds	r0, #1
 8006ae6:	d1c0      	bne.n	8006a6a <_printf_float+0x31a>
 8006ae8:	e68d      	b.n	8006806 <_printf_float+0xb6>
 8006aea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006aec:	464b      	mov	r3, r9
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	4442      	add	r2, r8
 8006af4:	47b8      	blx	r7
 8006af6:	3001      	adds	r0, #1
 8006af8:	d1c3      	bne.n	8006a82 <_printf_float+0x332>
 8006afa:	e684      	b.n	8006806 <_printf_float+0xb6>
 8006afc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006b00:	f1ba 0f01 	cmp.w	sl, #1
 8006b04:	dc01      	bgt.n	8006b0a <_printf_float+0x3ba>
 8006b06:	07db      	lsls	r3, r3, #31
 8006b08:	d536      	bpl.n	8006b78 <_printf_float+0x428>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4628      	mov	r0, r5
 8006b12:	47b8      	blx	r7
 8006b14:	3001      	adds	r0, #1
 8006b16:	f43f ae76 	beq.w	8006806 <_printf_float+0xb6>
 8006b1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b1e:	4631      	mov	r1, r6
 8006b20:	4628      	mov	r0, r5
 8006b22:	47b8      	blx	r7
 8006b24:	3001      	adds	r0, #1
 8006b26:	f43f ae6e 	beq.w	8006806 <_printf_float+0xb6>
 8006b2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2300      	movs	r3, #0
 8006b32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b36:	f7f9 fff5 	bl	8000b24 <__aeabi_dcmpeq>
 8006b3a:	b9c0      	cbnz	r0, 8006b6e <_printf_float+0x41e>
 8006b3c:	4653      	mov	r3, sl
 8006b3e:	f108 0201 	add.w	r2, r8, #1
 8006b42:	4631      	mov	r1, r6
 8006b44:	4628      	mov	r0, r5
 8006b46:	47b8      	blx	r7
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d10c      	bne.n	8006b66 <_printf_float+0x416>
 8006b4c:	e65b      	b.n	8006806 <_printf_float+0xb6>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	465a      	mov	r2, fp
 8006b52:	4631      	mov	r1, r6
 8006b54:	4628      	mov	r0, r5
 8006b56:	47b8      	blx	r7
 8006b58:	3001      	adds	r0, #1
 8006b5a:	f43f ae54 	beq.w	8006806 <_printf_float+0xb6>
 8006b5e:	f108 0801 	add.w	r8, r8, #1
 8006b62:	45d0      	cmp	r8, sl
 8006b64:	dbf3      	blt.n	8006b4e <_printf_float+0x3fe>
 8006b66:	464b      	mov	r3, r9
 8006b68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b6c:	e6e0      	b.n	8006930 <_printf_float+0x1e0>
 8006b6e:	f04f 0800 	mov.w	r8, #0
 8006b72:	f104 0b1a 	add.w	fp, r4, #26
 8006b76:	e7f4      	b.n	8006b62 <_printf_float+0x412>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	4642      	mov	r2, r8
 8006b7c:	e7e1      	b.n	8006b42 <_printf_float+0x3f2>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	464a      	mov	r2, r9
 8006b82:	4631      	mov	r1, r6
 8006b84:	4628      	mov	r0, r5
 8006b86:	47b8      	blx	r7
 8006b88:	3001      	adds	r0, #1
 8006b8a:	f43f ae3c 	beq.w	8006806 <_printf_float+0xb6>
 8006b8e:	f108 0801 	add.w	r8, r8, #1
 8006b92:	68e3      	ldr	r3, [r4, #12]
 8006b94:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b96:	1a5b      	subs	r3, r3, r1
 8006b98:	4543      	cmp	r3, r8
 8006b9a:	dcf0      	bgt.n	8006b7e <_printf_float+0x42e>
 8006b9c:	e6fd      	b.n	800699a <_printf_float+0x24a>
 8006b9e:	f04f 0800 	mov.w	r8, #0
 8006ba2:	f104 0919 	add.w	r9, r4, #25
 8006ba6:	e7f4      	b.n	8006b92 <_printf_float+0x442>

08006ba8 <_printf_common>:
 8006ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bac:	4616      	mov	r6, r2
 8006bae:	4698      	mov	r8, r3
 8006bb0:	688a      	ldr	r2, [r1, #8]
 8006bb2:	690b      	ldr	r3, [r1, #16]
 8006bb4:	4607      	mov	r7, r0
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	bfb8      	it	lt
 8006bba:	4613      	movlt	r3, r2
 8006bbc:	6033      	str	r3, [r6, #0]
 8006bbe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bc8:	b10a      	cbz	r2, 8006bce <_printf_common+0x26>
 8006bca:	3301      	adds	r3, #1
 8006bcc:	6033      	str	r3, [r6, #0]
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	0699      	lsls	r1, r3, #26
 8006bd2:	bf42      	ittt	mi
 8006bd4:	6833      	ldrmi	r3, [r6, #0]
 8006bd6:	3302      	addmi	r3, #2
 8006bd8:	6033      	strmi	r3, [r6, #0]
 8006bda:	6825      	ldr	r5, [r4, #0]
 8006bdc:	f015 0506 	ands.w	r5, r5, #6
 8006be0:	d106      	bne.n	8006bf0 <_printf_common+0x48>
 8006be2:	f104 0a19 	add.w	sl, r4, #25
 8006be6:	68e3      	ldr	r3, [r4, #12]
 8006be8:	6832      	ldr	r2, [r6, #0]
 8006bea:	1a9b      	subs	r3, r3, r2
 8006bec:	42ab      	cmp	r3, r5
 8006bee:	dc2b      	bgt.n	8006c48 <_printf_common+0xa0>
 8006bf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bf4:	6822      	ldr	r2, [r4, #0]
 8006bf6:	3b00      	subs	r3, #0
 8006bf8:	bf18      	it	ne
 8006bfa:	2301      	movne	r3, #1
 8006bfc:	0692      	lsls	r2, r2, #26
 8006bfe:	d430      	bmi.n	8006c62 <_printf_common+0xba>
 8006c00:	4641      	mov	r1, r8
 8006c02:	4638      	mov	r0, r7
 8006c04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c08:	47c8      	blx	r9
 8006c0a:	3001      	adds	r0, #1
 8006c0c:	d023      	beq.n	8006c56 <_printf_common+0xae>
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	6922      	ldr	r2, [r4, #16]
 8006c12:	f003 0306 	and.w	r3, r3, #6
 8006c16:	2b04      	cmp	r3, #4
 8006c18:	bf14      	ite	ne
 8006c1a:	2500      	movne	r5, #0
 8006c1c:	6833      	ldreq	r3, [r6, #0]
 8006c1e:	f04f 0600 	mov.w	r6, #0
 8006c22:	bf08      	it	eq
 8006c24:	68e5      	ldreq	r5, [r4, #12]
 8006c26:	f104 041a 	add.w	r4, r4, #26
 8006c2a:	bf08      	it	eq
 8006c2c:	1aed      	subeq	r5, r5, r3
 8006c2e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006c32:	bf08      	it	eq
 8006c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	bfc4      	itt	gt
 8006c3c:	1a9b      	subgt	r3, r3, r2
 8006c3e:	18ed      	addgt	r5, r5, r3
 8006c40:	42b5      	cmp	r5, r6
 8006c42:	d11a      	bne.n	8006c7a <_printf_common+0xd2>
 8006c44:	2000      	movs	r0, #0
 8006c46:	e008      	b.n	8006c5a <_printf_common+0xb2>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	4652      	mov	r2, sl
 8006c4c:	4641      	mov	r1, r8
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c8      	blx	r9
 8006c52:	3001      	adds	r0, #1
 8006c54:	d103      	bne.n	8006c5e <_printf_common+0xb6>
 8006c56:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c5e:	3501      	adds	r5, #1
 8006c60:	e7c1      	b.n	8006be6 <_printf_common+0x3e>
 8006c62:	2030      	movs	r0, #48	@ 0x30
 8006c64:	18e1      	adds	r1, r4, r3
 8006c66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c70:	4422      	add	r2, r4
 8006c72:	3302      	adds	r3, #2
 8006c74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c78:	e7c2      	b.n	8006c00 <_printf_common+0x58>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	4622      	mov	r2, r4
 8006c7e:	4641      	mov	r1, r8
 8006c80:	4638      	mov	r0, r7
 8006c82:	47c8      	blx	r9
 8006c84:	3001      	adds	r0, #1
 8006c86:	d0e6      	beq.n	8006c56 <_printf_common+0xae>
 8006c88:	3601      	adds	r6, #1
 8006c8a:	e7d9      	b.n	8006c40 <_printf_common+0x98>

08006c8c <_printf_i>:
 8006c8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c90:	7e0f      	ldrb	r7, [r1, #24]
 8006c92:	4691      	mov	r9, r2
 8006c94:	2f78      	cmp	r7, #120	@ 0x78
 8006c96:	4680      	mov	r8, r0
 8006c98:	460c      	mov	r4, r1
 8006c9a:	469a      	mov	sl, r3
 8006c9c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ca2:	d807      	bhi.n	8006cb4 <_printf_i+0x28>
 8006ca4:	2f62      	cmp	r7, #98	@ 0x62
 8006ca6:	d80a      	bhi.n	8006cbe <_printf_i+0x32>
 8006ca8:	2f00      	cmp	r7, #0
 8006caa:	f000 80d1 	beq.w	8006e50 <_printf_i+0x1c4>
 8006cae:	2f58      	cmp	r7, #88	@ 0x58
 8006cb0:	f000 80b8 	beq.w	8006e24 <_printf_i+0x198>
 8006cb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006cbc:	e03a      	b.n	8006d34 <_printf_i+0xa8>
 8006cbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cc2:	2b15      	cmp	r3, #21
 8006cc4:	d8f6      	bhi.n	8006cb4 <_printf_i+0x28>
 8006cc6:	a101      	add	r1, pc, #4	@ (adr r1, 8006ccc <_printf_i+0x40>)
 8006cc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ccc:	08006d25 	.word	0x08006d25
 8006cd0:	08006d39 	.word	0x08006d39
 8006cd4:	08006cb5 	.word	0x08006cb5
 8006cd8:	08006cb5 	.word	0x08006cb5
 8006cdc:	08006cb5 	.word	0x08006cb5
 8006ce0:	08006cb5 	.word	0x08006cb5
 8006ce4:	08006d39 	.word	0x08006d39
 8006ce8:	08006cb5 	.word	0x08006cb5
 8006cec:	08006cb5 	.word	0x08006cb5
 8006cf0:	08006cb5 	.word	0x08006cb5
 8006cf4:	08006cb5 	.word	0x08006cb5
 8006cf8:	08006e37 	.word	0x08006e37
 8006cfc:	08006d63 	.word	0x08006d63
 8006d00:	08006df1 	.word	0x08006df1
 8006d04:	08006cb5 	.word	0x08006cb5
 8006d08:	08006cb5 	.word	0x08006cb5
 8006d0c:	08006e59 	.word	0x08006e59
 8006d10:	08006cb5 	.word	0x08006cb5
 8006d14:	08006d63 	.word	0x08006d63
 8006d18:	08006cb5 	.word	0x08006cb5
 8006d1c:	08006cb5 	.word	0x08006cb5
 8006d20:	08006df9 	.word	0x08006df9
 8006d24:	6833      	ldr	r3, [r6, #0]
 8006d26:	1d1a      	adds	r2, r3, #4
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6032      	str	r2, [r6, #0]
 8006d2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d34:	2301      	movs	r3, #1
 8006d36:	e09c      	b.n	8006e72 <_printf_i+0x1e6>
 8006d38:	6833      	ldr	r3, [r6, #0]
 8006d3a:	6820      	ldr	r0, [r4, #0]
 8006d3c:	1d19      	adds	r1, r3, #4
 8006d3e:	6031      	str	r1, [r6, #0]
 8006d40:	0606      	lsls	r6, r0, #24
 8006d42:	d501      	bpl.n	8006d48 <_printf_i+0xbc>
 8006d44:	681d      	ldr	r5, [r3, #0]
 8006d46:	e003      	b.n	8006d50 <_printf_i+0xc4>
 8006d48:	0645      	lsls	r5, r0, #25
 8006d4a:	d5fb      	bpl.n	8006d44 <_printf_i+0xb8>
 8006d4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d50:	2d00      	cmp	r5, #0
 8006d52:	da03      	bge.n	8006d5c <_printf_i+0xd0>
 8006d54:	232d      	movs	r3, #45	@ 0x2d
 8006d56:	426d      	negs	r5, r5
 8006d58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d5c:	230a      	movs	r3, #10
 8006d5e:	4858      	ldr	r0, [pc, #352]	@ (8006ec0 <_printf_i+0x234>)
 8006d60:	e011      	b.n	8006d86 <_printf_i+0xfa>
 8006d62:	6821      	ldr	r1, [r4, #0]
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	0608      	lsls	r0, r1, #24
 8006d68:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d6c:	d402      	bmi.n	8006d74 <_printf_i+0xe8>
 8006d6e:	0649      	lsls	r1, r1, #25
 8006d70:	bf48      	it	mi
 8006d72:	b2ad      	uxthmi	r5, r5
 8006d74:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d76:	6033      	str	r3, [r6, #0]
 8006d78:	bf14      	ite	ne
 8006d7a:	230a      	movne	r3, #10
 8006d7c:	2308      	moveq	r3, #8
 8006d7e:	4850      	ldr	r0, [pc, #320]	@ (8006ec0 <_printf_i+0x234>)
 8006d80:	2100      	movs	r1, #0
 8006d82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d86:	6866      	ldr	r6, [r4, #4]
 8006d88:	2e00      	cmp	r6, #0
 8006d8a:	60a6      	str	r6, [r4, #8]
 8006d8c:	db05      	blt.n	8006d9a <_printf_i+0x10e>
 8006d8e:	6821      	ldr	r1, [r4, #0]
 8006d90:	432e      	orrs	r6, r5
 8006d92:	f021 0104 	bic.w	r1, r1, #4
 8006d96:	6021      	str	r1, [r4, #0]
 8006d98:	d04b      	beq.n	8006e32 <_printf_i+0x1a6>
 8006d9a:	4616      	mov	r6, r2
 8006d9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006da0:	fb03 5711 	mls	r7, r3, r1, r5
 8006da4:	5dc7      	ldrb	r7, [r0, r7]
 8006da6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006daa:	462f      	mov	r7, r5
 8006dac:	42bb      	cmp	r3, r7
 8006dae:	460d      	mov	r5, r1
 8006db0:	d9f4      	bls.n	8006d9c <_printf_i+0x110>
 8006db2:	2b08      	cmp	r3, #8
 8006db4:	d10b      	bne.n	8006dce <_printf_i+0x142>
 8006db6:	6823      	ldr	r3, [r4, #0]
 8006db8:	07df      	lsls	r7, r3, #31
 8006dba:	d508      	bpl.n	8006dce <_printf_i+0x142>
 8006dbc:	6923      	ldr	r3, [r4, #16]
 8006dbe:	6861      	ldr	r1, [r4, #4]
 8006dc0:	4299      	cmp	r1, r3
 8006dc2:	bfde      	ittt	le
 8006dc4:	2330      	movle	r3, #48	@ 0x30
 8006dc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dce:	1b92      	subs	r2, r2, r6
 8006dd0:	6122      	str	r2, [r4, #16]
 8006dd2:	464b      	mov	r3, r9
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	4640      	mov	r0, r8
 8006dd8:	f8cd a000 	str.w	sl, [sp]
 8006ddc:	aa03      	add	r2, sp, #12
 8006dde:	f7ff fee3 	bl	8006ba8 <_printf_common>
 8006de2:	3001      	adds	r0, #1
 8006de4:	d14a      	bne.n	8006e7c <_printf_i+0x1f0>
 8006de6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dea:	b004      	add	sp, #16
 8006dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df0:	6823      	ldr	r3, [r4, #0]
 8006df2:	f043 0320 	orr.w	r3, r3, #32
 8006df6:	6023      	str	r3, [r4, #0]
 8006df8:	2778      	movs	r7, #120	@ 0x78
 8006dfa:	4832      	ldr	r0, [pc, #200]	@ (8006ec4 <_printf_i+0x238>)
 8006dfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e00:	6823      	ldr	r3, [r4, #0]
 8006e02:	6831      	ldr	r1, [r6, #0]
 8006e04:	061f      	lsls	r7, r3, #24
 8006e06:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e0a:	d402      	bmi.n	8006e12 <_printf_i+0x186>
 8006e0c:	065f      	lsls	r7, r3, #25
 8006e0e:	bf48      	it	mi
 8006e10:	b2ad      	uxthmi	r5, r5
 8006e12:	6031      	str	r1, [r6, #0]
 8006e14:	07d9      	lsls	r1, r3, #31
 8006e16:	bf44      	itt	mi
 8006e18:	f043 0320 	orrmi.w	r3, r3, #32
 8006e1c:	6023      	strmi	r3, [r4, #0]
 8006e1e:	b11d      	cbz	r5, 8006e28 <_printf_i+0x19c>
 8006e20:	2310      	movs	r3, #16
 8006e22:	e7ad      	b.n	8006d80 <_printf_i+0xf4>
 8006e24:	4826      	ldr	r0, [pc, #152]	@ (8006ec0 <_printf_i+0x234>)
 8006e26:	e7e9      	b.n	8006dfc <_printf_i+0x170>
 8006e28:	6823      	ldr	r3, [r4, #0]
 8006e2a:	f023 0320 	bic.w	r3, r3, #32
 8006e2e:	6023      	str	r3, [r4, #0]
 8006e30:	e7f6      	b.n	8006e20 <_printf_i+0x194>
 8006e32:	4616      	mov	r6, r2
 8006e34:	e7bd      	b.n	8006db2 <_printf_i+0x126>
 8006e36:	6833      	ldr	r3, [r6, #0]
 8006e38:	6825      	ldr	r5, [r4, #0]
 8006e3a:	1d18      	adds	r0, r3, #4
 8006e3c:	6961      	ldr	r1, [r4, #20]
 8006e3e:	6030      	str	r0, [r6, #0]
 8006e40:	062e      	lsls	r6, r5, #24
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	d501      	bpl.n	8006e4a <_printf_i+0x1be>
 8006e46:	6019      	str	r1, [r3, #0]
 8006e48:	e002      	b.n	8006e50 <_printf_i+0x1c4>
 8006e4a:	0668      	lsls	r0, r5, #25
 8006e4c:	d5fb      	bpl.n	8006e46 <_printf_i+0x1ba>
 8006e4e:	8019      	strh	r1, [r3, #0]
 8006e50:	2300      	movs	r3, #0
 8006e52:	4616      	mov	r6, r2
 8006e54:	6123      	str	r3, [r4, #16]
 8006e56:	e7bc      	b.n	8006dd2 <_printf_i+0x146>
 8006e58:	6833      	ldr	r3, [r6, #0]
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	1d1a      	adds	r2, r3, #4
 8006e5e:	6032      	str	r2, [r6, #0]
 8006e60:	681e      	ldr	r6, [r3, #0]
 8006e62:	6862      	ldr	r2, [r4, #4]
 8006e64:	4630      	mov	r0, r6
 8006e66:	f000 fa2e 	bl	80072c6 <memchr>
 8006e6a:	b108      	cbz	r0, 8006e70 <_printf_i+0x1e4>
 8006e6c:	1b80      	subs	r0, r0, r6
 8006e6e:	6060      	str	r0, [r4, #4]
 8006e70:	6863      	ldr	r3, [r4, #4]
 8006e72:	6123      	str	r3, [r4, #16]
 8006e74:	2300      	movs	r3, #0
 8006e76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e7a:	e7aa      	b.n	8006dd2 <_printf_i+0x146>
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	4649      	mov	r1, r9
 8006e80:	4640      	mov	r0, r8
 8006e82:	6923      	ldr	r3, [r4, #16]
 8006e84:	47d0      	blx	sl
 8006e86:	3001      	adds	r0, #1
 8006e88:	d0ad      	beq.n	8006de6 <_printf_i+0x15a>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	079b      	lsls	r3, r3, #30
 8006e8e:	d413      	bmi.n	8006eb8 <_printf_i+0x22c>
 8006e90:	68e0      	ldr	r0, [r4, #12]
 8006e92:	9b03      	ldr	r3, [sp, #12]
 8006e94:	4298      	cmp	r0, r3
 8006e96:	bfb8      	it	lt
 8006e98:	4618      	movlt	r0, r3
 8006e9a:	e7a6      	b.n	8006dea <_printf_i+0x15e>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	4632      	mov	r2, r6
 8006ea0:	4649      	mov	r1, r9
 8006ea2:	4640      	mov	r0, r8
 8006ea4:	47d0      	blx	sl
 8006ea6:	3001      	adds	r0, #1
 8006ea8:	d09d      	beq.n	8006de6 <_printf_i+0x15a>
 8006eaa:	3501      	adds	r5, #1
 8006eac:	68e3      	ldr	r3, [r4, #12]
 8006eae:	9903      	ldr	r1, [sp, #12]
 8006eb0:	1a5b      	subs	r3, r3, r1
 8006eb2:	42ab      	cmp	r3, r5
 8006eb4:	dcf2      	bgt.n	8006e9c <_printf_i+0x210>
 8006eb6:	e7eb      	b.n	8006e90 <_printf_i+0x204>
 8006eb8:	2500      	movs	r5, #0
 8006eba:	f104 0619 	add.w	r6, r4, #25
 8006ebe:	e7f5      	b.n	8006eac <_printf_i+0x220>
 8006ec0:	08009dae 	.word	0x08009dae
 8006ec4:	08009dbf 	.word	0x08009dbf

08006ec8 <std>:
 8006ec8:	2300      	movs	r3, #0
 8006eca:	b510      	push	{r4, lr}
 8006ecc:	4604      	mov	r4, r0
 8006ece:	e9c0 3300 	strd	r3, r3, [r0]
 8006ed2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ed6:	6083      	str	r3, [r0, #8]
 8006ed8:	8181      	strh	r1, [r0, #12]
 8006eda:	6643      	str	r3, [r0, #100]	@ 0x64
 8006edc:	81c2      	strh	r2, [r0, #14]
 8006ede:	6183      	str	r3, [r0, #24]
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	2208      	movs	r2, #8
 8006ee4:	305c      	adds	r0, #92	@ 0x5c
 8006ee6:	f000 f958 	bl	800719a <memset>
 8006eea:	4b0d      	ldr	r3, [pc, #52]	@ (8006f20 <std+0x58>)
 8006eec:	6224      	str	r4, [r4, #32]
 8006eee:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f24 <std+0x5c>)
 8006ef2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <std+0x60>)
 8006ef6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8006f2c <std+0x64>)
 8006efa:	6323      	str	r3, [r4, #48]	@ 0x30
 8006efc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f30 <std+0x68>)
 8006efe:	429c      	cmp	r4, r3
 8006f00:	d006      	beq.n	8006f10 <std+0x48>
 8006f02:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f06:	4294      	cmp	r4, r2
 8006f08:	d002      	beq.n	8006f10 <std+0x48>
 8006f0a:	33d0      	adds	r3, #208	@ 0xd0
 8006f0c:	429c      	cmp	r4, r3
 8006f0e:	d105      	bne.n	8006f1c <std+0x54>
 8006f10:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f18:	f000 b9d2 	b.w	80072c0 <__retarget_lock_init_recursive>
 8006f1c:	bd10      	pop	{r4, pc}
 8006f1e:	bf00      	nop
 8006f20:	08007111 	.word	0x08007111
 8006f24:	08007137 	.word	0x08007137
 8006f28:	0800716f 	.word	0x0800716f
 8006f2c:	08007193 	.word	0x08007193
 8006f30:	200003f0 	.word	0x200003f0

08006f34 <stdio_exit_handler>:
 8006f34:	4a02      	ldr	r2, [pc, #8]	@ (8006f40 <stdio_exit_handler+0xc>)
 8006f36:	4903      	ldr	r1, [pc, #12]	@ (8006f44 <stdio_exit_handler+0x10>)
 8006f38:	4803      	ldr	r0, [pc, #12]	@ (8006f48 <stdio_exit_handler+0x14>)
 8006f3a:	f000 b869 	b.w	8007010 <_fwalk_sglue>
 8006f3e:	bf00      	nop
 8006f40:	20000014 	.word	0x20000014
 8006f44:	08009275 	.word	0x08009275
 8006f48:	20000024 	.word	0x20000024

08006f4c <cleanup_stdio>:
 8006f4c:	6841      	ldr	r1, [r0, #4]
 8006f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f80 <cleanup_stdio+0x34>)
 8006f50:	b510      	push	{r4, lr}
 8006f52:	4299      	cmp	r1, r3
 8006f54:	4604      	mov	r4, r0
 8006f56:	d001      	beq.n	8006f5c <cleanup_stdio+0x10>
 8006f58:	f002 f98c 	bl	8009274 <_fflush_r>
 8006f5c:	68a1      	ldr	r1, [r4, #8]
 8006f5e:	4b09      	ldr	r3, [pc, #36]	@ (8006f84 <cleanup_stdio+0x38>)
 8006f60:	4299      	cmp	r1, r3
 8006f62:	d002      	beq.n	8006f6a <cleanup_stdio+0x1e>
 8006f64:	4620      	mov	r0, r4
 8006f66:	f002 f985 	bl	8009274 <_fflush_r>
 8006f6a:	68e1      	ldr	r1, [r4, #12]
 8006f6c:	4b06      	ldr	r3, [pc, #24]	@ (8006f88 <cleanup_stdio+0x3c>)
 8006f6e:	4299      	cmp	r1, r3
 8006f70:	d004      	beq.n	8006f7c <cleanup_stdio+0x30>
 8006f72:	4620      	mov	r0, r4
 8006f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f78:	f002 b97c 	b.w	8009274 <_fflush_r>
 8006f7c:	bd10      	pop	{r4, pc}
 8006f7e:	bf00      	nop
 8006f80:	200003f0 	.word	0x200003f0
 8006f84:	20000458 	.word	0x20000458
 8006f88:	200004c0 	.word	0x200004c0

08006f8c <global_stdio_init.part.0>:
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <global_stdio_init.part.0+0x30>)
 8006f90:	4c0b      	ldr	r4, [pc, #44]	@ (8006fc0 <global_stdio_init.part.0+0x34>)
 8006f92:	4a0c      	ldr	r2, [pc, #48]	@ (8006fc4 <global_stdio_init.part.0+0x38>)
 8006f94:	4620      	mov	r0, r4
 8006f96:	601a      	str	r2, [r3, #0]
 8006f98:	2104      	movs	r1, #4
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f7ff ff94 	bl	8006ec8 <std>
 8006fa0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	2109      	movs	r1, #9
 8006fa8:	f7ff ff8e 	bl	8006ec8 <std>
 8006fac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb6:	2112      	movs	r1, #18
 8006fb8:	f7ff bf86 	b.w	8006ec8 <std>
 8006fbc:	20000528 	.word	0x20000528
 8006fc0:	200003f0 	.word	0x200003f0
 8006fc4:	08006f35 	.word	0x08006f35

08006fc8 <__sfp_lock_acquire>:
 8006fc8:	4801      	ldr	r0, [pc, #4]	@ (8006fd0 <__sfp_lock_acquire+0x8>)
 8006fca:	f000 b97a 	b.w	80072c2 <__retarget_lock_acquire_recursive>
 8006fce:	bf00      	nop
 8006fd0:	20000531 	.word	0x20000531

08006fd4 <__sfp_lock_release>:
 8006fd4:	4801      	ldr	r0, [pc, #4]	@ (8006fdc <__sfp_lock_release+0x8>)
 8006fd6:	f000 b975 	b.w	80072c4 <__retarget_lock_release_recursive>
 8006fda:	bf00      	nop
 8006fdc:	20000531 	.word	0x20000531

08006fe0 <__sinit>:
 8006fe0:	b510      	push	{r4, lr}
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	f7ff fff0 	bl	8006fc8 <__sfp_lock_acquire>
 8006fe8:	6a23      	ldr	r3, [r4, #32]
 8006fea:	b11b      	cbz	r3, 8006ff4 <__sinit+0x14>
 8006fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff0:	f7ff bff0 	b.w	8006fd4 <__sfp_lock_release>
 8006ff4:	4b04      	ldr	r3, [pc, #16]	@ (8007008 <__sinit+0x28>)
 8006ff6:	6223      	str	r3, [r4, #32]
 8006ff8:	4b04      	ldr	r3, [pc, #16]	@ (800700c <__sinit+0x2c>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1f5      	bne.n	8006fec <__sinit+0xc>
 8007000:	f7ff ffc4 	bl	8006f8c <global_stdio_init.part.0>
 8007004:	e7f2      	b.n	8006fec <__sinit+0xc>
 8007006:	bf00      	nop
 8007008:	08006f4d 	.word	0x08006f4d
 800700c:	20000528 	.word	0x20000528

08007010 <_fwalk_sglue>:
 8007010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007014:	4607      	mov	r7, r0
 8007016:	4688      	mov	r8, r1
 8007018:	4614      	mov	r4, r2
 800701a:	2600      	movs	r6, #0
 800701c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007020:	f1b9 0901 	subs.w	r9, r9, #1
 8007024:	d505      	bpl.n	8007032 <_fwalk_sglue+0x22>
 8007026:	6824      	ldr	r4, [r4, #0]
 8007028:	2c00      	cmp	r4, #0
 800702a:	d1f7      	bne.n	800701c <_fwalk_sglue+0xc>
 800702c:	4630      	mov	r0, r6
 800702e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007032:	89ab      	ldrh	r3, [r5, #12]
 8007034:	2b01      	cmp	r3, #1
 8007036:	d907      	bls.n	8007048 <_fwalk_sglue+0x38>
 8007038:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800703c:	3301      	adds	r3, #1
 800703e:	d003      	beq.n	8007048 <_fwalk_sglue+0x38>
 8007040:	4629      	mov	r1, r5
 8007042:	4638      	mov	r0, r7
 8007044:	47c0      	blx	r8
 8007046:	4306      	orrs	r6, r0
 8007048:	3568      	adds	r5, #104	@ 0x68
 800704a:	e7e9      	b.n	8007020 <_fwalk_sglue+0x10>

0800704c <sniprintf>:
 800704c:	b40c      	push	{r2, r3}
 800704e:	b530      	push	{r4, r5, lr}
 8007050:	4b18      	ldr	r3, [pc, #96]	@ (80070b4 <sniprintf+0x68>)
 8007052:	1e0c      	subs	r4, r1, #0
 8007054:	681d      	ldr	r5, [r3, #0]
 8007056:	b09d      	sub	sp, #116	@ 0x74
 8007058:	da08      	bge.n	800706c <sniprintf+0x20>
 800705a:	238b      	movs	r3, #139	@ 0x8b
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	602b      	str	r3, [r5, #0]
 8007062:	b01d      	add	sp, #116	@ 0x74
 8007064:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007068:	b002      	add	sp, #8
 800706a:	4770      	bx	lr
 800706c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007070:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007074:	f04f 0300 	mov.w	r3, #0
 8007078:	931b      	str	r3, [sp, #108]	@ 0x6c
 800707a:	bf0c      	ite	eq
 800707c:	4623      	moveq	r3, r4
 800707e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007082:	9304      	str	r3, [sp, #16]
 8007084:	9307      	str	r3, [sp, #28]
 8007086:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800708a:	9002      	str	r0, [sp, #8]
 800708c:	9006      	str	r0, [sp, #24]
 800708e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007092:	4628      	mov	r0, r5
 8007094:	ab21      	add	r3, sp, #132	@ 0x84
 8007096:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007098:	a902      	add	r1, sp, #8
 800709a:	9301      	str	r3, [sp, #4]
 800709c:	f001 fc54 	bl	8008948 <_svfiprintf_r>
 80070a0:	1c43      	adds	r3, r0, #1
 80070a2:	bfbc      	itt	lt
 80070a4:	238b      	movlt	r3, #139	@ 0x8b
 80070a6:	602b      	strlt	r3, [r5, #0]
 80070a8:	2c00      	cmp	r4, #0
 80070aa:	d0da      	beq.n	8007062 <sniprintf+0x16>
 80070ac:	2200      	movs	r2, #0
 80070ae:	9b02      	ldr	r3, [sp, #8]
 80070b0:	701a      	strb	r2, [r3, #0]
 80070b2:	e7d6      	b.n	8007062 <sniprintf+0x16>
 80070b4:	20000020 	.word	0x20000020

080070b8 <siscanf>:
 80070b8:	b40e      	push	{r1, r2, r3}
 80070ba:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80070be:	b570      	push	{r4, r5, r6, lr}
 80070c0:	2500      	movs	r5, #0
 80070c2:	b09d      	sub	sp, #116	@ 0x74
 80070c4:	ac21      	add	r4, sp, #132	@ 0x84
 80070c6:	f854 6b04 	ldr.w	r6, [r4], #4
 80070ca:	f8ad 2014 	strh.w	r2, [sp, #20]
 80070ce:	951b      	str	r5, [sp, #108]	@ 0x6c
 80070d0:	9002      	str	r0, [sp, #8]
 80070d2:	9006      	str	r0, [sp, #24]
 80070d4:	f7f9 f846 	bl	8000164 <strlen>
 80070d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007108 <siscanf+0x50>)
 80070da:	9003      	str	r0, [sp, #12]
 80070dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80070e2:	9007      	str	r0, [sp, #28]
 80070e4:	4809      	ldr	r0, [pc, #36]	@ (800710c <siscanf+0x54>)
 80070e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80070ea:	4632      	mov	r2, r6
 80070ec:	4623      	mov	r3, r4
 80070ee:	a902      	add	r1, sp, #8
 80070f0:	6800      	ldr	r0, [r0, #0]
 80070f2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80070f4:	9514      	str	r5, [sp, #80]	@ 0x50
 80070f6:	9401      	str	r4, [sp, #4]
 80070f8:	f001 fd7c 	bl	8008bf4 <__ssvfiscanf_r>
 80070fc:	b01d      	add	sp, #116	@ 0x74
 80070fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007102:	b003      	add	sp, #12
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	08007133 	.word	0x08007133
 800710c:	20000020 	.word	0x20000020

08007110 <__sread>:
 8007110:	b510      	push	{r4, lr}
 8007112:	460c      	mov	r4, r1
 8007114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007118:	f000 f884 	bl	8007224 <_read_r>
 800711c:	2800      	cmp	r0, #0
 800711e:	bfab      	itete	ge
 8007120:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007122:	89a3      	ldrhlt	r3, [r4, #12]
 8007124:	181b      	addge	r3, r3, r0
 8007126:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800712a:	bfac      	ite	ge
 800712c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800712e:	81a3      	strhlt	r3, [r4, #12]
 8007130:	bd10      	pop	{r4, pc}

08007132 <__seofread>:
 8007132:	2000      	movs	r0, #0
 8007134:	4770      	bx	lr

08007136 <__swrite>:
 8007136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800713a:	461f      	mov	r7, r3
 800713c:	898b      	ldrh	r3, [r1, #12]
 800713e:	4605      	mov	r5, r0
 8007140:	05db      	lsls	r3, r3, #23
 8007142:	460c      	mov	r4, r1
 8007144:	4616      	mov	r6, r2
 8007146:	d505      	bpl.n	8007154 <__swrite+0x1e>
 8007148:	2302      	movs	r3, #2
 800714a:	2200      	movs	r2, #0
 800714c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007150:	f000 f856 	bl	8007200 <_lseek_r>
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	4632      	mov	r2, r6
 8007158:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800715c:	81a3      	strh	r3, [r4, #12]
 800715e:	4628      	mov	r0, r5
 8007160:	463b      	mov	r3, r7
 8007162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800716a:	f000 b86d 	b.w	8007248 <_write_r>

0800716e <__sseek>:
 800716e:	b510      	push	{r4, lr}
 8007170:	460c      	mov	r4, r1
 8007172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007176:	f000 f843 	bl	8007200 <_lseek_r>
 800717a:	1c43      	adds	r3, r0, #1
 800717c:	89a3      	ldrh	r3, [r4, #12]
 800717e:	bf15      	itete	ne
 8007180:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007182:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007186:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800718a:	81a3      	strheq	r3, [r4, #12]
 800718c:	bf18      	it	ne
 800718e:	81a3      	strhne	r3, [r4, #12]
 8007190:	bd10      	pop	{r4, pc}

08007192 <__sclose>:
 8007192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007196:	f000 b823 	b.w	80071e0 <_close_r>

0800719a <memset>:
 800719a:	4603      	mov	r3, r0
 800719c:	4402      	add	r2, r0
 800719e:	4293      	cmp	r3, r2
 80071a0:	d100      	bne.n	80071a4 <memset+0xa>
 80071a2:	4770      	bx	lr
 80071a4:	f803 1b01 	strb.w	r1, [r3], #1
 80071a8:	e7f9      	b.n	800719e <memset+0x4>

080071aa <strstr>:
 80071aa:	780a      	ldrb	r2, [r1, #0]
 80071ac:	b570      	push	{r4, r5, r6, lr}
 80071ae:	b96a      	cbnz	r2, 80071cc <strstr+0x22>
 80071b0:	bd70      	pop	{r4, r5, r6, pc}
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d109      	bne.n	80071ca <strstr+0x20>
 80071b6:	460c      	mov	r4, r1
 80071b8:	4605      	mov	r5, r0
 80071ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d0f6      	beq.n	80071b0 <strstr+0x6>
 80071c2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80071c6:	429e      	cmp	r6, r3
 80071c8:	d0f7      	beq.n	80071ba <strstr+0x10>
 80071ca:	3001      	adds	r0, #1
 80071cc:	7803      	ldrb	r3, [r0, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1ef      	bne.n	80071b2 <strstr+0x8>
 80071d2:	4618      	mov	r0, r3
 80071d4:	e7ec      	b.n	80071b0 <strstr+0x6>
	...

080071d8 <_localeconv_r>:
 80071d8:	4800      	ldr	r0, [pc, #0]	@ (80071dc <_localeconv_r+0x4>)
 80071da:	4770      	bx	lr
 80071dc:	20000160 	.word	0x20000160

080071e0 <_close_r>:
 80071e0:	b538      	push	{r3, r4, r5, lr}
 80071e2:	2300      	movs	r3, #0
 80071e4:	4d05      	ldr	r5, [pc, #20]	@ (80071fc <_close_r+0x1c>)
 80071e6:	4604      	mov	r4, r0
 80071e8:	4608      	mov	r0, r1
 80071ea:	602b      	str	r3, [r5, #0]
 80071ec:	f7fa ff5b 	bl	80020a6 <_close>
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	d102      	bne.n	80071fa <_close_r+0x1a>
 80071f4:	682b      	ldr	r3, [r5, #0]
 80071f6:	b103      	cbz	r3, 80071fa <_close_r+0x1a>
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	bd38      	pop	{r3, r4, r5, pc}
 80071fc:	2000052c 	.word	0x2000052c

08007200 <_lseek_r>:
 8007200:	b538      	push	{r3, r4, r5, lr}
 8007202:	4604      	mov	r4, r0
 8007204:	4608      	mov	r0, r1
 8007206:	4611      	mov	r1, r2
 8007208:	2200      	movs	r2, #0
 800720a:	4d05      	ldr	r5, [pc, #20]	@ (8007220 <_lseek_r+0x20>)
 800720c:	602a      	str	r2, [r5, #0]
 800720e:	461a      	mov	r2, r3
 8007210:	f7fa ff6d 	bl	80020ee <_lseek>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_lseek_r+0x1e>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_lseek_r+0x1e>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	2000052c 	.word	0x2000052c

08007224 <_read_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4604      	mov	r4, r0
 8007228:	4608      	mov	r0, r1
 800722a:	4611      	mov	r1, r2
 800722c:	2200      	movs	r2, #0
 800722e:	4d05      	ldr	r5, [pc, #20]	@ (8007244 <_read_r+0x20>)
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	f7fa fefe 	bl	8002034 <_read>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_read_r+0x1e>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_read_r+0x1e>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	2000052c 	.word	0x2000052c

08007248 <_write_r>:
 8007248:	b538      	push	{r3, r4, r5, lr}
 800724a:	4604      	mov	r4, r0
 800724c:	4608      	mov	r0, r1
 800724e:	4611      	mov	r1, r2
 8007250:	2200      	movs	r2, #0
 8007252:	4d05      	ldr	r5, [pc, #20]	@ (8007268 <_write_r+0x20>)
 8007254:	602a      	str	r2, [r5, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	f7fa ff09 	bl	800206e <_write>
 800725c:	1c43      	adds	r3, r0, #1
 800725e:	d102      	bne.n	8007266 <_write_r+0x1e>
 8007260:	682b      	ldr	r3, [r5, #0]
 8007262:	b103      	cbz	r3, 8007266 <_write_r+0x1e>
 8007264:	6023      	str	r3, [r4, #0]
 8007266:	bd38      	pop	{r3, r4, r5, pc}
 8007268:	2000052c 	.word	0x2000052c

0800726c <__errno>:
 800726c:	4b01      	ldr	r3, [pc, #4]	@ (8007274 <__errno+0x8>)
 800726e:	6818      	ldr	r0, [r3, #0]
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	20000020 	.word	0x20000020

08007278 <__libc_init_array>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	2600      	movs	r6, #0
 800727c:	4d0c      	ldr	r5, [pc, #48]	@ (80072b0 <__libc_init_array+0x38>)
 800727e:	4c0d      	ldr	r4, [pc, #52]	@ (80072b4 <__libc_init_array+0x3c>)
 8007280:	1b64      	subs	r4, r4, r5
 8007282:	10a4      	asrs	r4, r4, #2
 8007284:	42a6      	cmp	r6, r4
 8007286:	d109      	bne.n	800729c <__libc_init_array+0x24>
 8007288:	f002 fcee 	bl	8009c68 <_init>
 800728c:	2600      	movs	r6, #0
 800728e:	4d0a      	ldr	r5, [pc, #40]	@ (80072b8 <__libc_init_array+0x40>)
 8007290:	4c0a      	ldr	r4, [pc, #40]	@ (80072bc <__libc_init_array+0x44>)
 8007292:	1b64      	subs	r4, r4, r5
 8007294:	10a4      	asrs	r4, r4, #2
 8007296:	42a6      	cmp	r6, r4
 8007298:	d105      	bne.n	80072a6 <__libc_init_array+0x2e>
 800729a:	bd70      	pop	{r4, r5, r6, pc}
 800729c:	f855 3b04 	ldr.w	r3, [r5], #4
 80072a0:	4798      	blx	r3
 80072a2:	3601      	adds	r6, #1
 80072a4:	e7ee      	b.n	8007284 <__libc_init_array+0xc>
 80072a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072aa:	4798      	blx	r3
 80072ac:	3601      	adds	r6, #1
 80072ae:	e7f2      	b.n	8007296 <__libc_init_array+0x1e>
 80072b0:	0800a134 	.word	0x0800a134
 80072b4:	0800a134 	.word	0x0800a134
 80072b8:	0800a134 	.word	0x0800a134
 80072bc:	0800a138 	.word	0x0800a138

080072c0 <__retarget_lock_init_recursive>:
 80072c0:	4770      	bx	lr

080072c2 <__retarget_lock_acquire_recursive>:
 80072c2:	4770      	bx	lr

080072c4 <__retarget_lock_release_recursive>:
 80072c4:	4770      	bx	lr

080072c6 <memchr>:
 80072c6:	4603      	mov	r3, r0
 80072c8:	b510      	push	{r4, lr}
 80072ca:	b2c9      	uxtb	r1, r1
 80072cc:	4402      	add	r2, r0
 80072ce:	4293      	cmp	r3, r2
 80072d0:	4618      	mov	r0, r3
 80072d2:	d101      	bne.n	80072d8 <memchr+0x12>
 80072d4:	2000      	movs	r0, #0
 80072d6:	e003      	b.n	80072e0 <memchr+0x1a>
 80072d8:	7804      	ldrb	r4, [r0, #0]
 80072da:	3301      	adds	r3, #1
 80072dc:	428c      	cmp	r4, r1
 80072de:	d1f6      	bne.n	80072ce <memchr+0x8>
 80072e0:	bd10      	pop	{r4, pc}

080072e2 <quorem>:
 80072e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e6:	6903      	ldr	r3, [r0, #16]
 80072e8:	690c      	ldr	r4, [r1, #16]
 80072ea:	4607      	mov	r7, r0
 80072ec:	42a3      	cmp	r3, r4
 80072ee:	db7e      	blt.n	80073ee <quorem+0x10c>
 80072f0:	3c01      	subs	r4, #1
 80072f2:	00a3      	lsls	r3, r4, #2
 80072f4:	f100 0514 	add.w	r5, r0, #20
 80072f8:	f101 0814 	add.w	r8, r1, #20
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007302:	9301      	str	r3, [sp, #4]
 8007304:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007308:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800730c:	3301      	adds	r3, #1
 800730e:	429a      	cmp	r2, r3
 8007310:	fbb2 f6f3 	udiv	r6, r2, r3
 8007314:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007318:	d32e      	bcc.n	8007378 <quorem+0x96>
 800731a:	f04f 0a00 	mov.w	sl, #0
 800731e:	46c4      	mov	ip, r8
 8007320:	46ae      	mov	lr, r5
 8007322:	46d3      	mov	fp, sl
 8007324:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007328:	b298      	uxth	r0, r3
 800732a:	fb06 a000 	mla	r0, r6, r0, sl
 800732e:	0c1b      	lsrs	r3, r3, #16
 8007330:	0c02      	lsrs	r2, r0, #16
 8007332:	fb06 2303 	mla	r3, r6, r3, r2
 8007336:	f8de 2000 	ldr.w	r2, [lr]
 800733a:	b280      	uxth	r0, r0
 800733c:	b292      	uxth	r2, r2
 800733e:	1a12      	subs	r2, r2, r0
 8007340:	445a      	add	r2, fp
 8007342:	f8de 0000 	ldr.w	r0, [lr]
 8007346:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800734a:	b29b      	uxth	r3, r3
 800734c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007350:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007354:	b292      	uxth	r2, r2
 8007356:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800735a:	45e1      	cmp	r9, ip
 800735c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007360:	f84e 2b04 	str.w	r2, [lr], #4
 8007364:	d2de      	bcs.n	8007324 <quorem+0x42>
 8007366:	9b00      	ldr	r3, [sp, #0]
 8007368:	58eb      	ldr	r3, [r5, r3]
 800736a:	b92b      	cbnz	r3, 8007378 <quorem+0x96>
 800736c:	9b01      	ldr	r3, [sp, #4]
 800736e:	3b04      	subs	r3, #4
 8007370:	429d      	cmp	r5, r3
 8007372:	461a      	mov	r2, r3
 8007374:	d32f      	bcc.n	80073d6 <quorem+0xf4>
 8007376:	613c      	str	r4, [r7, #16]
 8007378:	4638      	mov	r0, r7
 800737a:	f001 f981 	bl	8008680 <__mcmp>
 800737e:	2800      	cmp	r0, #0
 8007380:	db25      	blt.n	80073ce <quorem+0xec>
 8007382:	4629      	mov	r1, r5
 8007384:	2000      	movs	r0, #0
 8007386:	f858 2b04 	ldr.w	r2, [r8], #4
 800738a:	f8d1 c000 	ldr.w	ip, [r1]
 800738e:	fa1f fe82 	uxth.w	lr, r2
 8007392:	fa1f f38c 	uxth.w	r3, ip
 8007396:	eba3 030e 	sub.w	r3, r3, lr
 800739a:	4403      	add	r3, r0
 800739c:	0c12      	lsrs	r2, r2, #16
 800739e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073ac:	45c1      	cmp	r9, r8
 80073ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073b2:	f841 3b04 	str.w	r3, [r1], #4
 80073b6:	d2e6      	bcs.n	8007386 <quorem+0xa4>
 80073b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073c0:	b922      	cbnz	r2, 80073cc <quorem+0xea>
 80073c2:	3b04      	subs	r3, #4
 80073c4:	429d      	cmp	r5, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	d30b      	bcc.n	80073e2 <quorem+0x100>
 80073ca:	613c      	str	r4, [r7, #16]
 80073cc:	3601      	adds	r6, #1
 80073ce:	4630      	mov	r0, r6
 80073d0:	b003      	add	sp, #12
 80073d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d6:	6812      	ldr	r2, [r2, #0]
 80073d8:	3b04      	subs	r3, #4
 80073da:	2a00      	cmp	r2, #0
 80073dc:	d1cb      	bne.n	8007376 <quorem+0x94>
 80073de:	3c01      	subs	r4, #1
 80073e0:	e7c6      	b.n	8007370 <quorem+0x8e>
 80073e2:	6812      	ldr	r2, [r2, #0]
 80073e4:	3b04      	subs	r3, #4
 80073e6:	2a00      	cmp	r2, #0
 80073e8:	d1ef      	bne.n	80073ca <quorem+0xe8>
 80073ea:	3c01      	subs	r4, #1
 80073ec:	e7ea      	b.n	80073c4 <quorem+0xe2>
 80073ee:	2000      	movs	r0, #0
 80073f0:	e7ee      	b.n	80073d0 <quorem+0xee>
 80073f2:	0000      	movs	r0, r0
 80073f4:	0000      	movs	r0, r0
	...

080073f8 <_dtoa_r>:
 80073f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073fc:	4614      	mov	r4, r2
 80073fe:	461d      	mov	r5, r3
 8007400:	69c7      	ldr	r7, [r0, #28]
 8007402:	b097      	sub	sp, #92	@ 0x5c
 8007404:	4681      	mov	r9, r0
 8007406:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800740a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800740c:	b97f      	cbnz	r7, 800742e <_dtoa_r+0x36>
 800740e:	2010      	movs	r0, #16
 8007410:	f000 fe0e 	bl	8008030 <malloc>
 8007414:	4602      	mov	r2, r0
 8007416:	f8c9 001c 	str.w	r0, [r9, #28]
 800741a:	b920      	cbnz	r0, 8007426 <_dtoa_r+0x2e>
 800741c:	21ef      	movs	r1, #239	@ 0xef
 800741e:	4bac      	ldr	r3, [pc, #688]	@ (80076d0 <_dtoa_r+0x2d8>)
 8007420:	48ac      	ldr	r0, [pc, #688]	@ (80076d4 <_dtoa_r+0x2dc>)
 8007422:	f001 fff9 	bl	8009418 <__assert_func>
 8007426:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800742a:	6007      	str	r7, [r0, #0]
 800742c:	60c7      	str	r7, [r0, #12]
 800742e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007432:	6819      	ldr	r1, [r3, #0]
 8007434:	b159      	cbz	r1, 800744e <_dtoa_r+0x56>
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	2301      	movs	r3, #1
 800743a:	4093      	lsls	r3, r2
 800743c:	604a      	str	r2, [r1, #4]
 800743e:	608b      	str	r3, [r1, #8]
 8007440:	4648      	mov	r0, r9
 8007442:	f000 feeb 	bl	800821c <_Bfree>
 8007446:	2200      	movs	r2, #0
 8007448:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	1e2b      	subs	r3, r5, #0
 8007450:	bfaf      	iteee	ge
 8007452:	2300      	movge	r3, #0
 8007454:	2201      	movlt	r2, #1
 8007456:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800745a:	9307      	strlt	r3, [sp, #28]
 800745c:	bfa8      	it	ge
 800745e:	6033      	strge	r3, [r6, #0]
 8007460:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007464:	4b9c      	ldr	r3, [pc, #624]	@ (80076d8 <_dtoa_r+0x2e0>)
 8007466:	bfb8      	it	lt
 8007468:	6032      	strlt	r2, [r6, #0]
 800746a:	ea33 0308 	bics.w	r3, r3, r8
 800746e:	d112      	bne.n	8007496 <_dtoa_r+0x9e>
 8007470:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007474:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007476:	6013      	str	r3, [r2, #0]
 8007478:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800747c:	4323      	orrs	r3, r4
 800747e:	f000 855e 	beq.w	8007f3e <_dtoa_r+0xb46>
 8007482:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007484:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80076dc <_dtoa_r+0x2e4>
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 8560 	beq.w	8007f4e <_dtoa_r+0xb56>
 800748e:	f10a 0303 	add.w	r3, sl, #3
 8007492:	f000 bd5a 	b.w	8007f4a <_dtoa_r+0xb52>
 8007496:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800749a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800749e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074a2:	2200      	movs	r2, #0
 80074a4:	2300      	movs	r3, #0
 80074a6:	f7f9 fb3d 	bl	8000b24 <__aeabi_dcmpeq>
 80074aa:	4607      	mov	r7, r0
 80074ac:	b158      	cbz	r0, 80074c6 <_dtoa_r+0xce>
 80074ae:	2301      	movs	r3, #1
 80074b0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80074b6:	b113      	cbz	r3, 80074be <_dtoa_r+0xc6>
 80074b8:	4b89      	ldr	r3, [pc, #548]	@ (80076e0 <_dtoa_r+0x2e8>)
 80074ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80076e4 <_dtoa_r+0x2ec>
 80074c2:	f000 bd44 	b.w	8007f4e <_dtoa_r+0xb56>
 80074c6:	ab14      	add	r3, sp, #80	@ 0x50
 80074c8:	9301      	str	r3, [sp, #4]
 80074ca:	ab15      	add	r3, sp, #84	@ 0x54
 80074cc:	9300      	str	r3, [sp, #0]
 80074ce:	4648      	mov	r0, r9
 80074d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80074d4:	f001 f984 	bl	80087e0 <__d2b>
 80074d8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80074dc:	9003      	str	r0, [sp, #12]
 80074de:	2e00      	cmp	r6, #0
 80074e0:	d078      	beq.n	80075d4 <_dtoa_r+0x1dc>
 80074e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074e8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80074ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074f0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074f4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074f8:	9712      	str	r7, [sp, #72]	@ 0x48
 80074fa:	4619      	mov	r1, r3
 80074fc:	2200      	movs	r2, #0
 80074fe:	4b7a      	ldr	r3, [pc, #488]	@ (80076e8 <_dtoa_r+0x2f0>)
 8007500:	f7f8 fef0 	bl	80002e4 <__aeabi_dsub>
 8007504:	a36c      	add	r3, pc, #432	@ (adr r3, 80076b8 <_dtoa_r+0x2c0>)
 8007506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750a:	f7f9 f8a3 	bl	8000654 <__aeabi_dmul>
 800750e:	a36c      	add	r3, pc, #432	@ (adr r3, 80076c0 <_dtoa_r+0x2c8>)
 8007510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007514:	f7f8 fee8 	bl	80002e8 <__adddf3>
 8007518:	4604      	mov	r4, r0
 800751a:	4630      	mov	r0, r6
 800751c:	460d      	mov	r5, r1
 800751e:	f7f9 f82f 	bl	8000580 <__aeabi_i2d>
 8007522:	a369      	add	r3, pc, #420	@ (adr r3, 80076c8 <_dtoa_r+0x2d0>)
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f7f9 f894 	bl	8000654 <__aeabi_dmul>
 800752c:	4602      	mov	r2, r0
 800752e:	460b      	mov	r3, r1
 8007530:	4620      	mov	r0, r4
 8007532:	4629      	mov	r1, r5
 8007534:	f7f8 fed8 	bl	80002e8 <__adddf3>
 8007538:	4604      	mov	r4, r0
 800753a:	460d      	mov	r5, r1
 800753c:	f7f9 fb3a 	bl	8000bb4 <__aeabi_d2iz>
 8007540:	2200      	movs	r2, #0
 8007542:	4607      	mov	r7, r0
 8007544:	2300      	movs	r3, #0
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	f7f9 faf5 	bl	8000b38 <__aeabi_dcmplt>
 800754e:	b140      	cbz	r0, 8007562 <_dtoa_r+0x16a>
 8007550:	4638      	mov	r0, r7
 8007552:	f7f9 f815 	bl	8000580 <__aeabi_i2d>
 8007556:	4622      	mov	r2, r4
 8007558:	462b      	mov	r3, r5
 800755a:	f7f9 fae3 	bl	8000b24 <__aeabi_dcmpeq>
 800755e:	b900      	cbnz	r0, 8007562 <_dtoa_r+0x16a>
 8007560:	3f01      	subs	r7, #1
 8007562:	2f16      	cmp	r7, #22
 8007564:	d854      	bhi.n	8007610 <_dtoa_r+0x218>
 8007566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800756a:	4b60      	ldr	r3, [pc, #384]	@ (80076ec <_dtoa_r+0x2f4>)
 800756c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007574:	f7f9 fae0 	bl	8000b38 <__aeabi_dcmplt>
 8007578:	2800      	cmp	r0, #0
 800757a:	d04b      	beq.n	8007614 <_dtoa_r+0x21c>
 800757c:	2300      	movs	r3, #0
 800757e:	3f01      	subs	r7, #1
 8007580:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007582:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007584:	1b9b      	subs	r3, r3, r6
 8007586:	1e5a      	subs	r2, r3, #1
 8007588:	bf49      	itett	mi
 800758a:	f1c3 0301 	rsbmi	r3, r3, #1
 800758e:	2300      	movpl	r3, #0
 8007590:	9304      	strmi	r3, [sp, #16]
 8007592:	2300      	movmi	r3, #0
 8007594:	9209      	str	r2, [sp, #36]	@ 0x24
 8007596:	bf54      	ite	pl
 8007598:	9304      	strpl	r3, [sp, #16]
 800759a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800759c:	2f00      	cmp	r7, #0
 800759e:	db3b      	blt.n	8007618 <_dtoa_r+0x220>
 80075a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a2:	970e      	str	r7, [sp, #56]	@ 0x38
 80075a4:	443b      	add	r3, r7
 80075a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80075a8:	2300      	movs	r3, #0
 80075aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075ae:	2b09      	cmp	r3, #9
 80075b0:	d865      	bhi.n	800767e <_dtoa_r+0x286>
 80075b2:	2b05      	cmp	r3, #5
 80075b4:	bfc4      	itt	gt
 80075b6:	3b04      	subgt	r3, #4
 80075b8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80075ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075bc:	bfc8      	it	gt
 80075be:	2400      	movgt	r4, #0
 80075c0:	f1a3 0302 	sub.w	r3, r3, #2
 80075c4:	bfd8      	it	le
 80075c6:	2401      	movle	r4, #1
 80075c8:	2b03      	cmp	r3, #3
 80075ca:	d864      	bhi.n	8007696 <_dtoa_r+0x29e>
 80075cc:	e8df f003 	tbb	[pc, r3]
 80075d0:	2c385553 	.word	0x2c385553
 80075d4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80075d8:	441e      	add	r6, r3
 80075da:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075de:	2b20      	cmp	r3, #32
 80075e0:	bfc1      	itttt	gt
 80075e2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075e6:	fa08 f803 	lslgt.w	r8, r8, r3
 80075ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075f2:	bfd6      	itet	le
 80075f4:	f1c3 0320 	rsble	r3, r3, #32
 80075f8:	ea48 0003 	orrgt.w	r0, r8, r3
 80075fc:	fa04 f003 	lslle.w	r0, r4, r3
 8007600:	f7f8 ffae 	bl	8000560 <__aeabi_ui2d>
 8007604:	2201      	movs	r2, #1
 8007606:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800760a:	3e01      	subs	r6, #1
 800760c:	9212      	str	r2, [sp, #72]	@ 0x48
 800760e:	e774      	b.n	80074fa <_dtoa_r+0x102>
 8007610:	2301      	movs	r3, #1
 8007612:	e7b5      	b.n	8007580 <_dtoa_r+0x188>
 8007614:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007616:	e7b4      	b.n	8007582 <_dtoa_r+0x18a>
 8007618:	9b04      	ldr	r3, [sp, #16]
 800761a:	1bdb      	subs	r3, r3, r7
 800761c:	9304      	str	r3, [sp, #16]
 800761e:	427b      	negs	r3, r7
 8007620:	930a      	str	r3, [sp, #40]	@ 0x28
 8007622:	2300      	movs	r3, #0
 8007624:	930e      	str	r3, [sp, #56]	@ 0x38
 8007626:	e7c1      	b.n	80075ac <_dtoa_r+0x1b4>
 8007628:	2301      	movs	r3, #1
 800762a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800762c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800762e:	eb07 0b03 	add.w	fp, r7, r3
 8007632:	f10b 0301 	add.w	r3, fp, #1
 8007636:	2b01      	cmp	r3, #1
 8007638:	9308      	str	r3, [sp, #32]
 800763a:	bfb8      	it	lt
 800763c:	2301      	movlt	r3, #1
 800763e:	e006      	b.n	800764e <_dtoa_r+0x256>
 8007640:	2301      	movs	r3, #1
 8007642:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007644:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007646:	2b00      	cmp	r3, #0
 8007648:	dd28      	ble.n	800769c <_dtoa_r+0x2a4>
 800764a:	469b      	mov	fp, r3
 800764c:	9308      	str	r3, [sp, #32]
 800764e:	2100      	movs	r1, #0
 8007650:	2204      	movs	r2, #4
 8007652:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007656:	f102 0514 	add.w	r5, r2, #20
 800765a:	429d      	cmp	r5, r3
 800765c:	d926      	bls.n	80076ac <_dtoa_r+0x2b4>
 800765e:	6041      	str	r1, [r0, #4]
 8007660:	4648      	mov	r0, r9
 8007662:	f000 fd9b 	bl	800819c <_Balloc>
 8007666:	4682      	mov	sl, r0
 8007668:	2800      	cmp	r0, #0
 800766a:	d143      	bne.n	80076f4 <_dtoa_r+0x2fc>
 800766c:	4602      	mov	r2, r0
 800766e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007672:	4b1f      	ldr	r3, [pc, #124]	@ (80076f0 <_dtoa_r+0x2f8>)
 8007674:	e6d4      	b.n	8007420 <_dtoa_r+0x28>
 8007676:	2300      	movs	r3, #0
 8007678:	e7e3      	b.n	8007642 <_dtoa_r+0x24a>
 800767a:	2300      	movs	r3, #0
 800767c:	e7d5      	b.n	800762a <_dtoa_r+0x232>
 800767e:	2401      	movs	r4, #1
 8007680:	2300      	movs	r3, #0
 8007682:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007684:	9320      	str	r3, [sp, #128]	@ 0x80
 8007686:	f04f 3bff 	mov.w	fp, #4294967295
 800768a:	2200      	movs	r2, #0
 800768c:	2312      	movs	r3, #18
 800768e:	f8cd b020 	str.w	fp, [sp, #32]
 8007692:	9221      	str	r2, [sp, #132]	@ 0x84
 8007694:	e7db      	b.n	800764e <_dtoa_r+0x256>
 8007696:	2301      	movs	r3, #1
 8007698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800769a:	e7f4      	b.n	8007686 <_dtoa_r+0x28e>
 800769c:	f04f 0b01 	mov.w	fp, #1
 80076a0:	465b      	mov	r3, fp
 80076a2:	f8cd b020 	str.w	fp, [sp, #32]
 80076a6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80076aa:	e7d0      	b.n	800764e <_dtoa_r+0x256>
 80076ac:	3101      	adds	r1, #1
 80076ae:	0052      	lsls	r2, r2, #1
 80076b0:	e7d1      	b.n	8007656 <_dtoa_r+0x25e>
 80076b2:	bf00      	nop
 80076b4:	f3af 8000 	nop.w
 80076b8:	636f4361 	.word	0x636f4361
 80076bc:	3fd287a7 	.word	0x3fd287a7
 80076c0:	8b60c8b3 	.word	0x8b60c8b3
 80076c4:	3fc68a28 	.word	0x3fc68a28
 80076c8:	509f79fb 	.word	0x509f79fb
 80076cc:	3fd34413 	.word	0x3fd34413
 80076d0:	08009ddd 	.word	0x08009ddd
 80076d4:	08009df4 	.word	0x08009df4
 80076d8:	7ff00000 	.word	0x7ff00000
 80076dc:	08009dd9 	.word	0x08009dd9
 80076e0:	08009ede 	.word	0x08009ede
 80076e4:	08009edd 	.word	0x08009edd
 80076e8:	3ff80000 	.word	0x3ff80000
 80076ec:	08009f60 	.word	0x08009f60
 80076f0:	08009e4c 	.word	0x08009e4c
 80076f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076f8:	6018      	str	r0, [r3, #0]
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	2b0e      	cmp	r3, #14
 80076fe:	f200 80a1 	bhi.w	8007844 <_dtoa_r+0x44c>
 8007702:	2c00      	cmp	r4, #0
 8007704:	f000 809e 	beq.w	8007844 <_dtoa_r+0x44c>
 8007708:	2f00      	cmp	r7, #0
 800770a:	dd33      	ble.n	8007774 <_dtoa_r+0x37c>
 800770c:	4b9c      	ldr	r3, [pc, #624]	@ (8007980 <_dtoa_r+0x588>)
 800770e:	f007 020f 	and.w	r2, r7, #15
 8007712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007716:	05f8      	lsls	r0, r7, #23
 8007718:	e9d3 3400 	ldrd	r3, r4, [r3]
 800771c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007720:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007724:	d516      	bpl.n	8007754 <_dtoa_r+0x35c>
 8007726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800772a:	4b96      	ldr	r3, [pc, #600]	@ (8007984 <_dtoa_r+0x58c>)
 800772c:	2603      	movs	r6, #3
 800772e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007732:	f7f9 f8b9 	bl	80008a8 <__aeabi_ddiv>
 8007736:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800773a:	f004 040f 	and.w	r4, r4, #15
 800773e:	4d91      	ldr	r5, [pc, #580]	@ (8007984 <_dtoa_r+0x58c>)
 8007740:	b954      	cbnz	r4, 8007758 <_dtoa_r+0x360>
 8007742:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800774a:	f7f9 f8ad 	bl	80008a8 <__aeabi_ddiv>
 800774e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007752:	e028      	b.n	80077a6 <_dtoa_r+0x3ae>
 8007754:	2602      	movs	r6, #2
 8007756:	e7f2      	b.n	800773e <_dtoa_r+0x346>
 8007758:	07e1      	lsls	r1, r4, #31
 800775a:	d508      	bpl.n	800776e <_dtoa_r+0x376>
 800775c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007760:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007764:	f7f8 ff76 	bl	8000654 <__aeabi_dmul>
 8007768:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800776c:	3601      	adds	r6, #1
 800776e:	1064      	asrs	r4, r4, #1
 8007770:	3508      	adds	r5, #8
 8007772:	e7e5      	b.n	8007740 <_dtoa_r+0x348>
 8007774:	f000 80af 	beq.w	80078d6 <_dtoa_r+0x4de>
 8007778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800777c:	427c      	negs	r4, r7
 800777e:	4b80      	ldr	r3, [pc, #512]	@ (8007980 <_dtoa_r+0x588>)
 8007780:	f004 020f 	and.w	r2, r4, #15
 8007784:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f7f8 ff62 	bl	8000654 <__aeabi_dmul>
 8007790:	2602      	movs	r6, #2
 8007792:	2300      	movs	r3, #0
 8007794:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007798:	4d7a      	ldr	r5, [pc, #488]	@ (8007984 <_dtoa_r+0x58c>)
 800779a:	1124      	asrs	r4, r4, #4
 800779c:	2c00      	cmp	r4, #0
 800779e:	f040 808f 	bne.w	80078c0 <_dtoa_r+0x4c8>
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1d3      	bne.n	800774e <_dtoa_r+0x356>
 80077a6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80077aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 8094 	beq.w	80078da <_dtoa_r+0x4e2>
 80077b2:	2200      	movs	r2, #0
 80077b4:	4620      	mov	r0, r4
 80077b6:	4629      	mov	r1, r5
 80077b8:	4b73      	ldr	r3, [pc, #460]	@ (8007988 <_dtoa_r+0x590>)
 80077ba:	f7f9 f9bd 	bl	8000b38 <__aeabi_dcmplt>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f000 808b 	beq.w	80078da <_dtoa_r+0x4e2>
 80077c4:	9b08      	ldr	r3, [sp, #32]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 8087 	beq.w	80078da <_dtoa_r+0x4e2>
 80077cc:	f1bb 0f00 	cmp.w	fp, #0
 80077d0:	dd34      	ble.n	800783c <_dtoa_r+0x444>
 80077d2:	4620      	mov	r0, r4
 80077d4:	2200      	movs	r2, #0
 80077d6:	4629      	mov	r1, r5
 80077d8:	4b6c      	ldr	r3, [pc, #432]	@ (800798c <_dtoa_r+0x594>)
 80077da:	f7f8 ff3b 	bl	8000654 <__aeabi_dmul>
 80077de:	465c      	mov	r4, fp
 80077e0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077e4:	f107 38ff 	add.w	r8, r7, #4294967295
 80077e8:	3601      	adds	r6, #1
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7f8 fec8 	bl	8000580 <__aeabi_i2d>
 80077f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077f4:	f7f8 ff2e 	bl	8000654 <__aeabi_dmul>
 80077f8:	2200      	movs	r2, #0
 80077fa:	4b65      	ldr	r3, [pc, #404]	@ (8007990 <_dtoa_r+0x598>)
 80077fc:	f7f8 fd74 	bl	80002e8 <__adddf3>
 8007800:	4605      	mov	r5, r0
 8007802:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007806:	2c00      	cmp	r4, #0
 8007808:	d16a      	bne.n	80078e0 <_dtoa_r+0x4e8>
 800780a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800780e:	2200      	movs	r2, #0
 8007810:	4b60      	ldr	r3, [pc, #384]	@ (8007994 <_dtoa_r+0x59c>)
 8007812:	f7f8 fd67 	bl	80002e4 <__aeabi_dsub>
 8007816:	4602      	mov	r2, r0
 8007818:	460b      	mov	r3, r1
 800781a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800781e:	462a      	mov	r2, r5
 8007820:	4633      	mov	r3, r6
 8007822:	f7f9 f9a7 	bl	8000b74 <__aeabi_dcmpgt>
 8007826:	2800      	cmp	r0, #0
 8007828:	f040 8298 	bne.w	8007d5c <_dtoa_r+0x964>
 800782c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007830:	462a      	mov	r2, r5
 8007832:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007836:	f7f9 f97f 	bl	8000b38 <__aeabi_dcmplt>
 800783a:	bb38      	cbnz	r0, 800788c <_dtoa_r+0x494>
 800783c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007840:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007844:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007846:	2b00      	cmp	r3, #0
 8007848:	f2c0 8157 	blt.w	8007afa <_dtoa_r+0x702>
 800784c:	2f0e      	cmp	r7, #14
 800784e:	f300 8154 	bgt.w	8007afa <_dtoa_r+0x702>
 8007852:	4b4b      	ldr	r3, [pc, #300]	@ (8007980 <_dtoa_r+0x588>)
 8007854:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007858:	e9d3 3400 	ldrd	r3, r4, [r3]
 800785c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007860:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007862:	2b00      	cmp	r3, #0
 8007864:	f280 80e5 	bge.w	8007a32 <_dtoa_r+0x63a>
 8007868:	9b08      	ldr	r3, [sp, #32]
 800786a:	2b00      	cmp	r3, #0
 800786c:	f300 80e1 	bgt.w	8007a32 <_dtoa_r+0x63a>
 8007870:	d10c      	bne.n	800788c <_dtoa_r+0x494>
 8007872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007876:	2200      	movs	r2, #0
 8007878:	4b46      	ldr	r3, [pc, #280]	@ (8007994 <_dtoa_r+0x59c>)
 800787a:	f7f8 feeb 	bl	8000654 <__aeabi_dmul>
 800787e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007882:	f7f9 f96d 	bl	8000b60 <__aeabi_dcmpge>
 8007886:	2800      	cmp	r0, #0
 8007888:	f000 8266 	beq.w	8007d58 <_dtoa_r+0x960>
 800788c:	2400      	movs	r4, #0
 800788e:	4625      	mov	r5, r4
 8007890:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007892:	4656      	mov	r6, sl
 8007894:	ea6f 0803 	mvn.w	r8, r3
 8007898:	2700      	movs	r7, #0
 800789a:	4621      	mov	r1, r4
 800789c:	4648      	mov	r0, r9
 800789e:	f000 fcbd 	bl	800821c <_Bfree>
 80078a2:	2d00      	cmp	r5, #0
 80078a4:	f000 80bd 	beq.w	8007a22 <_dtoa_r+0x62a>
 80078a8:	b12f      	cbz	r7, 80078b6 <_dtoa_r+0x4be>
 80078aa:	42af      	cmp	r7, r5
 80078ac:	d003      	beq.n	80078b6 <_dtoa_r+0x4be>
 80078ae:	4639      	mov	r1, r7
 80078b0:	4648      	mov	r0, r9
 80078b2:	f000 fcb3 	bl	800821c <_Bfree>
 80078b6:	4629      	mov	r1, r5
 80078b8:	4648      	mov	r0, r9
 80078ba:	f000 fcaf 	bl	800821c <_Bfree>
 80078be:	e0b0      	b.n	8007a22 <_dtoa_r+0x62a>
 80078c0:	07e2      	lsls	r2, r4, #31
 80078c2:	d505      	bpl.n	80078d0 <_dtoa_r+0x4d8>
 80078c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078c8:	f7f8 fec4 	bl	8000654 <__aeabi_dmul>
 80078cc:	2301      	movs	r3, #1
 80078ce:	3601      	adds	r6, #1
 80078d0:	1064      	asrs	r4, r4, #1
 80078d2:	3508      	adds	r5, #8
 80078d4:	e762      	b.n	800779c <_dtoa_r+0x3a4>
 80078d6:	2602      	movs	r6, #2
 80078d8:	e765      	b.n	80077a6 <_dtoa_r+0x3ae>
 80078da:	46b8      	mov	r8, r7
 80078dc:	9c08      	ldr	r4, [sp, #32]
 80078de:	e784      	b.n	80077ea <_dtoa_r+0x3f2>
 80078e0:	4b27      	ldr	r3, [pc, #156]	@ (8007980 <_dtoa_r+0x588>)
 80078e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078ec:	4454      	add	r4, sl
 80078ee:	2900      	cmp	r1, #0
 80078f0:	d054      	beq.n	800799c <_dtoa_r+0x5a4>
 80078f2:	2000      	movs	r0, #0
 80078f4:	4928      	ldr	r1, [pc, #160]	@ (8007998 <_dtoa_r+0x5a0>)
 80078f6:	f7f8 ffd7 	bl	80008a8 <__aeabi_ddiv>
 80078fa:	4633      	mov	r3, r6
 80078fc:	462a      	mov	r2, r5
 80078fe:	f7f8 fcf1 	bl	80002e4 <__aeabi_dsub>
 8007902:	4656      	mov	r6, sl
 8007904:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007908:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800790c:	f7f9 f952 	bl	8000bb4 <__aeabi_d2iz>
 8007910:	4605      	mov	r5, r0
 8007912:	f7f8 fe35 	bl	8000580 <__aeabi_i2d>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800791e:	f7f8 fce1 	bl	80002e4 <__aeabi_dsub>
 8007922:	4602      	mov	r2, r0
 8007924:	460b      	mov	r3, r1
 8007926:	3530      	adds	r5, #48	@ 0x30
 8007928:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800792c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007930:	f806 5b01 	strb.w	r5, [r6], #1
 8007934:	f7f9 f900 	bl	8000b38 <__aeabi_dcmplt>
 8007938:	2800      	cmp	r0, #0
 800793a:	d172      	bne.n	8007a22 <_dtoa_r+0x62a>
 800793c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007940:	2000      	movs	r0, #0
 8007942:	4911      	ldr	r1, [pc, #68]	@ (8007988 <_dtoa_r+0x590>)
 8007944:	f7f8 fcce 	bl	80002e4 <__aeabi_dsub>
 8007948:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800794c:	f7f9 f8f4 	bl	8000b38 <__aeabi_dcmplt>
 8007950:	2800      	cmp	r0, #0
 8007952:	f040 80b4 	bne.w	8007abe <_dtoa_r+0x6c6>
 8007956:	42a6      	cmp	r6, r4
 8007958:	f43f af70 	beq.w	800783c <_dtoa_r+0x444>
 800795c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007960:	2200      	movs	r2, #0
 8007962:	4b0a      	ldr	r3, [pc, #40]	@ (800798c <_dtoa_r+0x594>)
 8007964:	f7f8 fe76 	bl	8000654 <__aeabi_dmul>
 8007968:	2200      	movs	r2, #0
 800796a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800796e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007972:	4b06      	ldr	r3, [pc, #24]	@ (800798c <_dtoa_r+0x594>)
 8007974:	f7f8 fe6e 	bl	8000654 <__aeabi_dmul>
 8007978:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800797c:	e7c4      	b.n	8007908 <_dtoa_r+0x510>
 800797e:	bf00      	nop
 8007980:	08009f60 	.word	0x08009f60
 8007984:	08009f38 	.word	0x08009f38
 8007988:	3ff00000 	.word	0x3ff00000
 800798c:	40240000 	.word	0x40240000
 8007990:	401c0000 	.word	0x401c0000
 8007994:	40140000 	.word	0x40140000
 8007998:	3fe00000 	.word	0x3fe00000
 800799c:	4631      	mov	r1, r6
 800799e:	4628      	mov	r0, r5
 80079a0:	f7f8 fe58 	bl	8000654 <__aeabi_dmul>
 80079a4:	4656      	mov	r6, sl
 80079a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079aa:	9413      	str	r4, [sp, #76]	@ 0x4c
 80079ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079b0:	f7f9 f900 	bl	8000bb4 <__aeabi_d2iz>
 80079b4:	4605      	mov	r5, r0
 80079b6:	f7f8 fde3 	bl	8000580 <__aeabi_i2d>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079c2:	f7f8 fc8f 	bl	80002e4 <__aeabi_dsub>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	3530      	adds	r5, #48	@ 0x30
 80079cc:	f806 5b01 	strb.w	r5, [r6], #1
 80079d0:	42a6      	cmp	r6, r4
 80079d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80079d6:	f04f 0200 	mov.w	r2, #0
 80079da:	d124      	bne.n	8007a26 <_dtoa_r+0x62e>
 80079dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80079e0:	4bae      	ldr	r3, [pc, #696]	@ (8007c9c <_dtoa_r+0x8a4>)
 80079e2:	f7f8 fc81 	bl	80002e8 <__adddf3>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079ee:	f7f9 f8c1 	bl	8000b74 <__aeabi_dcmpgt>
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d163      	bne.n	8007abe <_dtoa_r+0x6c6>
 80079f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079fa:	2000      	movs	r0, #0
 80079fc:	49a7      	ldr	r1, [pc, #668]	@ (8007c9c <_dtoa_r+0x8a4>)
 80079fe:	f7f8 fc71 	bl	80002e4 <__aeabi_dsub>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a0a:	f7f9 f895 	bl	8000b38 <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	f43f af14 	beq.w	800783c <_dtoa_r+0x444>
 8007a14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a16:	1e73      	subs	r3, r6, #1
 8007a18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a1e:	2b30      	cmp	r3, #48	@ 0x30
 8007a20:	d0f8      	beq.n	8007a14 <_dtoa_r+0x61c>
 8007a22:	4647      	mov	r7, r8
 8007a24:	e03b      	b.n	8007a9e <_dtoa_r+0x6a6>
 8007a26:	4b9e      	ldr	r3, [pc, #632]	@ (8007ca0 <_dtoa_r+0x8a8>)
 8007a28:	f7f8 fe14 	bl	8000654 <__aeabi_dmul>
 8007a2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a30:	e7bc      	b.n	80079ac <_dtoa_r+0x5b4>
 8007a32:	4656      	mov	r6, sl
 8007a34:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	4629      	mov	r1, r5
 8007a40:	f7f8 ff32 	bl	80008a8 <__aeabi_ddiv>
 8007a44:	f7f9 f8b6 	bl	8000bb4 <__aeabi_d2iz>
 8007a48:	4680      	mov	r8, r0
 8007a4a:	f7f8 fd99 	bl	8000580 <__aeabi_i2d>
 8007a4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a52:	f7f8 fdff 	bl	8000654 <__aeabi_dmul>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	f7f8 fc41 	bl	80002e4 <__aeabi_dsub>
 8007a62:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a66:	9d08      	ldr	r5, [sp, #32]
 8007a68:	f806 4b01 	strb.w	r4, [r6], #1
 8007a6c:	eba6 040a 	sub.w	r4, r6, sl
 8007a70:	42a5      	cmp	r5, r4
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	d133      	bne.n	8007ae0 <_dtoa_r+0x6e8>
 8007a78:	f7f8 fc36 	bl	80002e8 <__adddf3>
 8007a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a80:	4604      	mov	r4, r0
 8007a82:	460d      	mov	r5, r1
 8007a84:	f7f9 f876 	bl	8000b74 <__aeabi_dcmpgt>
 8007a88:	b9c0      	cbnz	r0, 8007abc <_dtoa_r+0x6c4>
 8007a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a8e:	4620      	mov	r0, r4
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7f9 f847 	bl	8000b24 <__aeabi_dcmpeq>
 8007a96:	b110      	cbz	r0, 8007a9e <_dtoa_r+0x6a6>
 8007a98:	f018 0f01 	tst.w	r8, #1
 8007a9c:	d10e      	bne.n	8007abc <_dtoa_r+0x6c4>
 8007a9e:	4648      	mov	r0, r9
 8007aa0:	9903      	ldr	r1, [sp, #12]
 8007aa2:	f000 fbbb 	bl	800821c <_Bfree>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	7033      	strb	r3, [r6, #0]
 8007aaa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007aac:	3701      	adds	r7, #1
 8007aae:	601f      	str	r7, [r3, #0]
 8007ab0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 824b 	beq.w	8007f4e <_dtoa_r+0xb56>
 8007ab8:	601e      	str	r6, [r3, #0]
 8007aba:	e248      	b.n	8007f4e <_dtoa_r+0xb56>
 8007abc:	46b8      	mov	r8, r7
 8007abe:	4633      	mov	r3, r6
 8007ac0:	461e      	mov	r6, r3
 8007ac2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ac6:	2a39      	cmp	r2, #57	@ 0x39
 8007ac8:	d106      	bne.n	8007ad8 <_dtoa_r+0x6e0>
 8007aca:	459a      	cmp	sl, r3
 8007acc:	d1f8      	bne.n	8007ac0 <_dtoa_r+0x6c8>
 8007ace:	2230      	movs	r2, #48	@ 0x30
 8007ad0:	f108 0801 	add.w	r8, r8, #1
 8007ad4:	f88a 2000 	strb.w	r2, [sl]
 8007ad8:	781a      	ldrb	r2, [r3, #0]
 8007ada:	3201      	adds	r2, #1
 8007adc:	701a      	strb	r2, [r3, #0]
 8007ade:	e7a0      	b.n	8007a22 <_dtoa_r+0x62a>
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4b6f      	ldr	r3, [pc, #444]	@ (8007ca0 <_dtoa_r+0x8a8>)
 8007ae4:	f7f8 fdb6 	bl	8000654 <__aeabi_dmul>
 8007ae8:	2200      	movs	r2, #0
 8007aea:	2300      	movs	r3, #0
 8007aec:	4604      	mov	r4, r0
 8007aee:	460d      	mov	r5, r1
 8007af0:	f7f9 f818 	bl	8000b24 <__aeabi_dcmpeq>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d09f      	beq.n	8007a38 <_dtoa_r+0x640>
 8007af8:	e7d1      	b.n	8007a9e <_dtoa_r+0x6a6>
 8007afa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007afc:	2a00      	cmp	r2, #0
 8007afe:	f000 80ea 	beq.w	8007cd6 <_dtoa_r+0x8de>
 8007b02:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007b04:	2a01      	cmp	r2, #1
 8007b06:	f300 80cd 	bgt.w	8007ca4 <_dtoa_r+0x8ac>
 8007b0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b0c:	2a00      	cmp	r2, #0
 8007b0e:	f000 80c1 	beq.w	8007c94 <_dtoa_r+0x89c>
 8007b12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b16:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007b18:	9e04      	ldr	r6, [sp, #16]
 8007b1a:	9a04      	ldr	r2, [sp, #16]
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	441a      	add	r2, r3
 8007b20:	9204      	str	r2, [sp, #16]
 8007b22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b24:	4648      	mov	r0, r9
 8007b26:	441a      	add	r2, r3
 8007b28:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b2a:	f000 fc2b 	bl	8008384 <__i2b>
 8007b2e:	4605      	mov	r5, r0
 8007b30:	b166      	cbz	r6, 8007b4c <_dtoa_r+0x754>
 8007b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	dd09      	ble.n	8007b4c <_dtoa_r+0x754>
 8007b38:	42b3      	cmp	r3, r6
 8007b3a:	bfa8      	it	ge
 8007b3c:	4633      	movge	r3, r6
 8007b3e:	9a04      	ldr	r2, [sp, #16]
 8007b40:	1af6      	subs	r6, r6, r3
 8007b42:	1ad2      	subs	r2, r2, r3
 8007b44:	9204      	str	r2, [sp, #16]
 8007b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b48:	1ad3      	subs	r3, r2, r3
 8007b4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b4e:	b30b      	cbz	r3, 8007b94 <_dtoa_r+0x79c>
 8007b50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f000 80c6 	beq.w	8007ce4 <_dtoa_r+0x8ec>
 8007b58:	2c00      	cmp	r4, #0
 8007b5a:	f000 80c0 	beq.w	8007cde <_dtoa_r+0x8e6>
 8007b5e:	4629      	mov	r1, r5
 8007b60:	4622      	mov	r2, r4
 8007b62:	4648      	mov	r0, r9
 8007b64:	f000 fcc6 	bl	80084f4 <__pow5mult>
 8007b68:	9a03      	ldr	r2, [sp, #12]
 8007b6a:	4601      	mov	r1, r0
 8007b6c:	4605      	mov	r5, r0
 8007b6e:	4648      	mov	r0, r9
 8007b70:	f000 fc1e 	bl	80083b0 <__multiply>
 8007b74:	9903      	ldr	r1, [sp, #12]
 8007b76:	4680      	mov	r8, r0
 8007b78:	4648      	mov	r0, r9
 8007b7a:	f000 fb4f 	bl	800821c <_Bfree>
 8007b7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b80:	1b1b      	subs	r3, r3, r4
 8007b82:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b84:	f000 80b1 	beq.w	8007cea <_dtoa_r+0x8f2>
 8007b88:	4641      	mov	r1, r8
 8007b8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b8c:	4648      	mov	r0, r9
 8007b8e:	f000 fcb1 	bl	80084f4 <__pow5mult>
 8007b92:	9003      	str	r0, [sp, #12]
 8007b94:	2101      	movs	r1, #1
 8007b96:	4648      	mov	r0, r9
 8007b98:	f000 fbf4 	bl	8008384 <__i2b>
 8007b9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	f000 81d8 	beq.w	8007f56 <_dtoa_r+0xb5e>
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	4601      	mov	r1, r0
 8007baa:	4648      	mov	r0, r9
 8007bac:	f000 fca2 	bl	80084f4 <__pow5mult>
 8007bb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	f300 809f 	bgt.w	8007cf8 <_dtoa_r+0x900>
 8007bba:	9b06      	ldr	r3, [sp, #24]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f040 8097 	bne.w	8007cf0 <_dtoa_r+0x8f8>
 8007bc2:	9b07      	ldr	r3, [sp, #28]
 8007bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f040 8093 	bne.w	8007cf4 <_dtoa_r+0x8fc>
 8007bce:	9b07      	ldr	r3, [sp, #28]
 8007bd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bd4:	0d1b      	lsrs	r3, r3, #20
 8007bd6:	051b      	lsls	r3, r3, #20
 8007bd8:	b133      	cbz	r3, 8007be8 <_dtoa_r+0x7f0>
 8007bda:	9b04      	ldr	r3, [sp, #16]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	9304      	str	r3, [sp, #16]
 8007be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be2:	3301      	adds	r3, #1
 8007be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007be6:	2301      	movs	r3, #1
 8007be8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f000 81b8 	beq.w	8007f62 <_dtoa_r+0xb6a>
 8007bf2:	6923      	ldr	r3, [r4, #16]
 8007bf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bf8:	6918      	ldr	r0, [r3, #16]
 8007bfa:	f000 fb77 	bl	80082ec <__hi0bits>
 8007bfe:	f1c0 0020 	rsb	r0, r0, #32
 8007c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c04:	4418      	add	r0, r3
 8007c06:	f010 001f 	ands.w	r0, r0, #31
 8007c0a:	f000 8082 	beq.w	8007d12 <_dtoa_r+0x91a>
 8007c0e:	f1c0 0320 	rsb	r3, r0, #32
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	dd73      	ble.n	8007cfe <_dtoa_r+0x906>
 8007c16:	9b04      	ldr	r3, [sp, #16]
 8007c18:	f1c0 001c 	rsb	r0, r0, #28
 8007c1c:	4403      	add	r3, r0
 8007c1e:	9304      	str	r3, [sp, #16]
 8007c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c22:	4406      	add	r6, r0
 8007c24:	4403      	add	r3, r0
 8007c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c28:	9b04      	ldr	r3, [sp, #16]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dd05      	ble.n	8007c3a <_dtoa_r+0x842>
 8007c2e:	461a      	mov	r2, r3
 8007c30:	4648      	mov	r0, r9
 8007c32:	9903      	ldr	r1, [sp, #12]
 8007c34:	f000 fcb8 	bl	80085a8 <__lshift>
 8007c38:	9003      	str	r0, [sp, #12]
 8007c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	dd05      	ble.n	8007c4c <_dtoa_r+0x854>
 8007c40:	4621      	mov	r1, r4
 8007c42:	461a      	mov	r2, r3
 8007c44:	4648      	mov	r0, r9
 8007c46:	f000 fcaf 	bl	80085a8 <__lshift>
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d061      	beq.n	8007d16 <_dtoa_r+0x91e>
 8007c52:	4621      	mov	r1, r4
 8007c54:	9803      	ldr	r0, [sp, #12]
 8007c56:	f000 fd13 	bl	8008680 <__mcmp>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	da5b      	bge.n	8007d16 <_dtoa_r+0x91e>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	220a      	movs	r2, #10
 8007c62:	4648      	mov	r0, r9
 8007c64:	9903      	ldr	r1, [sp, #12]
 8007c66:	f000 fafb 	bl	8008260 <__multadd>
 8007c6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c6c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c70:	9003      	str	r0, [sp, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 8177 	beq.w	8007f66 <_dtoa_r+0xb6e>
 8007c78:	4629      	mov	r1, r5
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	220a      	movs	r2, #10
 8007c7e:	4648      	mov	r0, r9
 8007c80:	f000 faee 	bl	8008260 <__multadd>
 8007c84:	f1bb 0f00 	cmp.w	fp, #0
 8007c88:	4605      	mov	r5, r0
 8007c8a:	dc6f      	bgt.n	8007d6c <_dtoa_r+0x974>
 8007c8c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	dc49      	bgt.n	8007d26 <_dtoa_r+0x92e>
 8007c92:	e06b      	b.n	8007d6c <_dtoa_r+0x974>
 8007c94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c9a:	e73c      	b.n	8007b16 <_dtoa_r+0x71e>
 8007c9c:	3fe00000 	.word	0x3fe00000
 8007ca0:	40240000 	.word	0x40240000
 8007ca4:	9b08      	ldr	r3, [sp, #32]
 8007ca6:	1e5c      	subs	r4, r3, #1
 8007ca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007caa:	42a3      	cmp	r3, r4
 8007cac:	db09      	blt.n	8007cc2 <_dtoa_r+0x8ca>
 8007cae:	1b1c      	subs	r4, r3, r4
 8007cb0:	9b08      	ldr	r3, [sp, #32]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f6bf af30 	bge.w	8007b18 <_dtoa_r+0x720>
 8007cb8:	9b04      	ldr	r3, [sp, #16]
 8007cba:	9a08      	ldr	r2, [sp, #32]
 8007cbc:	1a9e      	subs	r6, r3, r2
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e72b      	b.n	8007b1a <_dtoa_r+0x722>
 8007cc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cc6:	1ae3      	subs	r3, r4, r3
 8007cc8:	441a      	add	r2, r3
 8007cca:	940a      	str	r4, [sp, #40]	@ 0x28
 8007ccc:	9e04      	ldr	r6, [sp, #16]
 8007cce:	2400      	movs	r4, #0
 8007cd0:	9b08      	ldr	r3, [sp, #32]
 8007cd2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cd4:	e721      	b.n	8007b1a <_dtoa_r+0x722>
 8007cd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cd8:	9e04      	ldr	r6, [sp, #16]
 8007cda:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007cdc:	e728      	b.n	8007b30 <_dtoa_r+0x738>
 8007cde:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007ce2:	e751      	b.n	8007b88 <_dtoa_r+0x790>
 8007ce4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ce6:	9903      	ldr	r1, [sp, #12]
 8007ce8:	e750      	b.n	8007b8c <_dtoa_r+0x794>
 8007cea:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cee:	e751      	b.n	8007b94 <_dtoa_r+0x79c>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	e779      	b.n	8007be8 <_dtoa_r+0x7f0>
 8007cf4:	9b06      	ldr	r3, [sp, #24]
 8007cf6:	e777      	b.n	8007be8 <_dtoa_r+0x7f0>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cfc:	e779      	b.n	8007bf2 <_dtoa_r+0x7fa>
 8007cfe:	d093      	beq.n	8007c28 <_dtoa_r+0x830>
 8007d00:	9a04      	ldr	r2, [sp, #16]
 8007d02:	331c      	adds	r3, #28
 8007d04:	441a      	add	r2, r3
 8007d06:	9204      	str	r2, [sp, #16]
 8007d08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d0a:	441e      	add	r6, r3
 8007d0c:	441a      	add	r2, r3
 8007d0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d10:	e78a      	b.n	8007c28 <_dtoa_r+0x830>
 8007d12:	4603      	mov	r3, r0
 8007d14:	e7f4      	b.n	8007d00 <_dtoa_r+0x908>
 8007d16:	9b08      	ldr	r3, [sp, #32]
 8007d18:	46b8      	mov	r8, r7
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	dc20      	bgt.n	8007d60 <_dtoa_r+0x968>
 8007d1e:	469b      	mov	fp, r3
 8007d20:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	dd1e      	ble.n	8007d64 <_dtoa_r+0x96c>
 8007d26:	f1bb 0f00 	cmp.w	fp, #0
 8007d2a:	f47f adb1 	bne.w	8007890 <_dtoa_r+0x498>
 8007d2e:	4621      	mov	r1, r4
 8007d30:	465b      	mov	r3, fp
 8007d32:	2205      	movs	r2, #5
 8007d34:	4648      	mov	r0, r9
 8007d36:	f000 fa93 	bl	8008260 <__multadd>
 8007d3a:	4601      	mov	r1, r0
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	9803      	ldr	r0, [sp, #12]
 8007d40:	f000 fc9e 	bl	8008680 <__mcmp>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	f77f ada3 	ble.w	8007890 <_dtoa_r+0x498>
 8007d4a:	4656      	mov	r6, sl
 8007d4c:	2331      	movs	r3, #49	@ 0x31
 8007d4e:	f108 0801 	add.w	r8, r8, #1
 8007d52:	f806 3b01 	strb.w	r3, [r6], #1
 8007d56:	e59f      	b.n	8007898 <_dtoa_r+0x4a0>
 8007d58:	46b8      	mov	r8, r7
 8007d5a:	9c08      	ldr	r4, [sp, #32]
 8007d5c:	4625      	mov	r5, r4
 8007d5e:	e7f4      	b.n	8007d4a <_dtoa_r+0x952>
 8007d60:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007d64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 8101 	beq.w	8007f6e <_dtoa_r+0xb76>
 8007d6c:	2e00      	cmp	r6, #0
 8007d6e:	dd05      	ble.n	8007d7c <_dtoa_r+0x984>
 8007d70:	4629      	mov	r1, r5
 8007d72:	4632      	mov	r2, r6
 8007d74:	4648      	mov	r0, r9
 8007d76:	f000 fc17 	bl	80085a8 <__lshift>
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d05c      	beq.n	8007e3c <_dtoa_r+0xa44>
 8007d82:	4648      	mov	r0, r9
 8007d84:	6869      	ldr	r1, [r5, #4]
 8007d86:	f000 fa09 	bl	800819c <_Balloc>
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	b928      	cbnz	r0, 8007d9a <_dtoa_r+0x9a2>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d94:	4b80      	ldr	r3, [pc, #512]	@ (8007f98 <_dtoa_r+0xba0>)
 8007d96:	f7ff bb43 	b.w	8007420 <_dtoa_r+0x28>
 8007d9a:	692a      	ldr	r2, [r5, #16]
 8007d9c:	f105 010c 	add.w	r1, r5, #12
 8007da0:	3202      	adds	r2, #2
 8007da2:	0092      	lsls	r2, r2, #2
 8007da4:	300c      	adds	r0, #12
 8007da6:	f001 fb29 	bl	80093fc <memcpy>
 8007daa:	2201      	movs	r2, #1
 8007dac:	4631      	mov	r1, r6
 8007dae:	4648      	mov	r0, r9
 8007db0:	f000 fbfa 	bl	80085a8 <__lshift>
 8007db4:	462f      	mov	r7, r5
 8007db6:	4605      	mov	r5, r0
 8007db8:	f10a 0301 	add.w	r3, sl, #1
 8007dbc:	9304      	str	r3, [sp, #16]
 8007dbe:	eb0a 030b 	add.w	r3, sl, fp
 8007dc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dc4:	9b06      	ldr	r3, [sp, #24]
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dcc:	9b04      	ldr	r3, [sp, #16]
 8007dce:	4621      	mov	r1, r4
 8007dd0:	9803      	ldr	r0, [sp, #12]
 8007dd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8007dd6:	f7ff fa84 	bl	80072e2 <quorem>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	4639      	mov	r1, r7
 8007dde:	3330      	adds	r3, #48	@ 0x30
 8007de0:	9006      	str	r0, [sp, #24]
 8007de2:	9803      	ldr	r0, [sp, #12]
 8007de4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007de6:	f000 fc4b 	bl	8008680 <__mcmp>
 8007dea:	462a      	mov	r2, r5
 8007dec:	9008      	str	r0, [sp, #32]
 8007dee:	4621      	mov	r1, r4
 8007df0:	4648      	mov	r0, r9
 8007df2:	f000 fc61 	bl	80086b8 <__mdiff>
 8007df6:	68c2      	ldr	r2, [r0, #12]
 8007df8:	4606      	mov	r6, r0
 8007dfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dfc:	bb02      	cbnz	r2, 8007e40 <_dtoa_r+0xa48>
 8007dfe:	4601      	mov	r1, r0
 8007e00:	9803      	ldr	r0, [sp, #12]
 8007e02:	f000 fc3d 	bl	8008680 <__mcmp>
 8007e06:	4602      	mov	r2, r0
 8007e08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4648      	mov	r0, r9
 8007e0e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007e12:	f000 fa03 	bl	800821c <_Bfree>
 8007e16:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e1a:	9e04      	ldr	r6, [sp, #16]
 8007e1c:	ea42 0103 	orr.w	r1, r2, r3
 8007e20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e22:	4319      	orrs	r1, r3
 8007e24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e26:	d10d      	bne.n	8007e44 <_dtoa_r+0xa4c>
 8007e28:	2b39      	cmp	r3, #57	@ 0x39
 8007e2a:	d027      	beq.n	8007e7c <_dtoa_r+0xa84>
 8007e2c:	9a08      	ldr	r2, [sp, #32]
 8007e2e:	2a00      	cmp	r2, #0
 8007e30:	dd01      	ble.n	8007e36 <_dtoa_r+0xa3e>
 8007e32:	9b06      	ldr	r3, [sp, #24]
 8007e34:	3331      	adds	r3, #49	@ 0x31
 8007e36:	f88b 3000 	strb.w	r3, [fp]
 8007e3a:	e52e      	b.n	800789a <_dtoa_r+0x4a2>
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	e7b9      	b.n	8007db4 <_dtoa_r+0x9bc>
 8007e40:	2201      	movs	r2, #1
 8007e42:	e7e2      	b.n	8007e0a <_dtoa_r+0xa12>
 8007e44:	9908      	ldr	r1, [sp, #32]
 8007e46:	2900      	cmp	r1, #0
 8007e48:	db04      	blt.n	8007e54 <_dtoa_r+0xa5c>
 8007e4a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007e4c:	4301      	orrs	r1, r0
 8007e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e50:	4301      	orrs	r1, r0
 8007e52:	d120      	bne.n	8007e96 <_dtoa_r+0xa9e>
 8007e54:	2a00      	cmp	r2, #0
 8007e56:	ddee      	ble.n	8007e36 <_dtoa_r+0xa3e>
 8007e58:	2201      	movs	r2, #1
 8007e5a:	9903      	ldr	r1, [sp, #12]
 8007e5c:	4648      	mov	r0, r9
 8007e5e:	9304      	str	r3, [sp, #16]
 8007e60:	f000 fba2 	bl	80085a8 <__lshift>
 8007e64:	4621      	mov	r1, r4
 8007e66:	9003      	str	r0, [sp, #12]
 8007e68:	f000 fc0a 	bl	8008680 <__mcmp>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	9b04      	ldr	r3, [sp, #16]
 8007e70:	dc02      	bgt.n	8007e78 <_dtoa_r+0xa80>
 8007e72:	d1e0      	bne.n	8007e36 <_dtoa_r+0xa3e>
 8007e74:	07da      	lsls	r2, r3, #31
 8007e76:	d5de      	bpl.n	8007e36 <_dtoa_r+0xa3e>
 8007e78:	2b39      	cmp	r3, #57	@ 0x39
 8007e7a:	d1da      	bne.n	8007e32 <_dtoa_r+0xa3a>
 8007e7c:	2339      	movs	r3, #57	@ 0x39
 8007e7e:	f88b 3000 	strb.w	r3, [fp]
 8007e82:	4633      	mov	r3, r6
 8007e84:	461e      	mov	r6, r3
 8007e86:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	2a39      	cmp	r2, #57	@ 0x39
 8007e8e:	d04e      	beq.n	8007f2e <_dtoa_r+0xb36>
 8007e90:	3201      	adds	r2, #1
 8007e92:	701a      	strb	r2, [r3, #0]
 8007e94:	e501      	b.n	800789a <_dtoa_r+0x4a2>
 8007e96:	2a00      	cmp	r2, #0
 8007e98:	dd03      	ble.n	8007ea2 <_dtoa_r+0xaaa>
 8007e9a:	2b39      	cmp	r3, #57	@ 0x39
 8007e9c:	d0ee      	beq.n	8007e7c <_dtoa_r+0xa84>
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	e7c9      	b.n	8007e36 <_dtoa_r+0xa3e>
 8007ea2:	9a04      	ldr	r2, [sp, #16]
 8007ea4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ea6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007eaa:	428a      	cmp	r2, r1
 8007eac:	d028      	beq.n	8007f00 <_dtoa_r+0xb08>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	220a      	movs	r2, #10
 8007eb2:	9903      	ldr	r1, [sp, #12]
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	f000 f9d3 	bl	8008260 <__multadd>
 8007eba:	42af      	cmp	r7, r5
 8007ebc:	9003      	str	r0, [sp, #12]
 8007ebe:	f04f 0300 	mov.w	r3, #0
 8007ec2:	f04f 020a 	mov.w	r2, #10
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	4648      	mov	r0, r9
 8007eca:	d107      	bne.n	8007edc <_dtoa_r+0xae4>
 8007ecc:	f000 f9c8 	bl	8008260 <__multadd>
 8007ed0:	4607      	mov	r7, r0
 8007ed2:	4605      	mov	r5, r0
 8007ed4:	9b04      	ldr	r3, [sp, #16]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	9304      	str	r3, [sp, #16]
 8007eda:	e777      	b.n	8007dcc <_dtoa_r+0x9d4>
 8007edc:	f000 f9c0 	bl	8008260 <__multadd>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	220a      	movs	r2, #10
 8007ee8:	4648      	mov	r0, r9
 8007eea:	f000 f9b9 	bl	8008260 <__multadd>
 8007eee:	4605      	mov	r5, r0
 8007ef0:	e7f0      	b.n	8007ed4 <_dtoa_r+0xadc>
 8007ef2:	f1bb 0f00 	cmp.w	fp, #0
 8007ef6:	bfcc      	ite	gt
 8007ef8:	465e      	movgt	r6, fp
 8007efa:	2601      	movle	r6, #1
 8007efc:	2700      	movs	r7, #0
 8007efe:	4456      	add	r6, sl
 8007f00:	2201      	movs	r2, #1
 8007f02:	9903      	ldr	r1, [sp, #12]
 8007f04:	4648      	mov	r0, r9
 8007f06:	9304      	str	r3, [sp, #16]
 8007f08:	f000 fb4e 	bl	80085a8 <__lshift>
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	9003      	str	r0, [sp, #12]
 8007f10:	f000 fbb6 	bl	8008680 <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	dcb4      	bgt.n	8007e82 <_dtoa_r+0xa8a>
 8007f18:	d102      	bne.n	8007f20 <_dtoa_r+0xb28>
 8007f1a:	9b04      	ldr	r3, [sp, #16]
 8007f1c:	07db      	lsls	r3, r3, #31
 8007f1e:	d4b0      	bmi.n	8007e82 <_dtoa_r+0xa8a>
 8007f20:	4633      	mov	r3, r6
 8007f22:	461e      	mov	r6, r3
 8007f24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f28:	2a30      	cmp	r2, #48	@ 0x30
 8007f2a:	d0fa      	beq.n	8007f22 <_dtoa_r+0xb2a>
 8007f2c:	e4b5      	b.n	800789a <_dtoa_r+0x4a2>
 8007f2e:	459a      	cmp	sl, r3
 8007f30:	d1a8      	bne.n	8007e84 <_dtoa_r+0xa8c>
 8007f32:	2331      	movs	r3, #49	@ 0x31
 8007f34:	f108 0801 	add.w	r8, r8, #1
 8007f38:	f88a 3000 	strb.w	r3, [sl]
 8007f3c:	e4ad      	b.n	800789a <_dtoa_r+0x4a2>
 8007f3e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f9c <_dtoa_r+0xba4>
 8007f44:	b11b      	cbz	r3, 8007f4e <_dtoa_r+0xb56>
 8007f46:	f10a 0308 	add.w	r3, sl, #8
 8007f4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007f4c:	6013      	str	r3, [r2, #0]
 8007f4e:	4650      	mov	r0, sl
 8007f50:	b017      	add	sp, #92	@ 0x5c
 8007f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	f77f ae2e 	ble.w	8007bba <_dtoa_r+0x7c2>
 8007f5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f62:	2001      	movs	r0, #1
 8007f64:	e64d      	b.n	8007c02 <_dtoa_r+0x80a>
 8007f66:	f1bb 0f00 	cmp.w	fp, #0
 8007f6a:	f77f aed9 	ble.w	8007d20 <_dtoa_r+0x928>
 8007f6e:	4656      	mov	r6, sl
 8007f70:	4621      	mov	r1, r4
 8007f72:	9803      	ldr	r0, [sp, #12]
 8007f74:	f7ff f9b5 	bl	80072e2 <quorem>
 8007f78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f7c:	f806 3b01 	strb.w	r3, [r6], #1
 8007f80:	eba6 020a 	sub.w	r2, r6, sl
 8007f84:	4593      	cmp	fp, r2
 8007f86:	ddb4      	ble.n	8007ef2 <_dtoa_r+0xafa>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	220a      	movs	r2, #10
 8007f8c:	4648      	mov	r0, r9
 8007f8e:	9903      	ldr	r1, [sp, #12]
 8007f90:	f000 f966 	bl	8008260 <__multadd>
 8007f94:	9003      	str	r0, [sp, #12]
 8007f96:	e7eb      	b.n	8007f70 <_dtoa_r+0xb78>
 8007f98:	08009e4c 	.word	0x08009e4c
 8007f9c:	08009dd0 	.word	0x08009dd0

08007fa0 <_free_r>:
 8007fa0:	b538      	push	{r3, r4, r5, lr}
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	2900      	cmp	r1, #0
 8007fa6:	d040      	beq.n	800802a <_free_r+0x8a>
 8007fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fac:	1f0c      	subs	r4, r1, #4
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	bfb8      	it	lt
 8007fb2:	18e4      	addlt	r4, r4, r3
 8007fb4:	f000 f8e6 	bl	8008184 <__malloc_lock>
 8007fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800802c <_free_r+0x8c>)
 8007fba:	6813      	ldr	r3, [r2, #0]
 8007fbc:	b933      	cbnz	r3, 8007fcc <_free_r+0x2c>
 8007fbe:	6063      	str	r3, [r4, #4]
 8007fc0:	6014      	str	r4, [r2, #0]
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fc8:	f000 b8e2 	b.w	8008190 <__malloc_unlock>
 8007fcc:	42a3      	cmp	r3, r4
 8007fce:	d908      	bls.n	8007fe2 <_free_r+0x42>
 8007fd0:	6820      	ldr	r0, [r4, #0]
 8007fd2:	1821      	adds	r1, r4, r0
 8007fd4:	428b      	cmp	r3, r1
 8007fd6:	bf01      	itttt	eq
 8007fd8:	6819      	ldreq	r1, [r3, #0]
 8007fda:	685b      	ldreq	r3, [r3, #4]
 8007fdc:	1809      	addeq	r1, r1, r0
 8007fde:	6021      	streq	r1, [r4, #0]
 8007fe0:	e7ed      	b.n	8007fbe <_free_r+0x1e>
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	b10b      	cbz	r3, 8007fec <_free_r+0x4c>
 8007fe8:	42a3      	cmp	r3, r4
 8007fea:	d9fa      	bls.n	8007fe2 <_free_r+0x42>
 8007fec:	6811      	ldr	r1, [r2, #0]
 8007fee:	1850      	adds	r0, r2, r1
 8007ff0:	42a0      	cmp	r0, r4
 8007ff2:	d10b      	bne.n	800800c <_free_r+0x6c>
 8007ff4:	6820      	ldr	r0, [r4, #0]
 8007ff6:	4401      	add	r1, r0
 8007ff8:	1850      	adds	r0, r2, r1
 8007ffa:	4283      	cmp	r3, r0
 8007ffc:	6011      	str	r1, [r2, #0]
 8007ffe:	d1e0      	bne.n	8007fc2 <_free_r+0x22>
 8008000:	6818      	ldr	r0, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	4408      	add	r0, r1
 8008006:	6010      	str	r0, [r2, #0]
 8008008:	6053      	str	r3, [r2, #4]
 800800a:	e7da      	b.n	8007fc2 <_free_r+0x22>
 800800c:	d902      	bls.n	8008014 <_free_r+0x74>
 800800e:	230c      	movs	r3, #12
 8008010:	602b      	str	r3, [r5, #0]
 8008012:	e7d6      	b.n	8007fc2 <_free_r+0x22>
 8008014:	6820      	ldr	r0, [r4, #0]
 8008016:	1821      	adds	r1, r4, r0
 8008018:	428b      	cmp	r3, r1
 800801a:	bf01      	itttt	eq
 800801c:	6819      	ldreq	r1, [r3, #0]
 800801e:	685b      	ldreq	r3, [r3, #4]
 8008020:	1809      	addeq	r1, r1, r0
 8008022:	6021      	streq	r1, [r4, #0]
 8008024:	6063      	str	r3, [r4, #4]
 8008026:	6054      	str	r4, [r2, #4]
 8008028:	e7cb      	b.n	8007fc2 <_free_r+0x22>
 800802a:	bd38      	pop	{r3, r4, r5, pc}
 800802c:	20000538 	.word	0x20000538

08008030 <malloc>:
 8008030:	4b02      	ldr	r3, [pc, #8]	@ (800803c <malloc+0xc>)
 8008032:	4601      	mov	r1, r0
 8008034:	6818      	ldr	r0, [r3, #0]
 8008036:	f000 b825 	b.w	8008084 <_malloc_r>
 800803a:	bf00      	nop
 800803c:	20000020 	.word	0x20000020

08008040 <sbrk_aligned>:
 8008040:	b570      	push	{r4, r5, r6, lr}
 8008042:	4e0f      	ldr	r6, [pc, #60]	@ (8008080 <sbrk_aligned+0x40>)
 8008044:	460c      	mov	r4, r1
 8008046:	6831      	ldr	r1, [r6, #0]
 8008048:	4605      	mov	r5, r0
 800804a:	b911      	cbnz	r1, 8008052 <sbrk_aligned+0x12>
 800804c:	f001 f9c6 	bl	80093dc <_sbrk_r>
 8008050:	6030      	str	r0, [r6, #0]
 8008052:	4621      	mov	r1, r4
 8008054:	4628      	mov	r0, r5
 8008056:	f001 f9c1 	bl	80093dc <_sbrk_r>
 800805a:	1c43      	adds	r3, r0, #1
 800805c:	d103      	bne.n	8008066 <sbrk_aligned+0x26>
 800805e:	f04f 34ff 	mov.w	r4, #4294967295
 8008062:	4620      	mov	r0, r4
 8008064:	bd70      	pop	{r4, r5, r6, pc}
 8008066:	1cc4      	adds	r4, r0, #3
 8008068:	f024 0403 	bic.w	r4, r4, #3
 800806c:	42a0      	cmp	r0, r4
 800806e:	d0f8      	beq.n	8008062 <sbrk_aligned+0x22>
 8008070:	1a21      	subs	r1, r4, r0
 8008072:	4628      	mov	r0, r5
 8008074:	f001 f9b2 	bl	80093dc <_sbrk_r>
 8008078:	3001      	adds	r0, #1
 800807a:	d1f2      	bne.n	8008062 <sbrk_aligned+0x22>
 800807c:	e7ef      	b.n	800805e <sbrk_aligned+0x1e>
 800807e:	bf00      	nop
 8008080:	20000534 	.word	0x20000534

08008084 <_malloc_r>:
 8008084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008088:	1ccd      	adds	r5, r1, #3
 800808a:	f025 0503 	bic.w	r5, r5, #3
 800808e:	3508      	adds	r5, #8
 8008090:	2d0c      	cmp	r5, #12
 8008092:	bf38      	it	cc
 8008094:	250c      	movcc	r5, #12
 8008096:	2d00      	cmp	r5, #0
 8008098:	4606      	mov	r6, r0
 800809a:	db01      	blt.n	80080a0 <_malloc_r+0x1c>
 800809c:	42a9      	cmp	r1, r5
 800809e:	d904      	bls.n	80080aa <_malloc_r+0x26>
 80080a0:	230c      	movs	r3, #12
 80080a2:	6033      	str	r3, [r6, #0]
 80080a4:	2000      	movs	r0, #0
 80080a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008180 <_malloc_r+0xfc>
 80080ae:	f000 f869 	bl	8008184 <__malloc_lock>
 80080b2:	f8d8 3000 	ldr.w	r3, [r8]
 80080b6:	461c      	mov	r4, r3
 80080b8:	bb44      	cbnz	r4, 800810c <_malloc_r+0x88>
 80080ba:	4629      	mov	r1, r5
 80080bc:	4630      	mov	r0, r6
 80080be:	f7ff ffbf 	bl	8008040 <sbrk_aligned>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	4604      	mov	r4, r0
 80080c6:	d158      	bne.n	800817a <_malloc_r+0xf6>
 80080c8:	f8d8 4000 	ldr.w	r4, [r8]
 80080cc:	4627      	mov	r7, r4
 80080ce:	2f00      	cmp	r7, #0
 80080d0:	d143      	bne.n	800815a <_malloc_r+0xd6>
 80080d2:	2c00      	cmp	r4, #0
 80080d4:	d04b      	beq.n	800816e <_malloc_r+0xea>
 80080d6:	6823      	ldr	r3, [r4, #0]
 80080d8:	4639      	mov	r1, r7
 80080da:	4630      	mov	r0, r6
 80080dc:	eb04 0903 	add.w	r9, r4, r3
 80080e0:	f001 f97c 	bl	80093dc <_sbrk_r>
 80080e4:	4581      	cmp	r9, r0
 80080e6:	d142      	bne.n	800816e <_malloc_r+0xea>
 80080e8:	6821      	ldr	r1, [r4, #0]
 80080ea:	4630      	mov	r0, r6
 80080ec:	1a6d      	subs	r5, r5, r1
 80080ee:	4629      	mov	r1, r5
 80080f0:	f7ff ffa6 	bl	8008040 <sbrk_aligned>
 80080f4:	3001      	adds	r0, #1
 80080f6:	d03a      	beq.n	800816e <_malloc_r+0xea>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	442b      	add	r3, r5
 80080fc:	6023      	str	r3, [r4, #0]
 80080fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	bb62      	cbnz	r2, 8008160 <_malloc_r+0xdc>
 8008106:	f8c8 7000 	str.w	r7, [r8]
 800810a:	e00f      	b.n	800812c <_malloc_r+0xa8>
 800810c:	6822      	ldr	r2, [r4, #0]
 800810e:	1b52      	subs	r2, r2, r5
 8008110:	d420      	bmi.n	8008154 <_malloc_r+0xd0>
 8008112:	2a0b      	cmp	r2, #11
 8008114:	d917      	bls.n	8008146 <_malloc_r+0xc2>
 8008116:	1961      	adds	r1, r4, r5
 8008118:	42a3      	cmp	r3, r4
 800811a:	6025      	str	r5, [r4, #0]
 800811c:	bf18      	it	ne
 800811e:	6059      	strne	r1, [r3, #4]
 8008120:	6863      	ldr	r3, [r4, #4]
 8008122:	bf08      	it	eq
 8008124:	f8c8 1000 	streq.w	r1, [r8]
 8008128:	5162      	str	r2, [r4, r5]
 800812a:	604b      	str	r3, [r1, #4]
 800812c:	4630      	mov	r0, r6
 800812e:	f000 f82f 	bl	8008190 <__malloc_unlock>
 8008132:	f104 000b 	add.w	r0, r4, #11
 8008136:	1d23      	adds	r3, r4, #4
 8008138:	f020 0007 	bic.w	r0, r0, #7
 800813c:	1ac2      	subs	r2, r0, r3
 800813e:	bf1c      	itt	ne
 8008140:	1a1b      	subne	r3, r3, r0
 8008142:	50a3      	strne	r3, [r4, r2]
 8008144:	e7af      	b.n	80080a6 <_malloc_r+0x22>
 8008146:	6862      	ldr	r2, [r4, #4]
 8008148:	42a3      	cmp	r3, r4
 800814a:	bf0c      	ite	eq
 800814c:	f8c8 2000 	streq.w	r2, [r8]
 8008150:	605a      	strne	r2, [r3, #4]
 8008152:	e7eb      	b.n	800812c <_malloc_r+0xa8>
 8008154:	4623      	mov	r3, r4
 8008156:	6864      	ldr	r4, [r4, #4]
 8008158:	e7ae      	b.n	80080b8 <_malloc_r+0x34>
 800815a:	463c      	mov	r4, r7
 800815c:	687f      	ldr	r7, [r7, #4]
 800815e:	e7b6      	b.n	80080ce <_malloc_r+0x4a>
 8008160:	461a      	mov	r2, r3
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	42a3      	cmp	r3, r4
 8008166:	d1fb      	bne.n	8008160 <_malloc_r+0xdc>
 8008168:	2300      	movs	r3, #0
 800816a:	6053      	str	r3, [r2, #4]
 800816c:	e7de      	b.n	800812c <_malloc_r+0xa8>
 800816e:	230c      	movs	r3, #12
 8008170:	4630      	mov	r0, r6
 8008172:	6033      	str	r3, [r6, #0]
 8008174:	f000 f80c 	bl	8008190 <__malloc_unlock>
 8008178:	e794      	b.n	80080a4 <_malloc_r+0x20>
 800817a:	6005      	str	r5, [r0, #0]
 800817c:	e7d6      	b.n	800812c <_malloc_r+0xa8>
 800817e:	bf00      	nop
 8008180:	20000538 	.word	0x20000538

08008184 <__malloc_lock>:
 8008184:	4801      	ldr	r0, [pc, #4]	@ (800818c <__malloc_lock+0x8>)
 8008186:	f7ff b89c 	b.w	80072c2 <__retarget_lock_acquire_recursive>
 800818a:	bf00      	nop
 800818c:	20000530 	.word	0x20000530

08008190 <__malloc_unlock>:
 8008190:	4801      	ldr	r0, [pc, #4]	@ (8008198 <__malloc_unlock+0x8>)
 8008192:	f7ff b897 	b.w	80072c4 <__retarget_lock_release_recursive>
 8008196:	bf00      	nop
 8008198:	20000530 	.word	0x20000530

0800819c <_Balloc>:
 800819c:	b570      	push	{r4, r5, r6, lr}
 800819e:	69c6      	ldr	r6, [r0, #28]
 80081a0:	4604      	mov	r4, r0
 80081a2:	460d      	mov	r5, r1
 80081a4:	b976      	cbnz	r6, 80081c4 <_Balloc+0x28>
 80081a6:	2010      	movs	r0, #16
 80081a8:	f7ff ff42 	bl	8008030 <malloc>
 80081ac:	4602      	mov	r2, r0
 80081ae:	61e0      	str	r0, [r4, #28]
 80081b0:	b920      	cbnz	r0, 80081bc <_Balloc+0x20>
 80081b2:	216b      	movs	r1, #107	@ 0x6b
 80081b4:	4b17      	ldr	r3, [pc, #92]	@ (8008214 <_Balloc+0x78>)
 80081b6:	4818      	ldr	r0, [pc, #96]	@ (8008218 <_Balloc+0x7c>)
 80081b8:	f001 f92e 	bl	8009418 <__assert_func>
 80081bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081c0:	6006      	str	r6, [r0, #0]
 80081c2:	60c6      	str	r6, [r0, #12]
 80081c4:	69e6      	ldr	r6, [r4, #28]
 80081c6:	68f3      	ldr	r3, [r6, #12]
 80081c8:	b183      	cbz	r3, 80081ec <_Balloc+0x50>
 80081ca:	69e3      	ldr	r3, [r4, #28]
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081d2:	b9b8      	cbnz	r0, 8008204 <_Balloc+0x68>
 80081d4:	2101      	movs	r1, #1
 80081d6:	fa01 f605 	lsl.w	r6, r1, r5
 80081da:	1d72      	adds	r2, r6, #5
 80081dc:	4620      	mov	r0, r4
 80081de:	0092      	lsls	r2, r2, #2
 80081e0:	f001 f938 	bl	8009454 <_calloc_r>
 80081e4:	b160      	cbz	r0, 8008200 <_Balloc+0x64>
 80081e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081ea:	e00e      	b.n	800820a <_Balloc+0x6e>
 80081ec:	2221      	movs	r2, #33	@ 0x21
 80081ee:	2104      	movs	r1, #4
 80081f0:	4620      	mov	r0, r4
 80081f2:	f001 f92f 	bl	8009454 <_calloc_r>
 80081f6:	69e3      	ldr	r3, [r4, #28]
 80081f8:	60f0      	str	r0, [r6, #12]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e4      	bne.n	80081ca <_Balloc+0x2e>
 8008200:	2000      	movs	r0, #0
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	6802      	ldr	r2, [r0, #0]
 8008206:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800820a:	2300      	movs	r3, #0
 800820c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008210:	e7f7      	b.n	8008202 <_Balloc+0x66>
 8008212:	bf00      	nop
 8008214:	08009ddd 	.word	0x08009ddd
 8008218:	08009e5d 	.word	0x08009e5d

0800821c <_Bfree>:
 800821c:	b570      	push	{r4, r5, r6, lr}
 800821e:	69c6      	ldr	r6, [r0, #28]
 8008220:	4605      	mov	r5, r0
 8008222:	460c      	mov	r4, r1
 8008224:	b976      	cbnz	r6, 8008244 <_Bfree+0x28>
 8008226:	2010      	movs	r0, #16
 8008228:	f7ff ff02 	bl	8008030 <malloc>
 800822c:	4602      	mov	r2, r0
 800822e:	61e8      	str	r0, [r5, #28]
 8008230:	b920      	cbnz	r0, 800823c <_Bfree+0x20>
 8008232:	218f      	movs	r1, #143	@ 0x8f
 8008234:	4b08      	ldr	r3, [pc, #32]	@ (8008258 <_Bfree+0x3c>)
 8008236:	4809      	ldr	r0, [pc, #36]	@ (800825c <_Bfree+0x40>)
 8008238:	f001 f8ee 	bl	8009418 <__assert_func>
 800823c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008240:	6006      	str	r6, [r0, #0]
 8008242:	60c6      	str	r6, [r0, #12]
 8008244:	b13c      	cbz	r4, 8008256 <_Bfree+0x3a>
 8008246:	69eb      	ldr	r3, [r5, #28]
 8008248:	6862      	ldr	r2, [r4, #4]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008250:	6021      	str	r1, [r4, #0]
 8008252:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008256:	bd70      	pop	{r4, r5, r6, pc}
 8008258:	08009ddd 	.word	0x08009ddd
 800825c:	08009e5d 	.word	0x08009e5d

08008260 <__multadd>:
 8008260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008264:	4607      	mov	r7, r0
 8008266:	460c      	mov	r4, r1
 8008268:	461e      	mov	r6, r3
 800826a:	2000      	movs	r0, #0
 800826c:	690d      	ldr	r5, [r1, #16]
 800826e:	f101 0c14 	add.w	ip, r1, #20
 8008272:	f8dc 3000 	ldr.w	r3, [ip]
 8008276:	3001      	adds	r0, #1
 8008278:	b299      	uxth	r1, r3
 800827a:	fb02 6101 	mla	r1, r2, r1, r6
 800827e:	0c1e      	lsrs	r6, r3, #16
 8008280:	0c0b      	lsrs	r3, r1, #16
 8008282:	fb02 3306 	mla	r3, r2, r6, r3
 8008286:	b289      	uxth	r1, r1
 8008288:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800828c:	4285      	cmp	r5, r0
 800828e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008292:	f84c 1b04 	str.w	r1, [ip], #4
 8008296:	dcec      	bgt.n	8008272 <__multadd+0x12>
 8008298:	b30e      	cbz	r6, 80082de <__multadd+0x7e>
 800829a:	68a3      	ldr	r3, [r4, #8]
 800829c:	42ab      	cmp	r3, r5
 800829e:	dc19      	bgt.n	80082d4 <__multadd+0x74>
 80082a0:	6861      	ldr	r1, [r4, #4]
 80082a2:	4638      	mov	r0, r7
 80082a4:	3101      	adds	r1, #1
 80082a6:	f7ff ff79 	bl	800819c <_Balloc>
 80082aa:	4680      	mov	r8, r0
 80082ac:	b928      	cbnz	r0, 80082ba <__multadd+0x5a>
 80082ae:	4602      	mov	r2, r0
 80082b0:	21ba      	movs	r1, #186	@ 0xba
 80082b2:	4b0c      	ldr	r3, [pc, #48]	@ (80082e4 <__multadd+0x84>)
 80082b4:	480c      	ldr	r0, [pc, #48]	@ (80082e8 <__multadd+0x88>)
 80082b6:	f001 f8af 	bl	8009418 <__assert_func>
 80082ba:	6922      	ldr	r2, [r4, #16]
 80082bc:	f104 010c 	add.w	r1, r4, #12
 80082c0:	3202      	adds	r2, #2
 80082c2:	0092      	lsls	r2, r2, #2
 80082c4:	300c      	adds	r0, #12
 80082c6:	f001 f899 	bl	80093fc <memcpy>
 80082ca:	4621      	mov	r1, r4
 80082cc:	4638      	mov	r0, r7
 80082ce:	f7ff ffa5 	bl	800821c <_Bfree>
 80082d2:	4644      	mov	r4, r8
 80082d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082d8:	3501      	adds	r5, #1
 80082da:	615e      	str	r6, [r3, #20]
 80082dc:	6125      	str	r5, [r4, #16]
 80082de:	4620      	mov	r0, r4
 80082e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e4:	08009e4c 	.word	0x08009e4c
 80082e8:	08009e5d 	.word	0x08009e5d

080082ec <__hi0bits>:
 80082ec:	4603      	mov	r3, r0
 80082ee:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80082f2:	bf3a      	itte	cc
 80082f4:	0403      	lslcc	r3, r0, #16
 80082f6:	2010      	movcc	r0, #16
 80082f8:	2000      	movcs	r0, #0
 80082fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082fe:	bf3c      	itt	cc
 8008300:	021b      	lslcc	r3, r3, #8
 8008302:	3008      	addcc	r0, #8
 8008304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008308:	bf3c      	itt	cc
 800830a:	011b      	lslcc	r3, r3, #4
 800830c:	3004      	addcc	r0, #4
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008312:	bf3c      	itt	cc
 8008314:	009b      	lslcc	r3, r3, #2
 8008316:	3002      	addcc	r0, #2
 8008318:	2b00      	cmp	r3, #0
 800831a:	db05      	blt.n	8008328 <__hi0bits+0x3c>
 800831c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008320:	f100 0001 	add.w	r0, r0, #1
 8008324:	bf08      	it	eq
 8008326:	2020      	moveq	r0, #32
 8008328:	4770      	bx	lr

0800832a <__lo0bits>:
 800832a:	6803      	ldr	r3, [r0, #0]
 800832c:	4602      	mov	r2, r0
 800832e:	f013 0007 	ands.w	r0, r3, #7
 8008332:	d00b      	beq.n	800834c <__lo0bits+0x22>
 8008334:	07d9      	lsls	r1, r3, #31
 8008336:	d421      	bmi.n	800837c <__lo0bits+0x52>
 8008338:	0798      	lsls	r0, r3, #30
 800833a:	bf49      	itett	mi
 800833c:	085b      	lsrmi	r3, r3, #1
 800833e:	089b      	lsrpl	r3, r3, #2
 8008340:	2001      	movmi	r0, #1
 8008342:	6013      	strmi	r3, [r2, #0]
 8008344:	bf5c      	itt	pl
 8008346:	2002      	movpl	r0, #2
 8008348:	6013      	strpl	r3, [r2, #0]
 800834a:	4770      	bx	lr
 800834c:	b299      	uxth	r1, r3
 800834e:	b909      	cbnz	r1, 8008354 <__lo0bits+0x2a>
 8008350:	2010      	movs	r0, #16
 8008352:	0c1b      	lsrs	r3, r3, #16
 8008354:	b2d9      	uxtb	r1, r3
 8008356:	b909      	cbnz	r1, 800835c <__lo0bits+0x32>
 8008358:	3008      	adds	r0, #8
 800835a:	0a1b      	lsrs	r3, r3, #8
 800835c:	0719      	lsls	r1, r3, #28
 800835e:	bf04      	itt	eq
 8008360:	091b      	lsreq	r3, r3, #4
 8008362:	3004      	addeq	r0, #4
 8008364:	0799      	lsls	r1, r3, #30
 8008366:	bf04      	itt	eq
 8008368:	089b      	lsreq	r3, r3, #2
 800836a:	3002      	addeq	r0, #2
 800836c:	07d9      	lsls	r1, r3, #31
 800836e:	d403      	bmi.n	8008378 <__lo0bits+0x4e>
 8008370:	085b      	lsrs	r3, r3, #1
 8008372:	f100 0001 	add.w	r0, r0, #1
 8008376:	d003      	beq.n	8008380 <__lo0bits+0x56>
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	4770      	bx	lr
 800837c:	2000      	movs	r0, #0
 800837e:	4770      	bx	lr
 8008380:	2020      	movs	r0, #32
 8008382:	4770      	bx	lr

08008384 <__i2b>:
 8008384:	b510      	push	{r4, lr}
 8008386:	460c      	mov	r4, r1
 8008388:	2101      	movs	r1, #1
 800838a:	f7ff ff07 	bl	800819c <_Balloc>
 800838e:	4602      	mov	r2, r0
 8008390:	b928      	cbnz	r0, 800839e <__i2b+0x1a>
 8008392:	f240 1145 	movw	r1, #325	@ 0x145
 8008396:	4b04      	ldr	r3, [pc, #16]	@ (80083a8 <__i2b+0x24>)
 8008398:	4804      	ldr	r0, [pc, #16]	@ (80083ac <__i2b+0x28>)
 800839a:	f001 f83d 	bl	8009418 <__assert_func>
 800839e:	2301      	movs	r3, #1
 80083a0:	6144      	str	r4, [r0, #20]
 80083a2:	6103      	str	r3, [r0, #16]
 80083a4:	bd10      	pop	{r4, pc}
 80083a6:	bf00      	nop
 80083a8:	08009e4c 	.word	0x08009e4c
 80083ac:	08009e5d 	.word	0x08009e5d

080083b0 <__multiply>:
 80083b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b4:	4617      	mov	r7, r2
 80083b6:	690a      	ldr	r2, [r1, #16]
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	4689      	mov	r9, r1
 80083bc:	429a      	cmp	r2, r3
 80083be:	bfa2      	ittt	ge
 80083c0:	463b      	movge	r3, r7
 80083c2:	460f      	movge	r7, r1
 80083c4:	4699      	movge	r9, r3
 80083c6:	693d      	ldr	r5, [r7, #16]
 80083c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	eb05 060a 	add.w	r6, r5, sl
 80083d4:	42b3      	cmp	r3, r6
 80083d6:	b085      	sub	sp, #20
 80083d8:	bfb8      	it	lt
 80083da:	3101      	addlt	r1, #1
 80083dc:	f7ff fede 	bl	800819c <_Balloc>
 80083e0:	b930      	cbnz	r0, 80083f0 <__multiply+0x40>
 80083e2:	4602      	mov	r2, r0
 80083e4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80083e8:	4b40      	ldr	r3, [pc, #256]	@ (80084ec <__multiply+0x13c>)
 80083ea:	4841      	ldr	r0, [pc, #260]	@ (80084f0 <__multiply+0x140>)
 80083ec:	f001 f814 	bl	8009418 <__assert_func>
 80083f0:	f100 0414 	add.w	r4, r0, #20
 80083f4:	4623      	mov	r3, r4
 80083f6:	2200      	movs	r2, #0
 80083f8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80083fc:	4573      	cmp	r3, lr
 80083fe:	d320      	bcc.n	8008442 <__multiply+0x92>
 8008400:	f107 0814 	add.w	r8, r7, #20
 8008404:	f109 0114 	add.w	r1, r9, #20
 8008408:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800840c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008410:	9302      	str	r3, [sp, #8]
 8008412:	1beb      	subs	r3, r5, r7
 8008414:	3b15      	subs	r3, #21
 8008416:	f023 0303 	bic.w	r3, r3, #3
 800841a:	3304      	adds	r3, #4
 800841c:	3715      	adds	r7, #21
 800841e:	42bd      	cmp	r5, r7
 8008420:	bf38      	it	cc
 8008422:	2304      	movcc	r3, #4
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	9b02      	ldr	r3, [sp, #8]
 8008428:	9103      	str	r1, [sp, #12]
 800842a:	428b      	cmp	r3, r1
 800842c:	d80c      	bhi.n	8008448 <__multiply+0x98>
 800842e:	2e00      	cmp	r6, #0
 8008430:	dd03      	ble.n	800843a <__multiply+0x8a>
 8008432:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008436:	2b00      	cmp	r3, #0
 8008438:	d055      	beq.n	80084e6 <__multiply+0x136>
 800843a:	6106      	str	r6, [r0, #16]
 800843c:	b005      	add	sp, #20
 800843e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008442:	f843 2b04 	str.w	r2, [r3], #4
 8008446:	e7d9      	b.n	80083fc <__multiply+0x4c>
 8008448:	f8b1 a000 	ldrh.w	sl, [r1]
 800844c:	f1ba 0f00 	cmp.w	sl, #0
 8008450:	d01f      	beq.n	8008492 <__multiply+0xe2>
 8008452:	46c4      	mov	ip, r8
 8008454:	46a1      	mov	r9, r4
 8008456:	2700      	movs	r7, #0
 8008458:	f85c 2b04 	ldr.w	r2, [ip], #4
 800845c:	f8d9 3000 	ldr.w	r3, [r9]
 8008460:	fa1f fb82 	uxth.w	fp, r2
 8008464:	b29b      	uxth	r3, r3
 8008466:	fb0a 330b 	mla	r3, sl, fp, r3
 800846a:	443b      	add	r3, r7
 800846c:	f8d9 7000 	ldr.w	r7, [r9]
 8008470:	0c12      	lsrs	r2, r2, #16
 8008472:	0c3f      	lsrs	r7, r7, #16
 8008474:	fb0a 7202 	mla	r2, sl, r2, r7
 8008478:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800847c:	b29b      	uxth	r3, r3
 800847e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008482:	4565      	cmp	r5, ip
 8008484:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008488:	f849 3b04 	str.w	r3, [r9], #4
 800848c:	d8e4      	bhi.n	8008458 <__multiply+0xa8>
 800848e:	9b01      	ldr	r3, [sp, #4]
 8008490:	50e7      	str	r7, [r4, r3]
 8008492:	9b03      	ldr	r3, [sp, #12]
 8008494:	3104      	adds	r1, #4
 8008496:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800849a:	f1b9 0f00 	cmp.w	r9, #0
 800849e:	d020      	beq.n	80084e2 <__multiply+0x132>
 80084a0:	4647      	mov	r7, r8
 80084a2:	46a4      	mov	ip, r4
 80084a4:	f04f 0a00 	mov.w	sl, #0
 80084a8:	6823      	ldr	r3, [r4, #0]
 80084aa:	f8b7 b000 	ldrh.w	fp, [r7]
 80084ae:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	fb09 220b 	mla	r2, r9, fp, r2
 80084b8:	4452      	add	r2, sl
 80084ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084be:	f84c 3b04 	str.w	r3, [ip], #4
 80084c2:	f857 3b04 	ldr.w	r3, [r7], #4
 80084c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084ca:	f8bc 3000 	ldrh.w	r3, [ip]
 80084ce:	42bd      	cmp	r5, r7
 80084d0:	fb09 330a 	mla	r3, r9, sl, r3
 80084d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80084d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084dc:	d8e5      	bhi.n	80084aa <__multiply+0xfa>
 80084de:	9a01      	ldr	r2, [sp, #4]
 80084e0:	50a3      	str	r3, [r4, r2]
 80084e2:	3404      	adds	r4, #4
 80084e4:	e79f      	b.n	8008426 <__multiply+0x76>
 80084e6:	3e01      	subs	r6, #1
 80084e8:	e7a1      	b.n	800842e <__multiply+0x7e>
 80084ea:	bf00      	nop
 80084ec:	08009e4c 	.word	0x08009e4c
 80084f0:	08009e5d 	.word	0x08009e5d

080084f4 <__pow5mult>:
 80084f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f8:	4615      	mov	r5, r2
 80084fa:	f012 0203 	ands.w	r2, r2, #3
 80084fe:	4607      	mov	r7, r0
 8008500:	460e      	mov	r6, r1
 8008502:	d007      	beq.n	8008514 <__pow5mult+0x20>
 8008504:	4c25      	ldr	r4, [pc, #148]	@ (800859c <__pow5mult+0xa8>)
 8008506:	3a01      	subs	r2, #1
 8008508:	2300      	movs	r3, #0
 800850a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800850e:	f7ff fea7 	bl	8008260 <__multadd>
 8008512:	4606      	mov	r6, r0
 8008514:	10ad      	asrs	r5, r5, #2
 8008516:	d03d      	beq.n	8008594 <__pow5mult+0xa0>
 8008518:	69fc      	ldr	r4, [r7, #28]
 800851a:	b97c      	cbnz	r4, 800853c <__pow5mult+0x48>
 800851c:	2010      	movs	r0, #16
 800851e:	f7ff fd87 	bl	8008030 <malloc>
 8008522:	4602      	mov	r2, r0
 8008524:	61f8      	str	r0, [r7, #28]
 8008526:	b928      	cbnz	r0, 8008534 <__pow5mult+0x40>
 8008528:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800852c:	4b1c      	ldr	r3, [pc, #112]	@ (80085a0 <__pow5mult+0xac>)
 800852e:	481d      	ldr	r0, [pc, #116]	@ (80085a4 <__pow5mult+0xb0>)
 8008530:	f000 ff72 	bl	8009418 <__assert_func>
 8008534:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008538:	6004      	str	r4, [r0, #0]
 800853a:	60c4      	str	r4, [r0, #12]
 800853c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008540:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008544:	b94c      	cbnz	r4, 800855a <__pow5mult+0x66>
 8008546:	f240 2171 	movw	r1, #625	@ 0x271
 800854a:	4638      	mov	r0, r7
 800854c:	f7ff ff1a 	bl	8008384 <__i2b>
 8008550:	2300      	movs	r3, #0
 8008552:	4604      	mov	r4, r0
 8008554:	f8c8 0008 	str.w	r0, [r8, #8]
 8008558:	6003      	str	r3, [r0, #0]
 800855a:	f04f 0900 	mov.w	r9, #0
 800855e:	07eb      	lsls	r3, r5, #31
 8008560:	d50a      	bpl.n	8008578 <__pow5mult+0x84>
 8008562:	4631      	mov	r1, r6
 8008564:	4622      	mov	r2, r4
 8008566:	4638      	mov	r0, r7
 8008568:	f7ff ff22 	bl	80083b0 <__multiply>
 800856c:	4680      	mov	r8, r0
 800856e:	4631      	mov	r1, r6
 8008570:	4638      	mov	r0, r7
 8008572:	f7ff fe53 	bl	800821c <_Bfree>
 8008576:	4646      	mov	r6, r8
 8008578:	106d      	asrs	r5, r5, #1
 800857a:	d00b      	beq.n	8008594 <__pow5mult+0xa0>
 800857c:	6820      	ldr	r0, [r4, #0]
 800857e:	b938      	cbnz	r0, 8008590 <__pow5mult+0x9c>
 8008580:	4622      	mov	r2, r4
 8008582:	4621      	mov	r1, r4
 8008584:	4638      	mov	r0, r7
 8008586:	f7ff ff13 	bl	80083b0 <__multiply>
 800858a:	6020      	str	r0, [r4, #0]
 800858c:	f8c0 9000 	str.w	r9, [r0]
 8008590:	4604      	mov	r4, r0
 8008592:	e7e4      	b.n	800855e <__pow5mult+0x6a>
 8008594:	4630      	mov	r0, r6
 8008596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800859a:	bf00      	nop
 800859c:	08009f28 	.word	0x08009f28
 80085a0:	08009ddd 	.word	0x08009ddd
 80085a4:	08009e5d 	.word	0x08009e5d

080085a8 <__lshift>:
 80085a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085ac:	460c      	mov	r4, r1
 80085ae:	4607      	mov	r7, r0
 80085b0:	4691      	mov	r9, r2
 80085b2:	6923      	ldr	r3, [r4, #16]
 80085b4:	6849      	ldr	r1, [r1, #4]
 80085b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085ba:	68a3      	ldr	r3, [r4, #8]
 80085bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085c0:	f108 0601 	add.w	r6, r8, #1
 80085c4:	42b3      	cmp	r3, r6
 80085c6:	db0b      	blt.n	80085e0 <__lshift+0x38>
 80085c8:	4638      	mov	r0, r7
 80085ca:	f7ff fde7 	bl	800819c <_Balloc>
 80085ce:	4605      	mov	r5, r0
 80085d0:	b948      	cbnz	r0, 80085e6 <__lshift+0x3e>
 80085d2:	4602      	mov	r2, r0
 80085d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085d8:	4b27      	ldr	r3, [pc, #156]	@ (8008678 <__lshift+0xd0>)
 80085da:	4828      	ldr	r0, [pc, #160]	@ (800867c <__lshift+0xd4>)
 80085dc:	f000 ff1c 	bl	8009418 <__assert_func>
 80085e0:	3101      	adds	r1, #1
 80085e2:	005b      	lsls	r3, r3, #1
 80085e4:	e7ee      	b.n	80085c4 <__lshift+0x1c>
 80085e6:	2300      	movs	r3, #0
 80085e8:	f100 0114 	add.w	r1, r0, #20
 80085ec:	f100 0210 	add.w	r2, r0, #16
 80085f0:	4618      	mov	r0, r3
 80085f2:	4553      	cmp	r3, sl
 80085f4:	db33      	blt.n	800865e <__lshift+0xb6>
 80085f6:	6920      	ldr	r0, [r4, #16]
 80085f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085fc:	f104 0314 	add.w	r3, r4, #20
 8008600:	f019 091f 	ands.w	r9, r9, #31
 8008604:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008608:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800860c:	d02b      	beq.n	8008666 <__lshift+0xbe>
 800860e:	468a      	mov	sl, r1
 8008610:	2200      	movs	r2, #0
 8008612:	f1c9 0e20 	rsb	lr, r9, #32
 8008616:	6818      	ldr	r0, [r3, #0]
 8008618:	fa00 f009 	lsl.w	r0, r0, r9
 800861c:	4310      	orrs	r0, r2
 800861e:	f84a 0b04 	str.w	r0, [sl], #4
 8008622:	f853 2b04 	ldr.w	r2, [r3], #4
 8008626:	459c      	cmp	ip, r3
 8008628:	fa22 f20e 	lsr.w	r2, r2, lr
 800862c:	d8f3      	bhi.n	8008616 <__lshift+0x6e>
 800862e:	ebac 0304 	sub.w	r3, ip, r4
 8008632:	3b15      	subs	r3, #21
 8008634:	f023 0303 	bic.w	r3, r3, #3
 8008638:	3304      	adds	r3, #4
 800863a:	f104 0015 	add.w	r0, r4, #21
 800863e:	4560      	cmp	r0, ip
 8008640:	bf88      	it	hi
 8008642:	2304      	movhi	r3, #4
 8008644:	50ca      	str	r2, [r1, r3]
 8008646:	b10a      	cbz	r2, 800864c <__lshift+0xa4>
 8008648:	f108 0602 	add.w	r6, r8, #2
 800864c:	3e01      	subs	r6, #1
 800864e:	4638      	mov	r0, r7
 8008650:	4621      	mov	r1, r4
 8008652:	612e      	str	r6, [r5, #16]
 8008654:	f7ff fde2 	bl	800821c <_Bfree>
 8008658:	4628      	mov	r0, r5
 800865a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800865e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008662:	3301      	adds	r3, #1
 8008664:	e7c5      	b.n	80085f2 <__lshift+0x4a>
 8008666:	3904      	subs	r1, #4
 8008668:	f853 2b04 	ldr.w	r2, [r3], #4
 800866c:	459c      	cmp	ip, r3
 800866e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008672:	d8f9      	bhi.n	8008668 <__lshift+0xc0>
 8008674:	e7ea      	b.n	800864c <__lshift+0xa4>
 8008676:	bf00      	nop
 8008678:	08009e4c 	.word	0x08009e4c
 800867c:	08009e5d 	.word	0x08009e5d

08008680 <__mcmp>:
 8008680:	4603      	mov	r3, r0
 8008682:	690a      	ldr	r2, [r1, #16]
 8008684:	6900      	ldr	r0, [r0, #16]
 8008686:	b530      	push	{r4, r5, lr}
 8008688:	1a80      	subs	r0, r0, r2
 800868a:	d10e      	bne.n	80086aa <__mcmp+0x2a>
 800868c:	3314      	adds	r3, #20
 800868e:	3114      	adds	r1, #20
 8008690:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008694:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008698:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800869c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086a0:	4295      	cmp	r5, r2
 80086a2:	d003      	beq.n	80086ac <__mcmp+0x2c>
 80086a4:	d205      	bcs.n	80086b2 <__mcmp+0x32>
 80086a6:	f04f 30ff 	mov.w	r0, #4294967295
 80086aa:	bd30      	pop	{r4, r5, pc}
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	d3f3      	bcc.n	8008698 <__mcmp+0x18>
 80086b0:	e7fb      	b.n	80086aa <__mcmp+0x2a>
 80086b2:	2001      	movs	r0, #1
 80086b4:	e7f9      	b.n	80086aa <__mcmp+0x2a>
	...

080086b8 <__mdiff>:
 80086b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086bc:	4689      	mov	r9, r1
 80086be:	4606      	mov	r6, r0
 80086c0:	4611      	mov	r1, r2
 80086c2:	4648      	mov	r0, r9
 80086c4:	4614      	mov	r4, r2
 80086c6:	f7ff ffdb 	bl	8008680 <__mcmp>
 80086ca:	1e05      	subs	r5, r0, #0
 80086cc:	d112      	bne.n	80086f4 <__mdiff+0x3c>
 80086ce:	4629      	mov	r1, r5
 80086d0:	4630      	mov	r0, r6
 80086d2:	f7ff fd63 	bl	800819c <_Balloc>
 80086d6:	4602      	mov	r2, r0
 80086d8:	b928      	cbnz	r0, 80086e6 <__mdiff+0x2e>
 80086da:	f240 2137 	movw	r1, #567	@ 0x237
 80086de:	4b3e      	ldr	r3, [pc, #248]	@ (80087d8 <__mdiff+0x120>)
 80086e0:	483e      	ldr	r0, [pc, #248]	@ (80087dc <__mdiff+0x124>)
 80086e2:	f000 fe99 	bl	8009418 <__assert_func>
 80086e6:	2301      	movs	r3, #1
 80086e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086ec:	4610      	mov	r0, r2
 80086ee:	b003      	add	sp, #12
 80086f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	bfbc      	itt	lt
 80086f6:	464b      	movlt	r3, r9
 80086f8:	46a1      	movlt	r9, r4
 80086fa:	4630      	mov	r0, r6
 80086fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008700:	bfba      	itte	lt
 8008702:	461c      	movlt	r4, r3
 8008704:	2501      	movlt	r5, #1
 8008706:	2500      	movge	r5, #0
 8008708:	f7ff fd48 	bl	800819c <_Balloc>
 800870c:	4602      	mov	r2, r0
 800870e:	b918      	cbnz	r0, 8008718 <__mdiff+0x60>
 8008710:	f240 2145 	movw	r1, #581	@ 0x245
 8008714:	4b30      	ldr	r3, [pc, #192]	@ (80087d8 <__mdiff+0x120>)
 8008716:	e7e3      	b.n	80086e0 <__mdiff+0x28>
 8008718:	f100 0b14 	add.w	fp, r0, #20
 800871c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008720:	f109 0310 	add.w	r3, r9, #16
 8008724:	60c5      	str	r5, [r0, #12]
 8008726:	f04f 0c00 	mov.w	ip, #0
 800872a:	f109 0514 	add.w	r5, r9, #20
 800872e:	46d9      	mov	r9, fp
 8008730:	6926      	ldr	r6, [r4, #16]
 8008732:	f104 0e14 	add.w	lr, r4, #20
 8008736:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800873a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800873e:	9301      	str	r3, [sp, #4]
 8008740:	9b01      	ldr	r3, [sp, #4]
 8008742:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008746:	f853 af04 	ldr.w	sl, [r3, #4]!
 800874a:	b281      	uxth	r1, r0
 800874c:	9301      	str	r3, [sp, #4]
 800874e:	fa1f f38a 	uxth.w	r3, sl
 8008752:	1a5b      	subs	r3, r3, r1
 8008754:	0c00      	lsrs	r0, r0, #16
 8008756:	4463      	add	r3, ip
 8008758:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800875c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008760:	b29b      	uxth	r3, r3
 8008762:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008766:	4576      	cmp	r6, lr
 8008768:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800876c:	f849 3b04 	str.w	r3, [r9], #4
 8008770:	d8e6      	bhi.n	8008740 <__mdiff+0x88>
 8008772:	1b33      	subs	r3, r6, r4
 8008774:	3b15      	subs	r3, #21
 8008776:	f023 0303 	bic.w	r3, r3, #3
 800877a:	3415      	adds	r4, #21
 800877c:	3304      	adds	r3, #4
 800877e:	42a6      	cmp	r6, r4
 8008780:	bf38      	it	cc
 8008782:	2304      	movcc	r3, #4
 8008784:	441d      	add	r5, r3
 8008786:	445b      	add	r3, fp
 8008788:	461e      	mov	r6, r3
 800878a:	462c      	mov	r4, r5
 800878c:	4544      	cmp	r4, r8
 800878e:	d30e      	bcc.n	80087ae <__mdiff+0xf6>
 8008790:	f108 0103 	add.w	r1, r8, #3
 8008794:	1b49      	subs	r1, r1, r5
 8008796:	f021 0103 	bic.w	r1, r1, #3
 800879a:	3d03      	subs	r5, #3
 800879c:	45a8      	cmp	r8, r5
 800879e:	bf38      	it	cc
 80087a0:	2100      	movcc	r1, #0
 80087a2:	440b      	add	r3, r1
 80087a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087a8:	b199      	cbz	r1, 80087d2 <__mdiff+0x11a>
 80087aa:	6117      	str	r7, [r2, #16]
 80087ac:	e79e      	b.n	80086ec <__mdiff+0x34>
 80087ae:	46e6      	mov	lr, ip
 80087b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80087b4:	fa1f fc81 	uxth.w	ip, r1
 80087b8:	44f4      	add	ip, lr
 80087ba:	0c08      	lsrs	r0, r1, #16
 80087bc:	4471      	add	r1, lr
 80087be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087c2:	b289      	uxth	r1, r1
 80087c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087cc:	f846 1b04 	str.w	r1, [r6], #4
 80087d0:	e7dc      	b.n	800878c <__mdiff+0xd4>
 80087d2:	3f01      	subs	r7, #1
 80087d4:	e7e6      	b.n	80087a4 <__mdiff+0xec>
 80087d6:	bf00      	nop
 80087d8:	08009e4c 	.word	0x08009e4c
 80087dc:	08009e5d 	.word	0x08009e5d

080087e0 <__d2b>:
 80087e0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80087e4:	2101      	movs	r1, #1
 80087e6:	4690      	mov	r8, r2
 80087e8:	4699      	mov	r9, r3
 80087ea:	9e08      	ldr	r6, [sp, #32]
 80087ec:	f7ff fcd6 	bl	800819c <_Balloc>
 80087f0:	4604      	mov	r4, r0
 80087f2:	b930      	cbnz	r0, 8008802 <__d2b+0x22>
 80087f4:	4602      	mov	r2, r0
 80087f6:	f240 310f 	movw	r1, #783	@ 0x30f
 80087fa:	4b23      	ldr	r3, [pc, #140]	@ (8008888 <__d2b+0xa8>)
 80087fc:	4823      	ldr	r0, [pc, #140]	@ (800888c <__d2b+0xac>)
 80087fe:	f000 fe0b 	bl	8009418 <__assert_func>
 8008802:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008806:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800880a:	b10d      	cbz	r5, 8008810 <__d2b+0x30>
 800880c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008810:	9301      	str	r3, [sp, #4]
 8008812:	f1b8 0300 	subs.w	r3, r8, #0
 8008816:	d024      	beq.n	8008862 <__d2b+0x82>
 8008818:	4668      	mov	r0, sp
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	f7ff fd85 	bl	800832a <__lo0bits>
 8008820:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008824:	b1d8      	cbz	r0, 800885e <__d2b+0x7e>
 8008826:	f1c0 0320 	rsb	r3, r0, #32
 800882a:	fa02 f303 	lsl.w	r3, r2, r3
 800882e:	430b      	orrs	r3, r1
 8008830:	40c2      	lsrs	r2, r0
 8008832:	6163      	str	r3, [r4, #20]
 8008834:	9201      	str	r2, [sp, #4]
 8008836:	9b01      	ldr	r3, [sp, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	bf0c      	ite	eq
 800883c:	2201      	moveq	r2, #1
 800883e:	2202      	movne	r2, #2
 8008840:	61a3      	str	r3, [r4, #24]
 8008842:	6122      	str	r2, [r4, #16]
 8008844:	b1ad      	cbz	r5, 8008872 <__d2b+0x92>
 8008846:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800884a:	4405      	add	r5, r0
 800884c:	6035      	str	r5, [r6, #0]
 800884e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008854:	6018      	str	r0, [r3, #0]
 8008856:	4620      	mov	r0, r4
 8008858:	b002      	add	sp, #8
 800885a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800885e:	6161      	str	r1, [r4, #20]
 8008860:	e7e9      	b.n	8008836 <__d2b+0x56>
 8008862:	a801      	add	r0, sp, #4
 8008864:	f7ff fd61 	bl	800832a <__lo0bits>
 8008868:	9b01      	ldr	r3, [sp, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	6163      	str	r3, [r4, #20]
 800886e:	3020      	adds	r0, #32
 8008870:	e7e7      	b.n	8008842 <__d2b+0x62>
 8008872:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008876:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800887a:	6030      	str	r0, [r6, #0]
 800887c:	6918      	ldr	r0, [r3, #16]
 800887e:	f7ff fd35 	bl	80082ec <__hi0bits>
 8008882:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008886:	e7e4      	b.n	8008852 <__d2b+0x72>
 8008888:	08009e4c 	.word	0x08009e4c
 800888c:	08009e5d 	.word	0x08009e5d

08008890 <__ssputs_r>:
 8008890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008894:	461f      	mov	r7, r3
 8008896:	688e      	ldr	r6, [r1, #8]
 8008898:	4682      	mov	sl, r0
 800889a:	42be      	cmp	r6, r7
 800889c:	460c      	mov	r4, r1
 800889e:	4690      	mov	r8, r2
 80088a0:	680b      	ldr	r3, [r1, #0]
 80088a2:	d82d      	bhi.n	8008900 <__ssputs_r+0x70>
 80088a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80088ac:	d026      	beq.n	80088fc <__ssputs_r+0x6c>
 80088ae:	6965      	ldr	r5, [r4, #20]
 80088b0:	6909      	ldr	r1, [r1, #16]
 80088b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088b6:	eba3 0901 	sub.w	r9, r3, r1
 80088ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088be:	1c7b      	adds	r3, r7, #1
 80088c0:	444b      	add	r3, r9
 80088c2:	106d      	asrs	r5, r5, #1
 80088c4:	429d      	cmp	r5, r3
 80088c6:	bf38      	it	cc
 80088c8:	461d      	movcc	r5, r3
 80088ca:	0553      	lsls	r3, r2, #21
 80088cc:	d527      	bpl.n	800891e <__ssputs_r+0x8e>
 80088ce:	4629      	mov	r1, r5
 80088d0:	f7ff fbd8 	bl	8008084 <_malloc_r>
 80088d4:	4606      	mov	r6, r0
 80088d6:	b360      	cbz	r0, 8008932 <__ssputs_r+0xa2>
 80088d8:	464a      	mov	r2, r9
 80088da:	6921      	ldr	r1, [r4, #16]
 80088dc:	f000 fd8e 	bl	80093fc <memcpy>
 80088e0:	89a3      	ldrh	r3, [r4, #12]
 80088e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ea:	81a3      	strh	r3, [r4, #12]
 80088ec:	6126      	str	r6, [r4, #16]
 80088ee:	444e      	add	r6, r9
 80088f0:	6026      	str	r6, [r4, #0]
 80088f2:	463e      	mov	r6, r7
 80088f4:	6165      	str	r5, [r4, #20]
 80088f6:	eba5 0509 	sub.w	r5, r5, r9
 80088fa:	60a5      	str	r5, [r4, #8]
 80088fc:	42be      	cmp	r6, r7
 80088fe:	d900      	bls.n	8008902 <__ssputs_r+0x72>
 8008900:	463e      	mov	r6, r7
 8008902:	4632      	mov	r2, r6
 8008904:	4641      	mov	r1, r8
 8008906:	6820      	ldr	r0, [r4, #0]
 8008908:	f000 fd4d 	bl	80093a6 <memmove>
 800890c:	2000      	movs	r0, #0
 800890e:	68a3      	ldr	r3, [r4, #8]
 8008910:	1b9b      	subs	r3, r3, r6
 8008912:	60a3      	str	r3, [r4, #8]
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	4433      	add	r3, r6
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800891e:	462a      	mov	r2, r5
 8008920:	f000 fdbe 	bl	80094a0 <_realloc_r>
 8008924:	4606      	mov	r6, r0
 8008926:	2800      	cmp	r0, #0
 8008928:	d1e0      	bne.n	80088ec <__ssputs_r+0x5c>
 800892a:	4650      	mov	r0, sl
 800892c:	6921      	ldr	r1, [r4, #16]
 800892e:	f7ff fb37 	bl	8007fa0 <_free_r>
 8008932:	230c      	movs	r3, #12
 8008934:	f8ca 3000 	str.w	r3, [sl]
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	f04f 30ff 	mov.w	r0, #4294967295
 800893e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008942:	81a3      	strh	r3, [r4, #12]
 8008944:	e7e9      	b.n	800891a <__ssputs_r+0x8a>
	...

08008948 <_svfiprintf_r>:
 8008948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800894c:	4698      	mov	r8, r3
 800894e:	898b      	ldrh	r3, [r1, #12]
 8008950:	4607      	mov	r7, r0
 8008952:	061b      	lsls	r3, r3, #24
 8008954:	460d      	mov	r5, r1
 8008956:	4614      	mov	r4, r2
 8008958:	b09d      	sub	sp, #116	@ 0x74
 800895a:	d510      	bpl.n	800897e <_svfiprintf_r+0x36>
 800895c:	690b      	ldr	r3, [r1, #16]
 800895e:	b973      	cbnz	r3, 800897e <_svfiprintf_r+0x36>
 8008960:	2140      	movs	r1, #64	@ 0x40
 8008962:	f7ff fb8f 	bl	8008084 <_malloc_r>
 8008966:	6028      	str	r0, [r5, #0]
 8008968:	6128      	str	r0, [r5, #16]
 800896a:	b930      	cbnz	r0, 800897a <_svfiprintf_r+0x32>
 800896c:	230c      	movs	r3, #12
 800896e:	603b      	str	r3, [r7, #0]
 8008970:	f04f 30ff 	mov.w	r0, #4294967295
 8008974:	b01d      	add	sp, #116	@ 0x74
 8008976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897a:	2340      	movs	r3, #64	@ 0x40
 800897c:	616b      	str	r3, [r5, #20]
 800897e:	2300      	movs	r3, #0
 8008980:	9309      	str	r3, [sp, #36]	@ 0x24
 8008982:	2320      	movs	r3, #32
 8008984:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008988:	2330      	movs	r3, #48	@ 0x30
 800898a:	f04f 0901 	mov.w	r9, #1
 800898e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008992:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008b2c <_svfiprintf_r+0x1e4>
 8008996:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800899a:	4623      	mov	r3, r4
 800899c:	469a      	mov	sl, r3
 800899e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089a2:	b10a      	cbz	r2, 80089a8 <_svfiprintf_r+0x60>
 80089a4:	2a25      	cmp	r2, #37	@ 0x25
 80089a6:	d1f9      	bne.n	800899c <_svfiprintf_r+0x54>
 80089a8:	ebba 0b04 	subs.w	fp, sl, r4
 80089ac:	d00b      	beq.n	80089c6 <_svfiprintf_r+0x7e>
 80089ae:	465b      	mov	r3, fp
 80089b0:	4622      	mov	r2, r4
 80089b2:	4629      	mov	r1, r5
 80089b4:	4638      	mov	r0, r7
 80089b6:	f7ff ff6b 	bl	8008890 <__ssputs_r>
 80089ba:	3001      	adds	r0, #1
 80089bc:	f000 80a7 	beq.w	8008b0e <_svfiprintf_r+0x1c6>
 80089c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089c2:	445a      	add	r2, fp
 80089c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80089c6:	f89a 3000 	ldrb.w	r3, [sl]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 809f 	beq.w	8008b0e <_svfiprintf_r+0x1c6>
 80089d0:	2300      	movs	r3, #0
 80089d2:	f04f 32ff 	mov.w	r2, #4294967295
 80089d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089da:	f10a 0a01 	add.w	sl, sl, #1
 80089de:	9304      	str	r3, [sp, #16]
 80089e0:	9307      	str	r3, [sp, #28]
 80089e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80089e8:	4654      	mov	r4, sl
 80089ea:	2205      	movs	r2, #5
 80089ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f0:	484e      	ldr	r0, [pc, #312]	@ (8008b2c <_svfiprintf_r+0x1e4>)
 80089f2:	f7fe fc68 	bl	80072c6 <memchr>
 80089f6:	9a04      	ldr	r2, [sp, #16]
 80089f8:	b9d8      	cbnz	r0, 8008a32 <_svfiprintf_r+0xea>
 80089fa:	06d0      	lsls	r0, r2, #27
 80089fc:	bf44      	itt	mi
 80089fe:	2320      	movmi	r3, #32
 8008a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a04:	0711      	lsls	r1, r2, #28
 8008a06:	bf44      	itt	mi
 8008a08:	232b      	movmi	r3, #43	@ 0x2b
 8008a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8008a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a14:	d015      	beq.n	8008a42 <_svfiprintf_r+0xfa>
 8008a16:	4654      	mov	r4, sl
 8008a18:	2000      	movs	r0, #0
 8008a1a:	f04f 0c0a 	mov.w	ip, #10
 8008a1e:	9a07      	ldr	r2, [sp, #28]
 8008a20:	4621      	mov	r1, r4
 8008a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a26:	3b30      	subs	r3, #48	@ 0x30
 8008a28:	2b09      	cmp	r3, #9
 8008a2a:	d94b      	bls.n	8008ac4 <_svfiprintf_r+0x17c>
 8008a2c:	b1b0      	cbz	r0, 8008a5c <_svfiprintf_r+0x114>
 8008a2e:	9207      	str	r2, [sp, #28]
 8008a30:	e014      	b.n	8008a5c <_svfiprintf_r+0x114>
 8008a32:	eba0 0308 	sub.w	r3, r0, r8
 8008a36:	fa09 f303 	lsl.w	r3, r9, r3
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	46a2      	mov	sl, r4
 8008a3e:	9304      	str	r3, [sp, #16]
 8008a40:	e7d2      	b.n	80089e8 <_svfiprintf_r+0xa0>
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	1d19      	adds	r1, r3, #4
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	9103      	str	r1, [sp, #12]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	bfbb      	ittet	lt
 8008a4e:	425b      	neglt	r3, r3
 8008a50:	f042 0202 	orrlt.w	r2, r2, #2
 8008a54:	9307      	strge	r3, [sp, #28]
 8008a56:	9307      	strlt	r3, [sp, #28]
 8008a58:	bfb8      	it	lt
 8008a5a:	9204      	strlt	r2, [sp, #16]
 8008a5c:	7823      	ldrb	r3, [r4, #0]
 8008a5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a60:	d10a      	bne.n	8008a78 <_svfiprintf_r+0x130>
 8008a62:	7863      	ldrb	r3, [r4, #1]
 8008a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a66:	d132      	bne.n	8008ace <_svfiprintf_r+0x186>
 8008a68:	9b03      	ldr	r3, [sp, #12]
 8008a6a:	3402      	adds	r4, #2
 8008a6c:	1d1a      	adds	r2, r3, #4
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	9203      	str	r2, [sp, #12]
 8008a72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a76:	9305      	str	r3, [sp, #20]
 8008a78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008b30 <_svfiprintf_r+0x1e8>
 8008a7c:	2203      	movs	r2, #3
 8008a7e:	4650      	mov	r0, sl
 8008a80:	7821      	ldrb	r1, [r4, #0]
 8008a82:	f7fe fc20 	bl	80072c6 <memchr>
 8008a86:	b138      	cbz	r0, 8008a98 <_svfiprintf_r+0x150>
 8008a88:	2240      	movs	r2, #64	@ 0x40
 8008a8a:	9b04      	ldr	r3, [sp, #16]
 8008a8c:	eba0 000a 	sub.w	r0, r0, sl
 8008a90:	4082      	lsls	r2, r0
 8008a92:	4313      	orrs	r3, r2
 8008a94:	3401      	adds	r4, #1
 8008a96:	9304      	str	r3, [sp, #16]
 8008a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a9c:	2206      	movs	r2, #6
 8008a9e:	4825      	ldr	r0, [pc, #148]	@ (8008b34 <_svfiprintf_r+0x1ec>)
 8008aa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008aa4:	f7fe fc0f 	bl	80072c6 <memchr>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d036      	beq.n	8008b1a <_svfiprintf_r+0x1d2>
 8008aac:	4b22      	ldr	r3, [pc, #136]	@ (8008b38 <_svfiprintf_r+0x1f0>)
 8008aae:	bb1b      	cbnz	r3, 8008af8 <_svfiprintf_r+0x1b0>
 8008ab0:	9b03      	ldr	r3, [sp, #12]
 8008ab2:	3307      	adds	r3, #7
 8008ab4:	f023 0307 	bic.w	r3, r3, #7
 8008ab8:	3308      	adds	r3, #8
 8008aba:	9303      	str	r3, [sp, #12]
 8008abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008abe:	4433      	add	r3, r6
 8008ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ac2:	e76a      	b.n	800899a <_svfiprintf_r+0x52>
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008acc:	e7a8      	b.n	8008a20 <_svfiprintf_r+0xd8>
 8008ace:	2300      	movs	r3, #0
 8008ad0:	f04f 0c0a 	mov.w	ip, #10
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	3401      	adds	r4, #1
 8008ad8:	9305      	str	r3, [sp, #20]
 8008ada:	4620      	mov	r0, r4
 8008adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ae0:	3a30      	subs	r2, #48	@ 0x30
 8008ae2:	2a09      	cmp	r2, #9
 8008ae4:	d903      	bls.n	8008aee <_svfiprintf_r+0x1a6>
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d0c6      	beq.n	8008a78 <_svfiprintf_r+0x130>
 8008aea:	9105      	str	r1, [sp, #20]
 8008aec:	e7c4      	b.n	8008a78 <_svfiprintf_r+0x130>
 8008aee:	4604      	mov	r4, r0
 8008af0:	2301      	movs	r3, #1
 8008af2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008af6:	e7f0      	b.n	8008ada <_svfiprintf_r+0x192>
 8008af8:	ab03      	add	r3, sp, #12
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	462a      	mov	r2, r5
 8008afe:	4638      	mov	r0, r7
 8008b00:	4b0e      	ldr	r3, [pc, #56]	@ (8008b3c <_svfiprintf_r+0x1f4>)
 8008b02:	a904      	add	r1, sp, #16
 8008b04:	f7fd fe24 	bl	8006750 <_printf_float>
 8008b08:	1c42      	adds	r2, r0, #1
 8008b0a:	4606      	mov	r6, r0
 8008b0c:	d1d6      	bne.n	8008abc <_svfiprintf_r+0x174>
 8008b0e:	89ab      	ldrh	r3, [r5, #12]
 8008b10:	065b      	lsls	r3, r3, #25
 8008b12:	f53f af2d 	bmi.w	8008970 <_svfiprintf_r+0x28>
 8008b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b18:	e72c      	b.n	8008974 <_svfiprintf_r+0x2c>
 8008b1a:	ab03      	add	r3, sp, #12
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	462a      	mov	r2, r5
 8008b20:	4638      	mov	r0, r7
 8008b22:	4b06      	ldr	r3, [pc, #24]	@ (8008b3c <_svfiprintf_r+0x1f4>)
 8008b24:	a904      	add	r1, sp, #16
 8008b26:	f7fe f8b1 	bl	8006c8c <_printf_i>
 8008b2a:	e7ed      	b.n	8008b08 <_svfiprintf_r+0x1c0>
 8008b2c:	08009eb6 	.word	0x08009eb6
 8008b30:	08009ebc 	.word	0x08009ebc
 8008b34:	08009ec0 	.word	0x08009ec0
 8008b38:	08006751 	.word	0x08006751
 8008b3c:	08008891 	.word	0x08008891

08008b40 <_sungetc_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	1c4b      	adds	r3, r1, #1
 8008b44:	4614      	mov	r4, r2
 8008b46:	d103      	bne.n	8008b50 <_sungetc_r+0x10>
 8008b48:	f04f 35ff 	mov.w	r5, #4294967295
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	bd38      	pop	{r3, r4, r5, pc}
 8008b50:	8993      	ldrh	r3, [r2, #12]
 8008b52:	b2cd      	uxtb	r5, r1
 8008b54:	f023 0320 	bic.w	r3, r3, #32
 8008b58:	8193      	strh	r3, [r2, #12]
 8008b5a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b5c:	6852      	ldr	r2, [r2, #4]
 8008b5e:	b18b      	cbz	r3, 8008b84 <_sungetc_r+0x44>
 8008b60:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008b62:	4293      	cmp	r3, r2
 8008b64:	dd08      	ble.n	8008b78 <_sungetc_r+0x38>
 8008b66:	6823      	ldr	r3, [r4, #0]
 8008b68:	1e5a      	subs	r2, r3, #1
 8008b6a:	6022      	str	r2, [r4, #0]
 8008b6c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008b70:	6863      	ldr	r3, [r4, #4]
 8008b72:	3301      	adds	r3, #1
 8008b74:	6063      	str	r3, [r4, #4]
 8008b76:	e7e9      	b.n	8008b4c <_sungetc_r+0xc>
 8008b78:	4621      	mov	r1, r4
 8008b7a:	f000 fbdc 	bl	8009336 <__submore>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d0f1      	beq.n	8008b66 <_sungetc_r+0x26>
 8008b82:	e7e1      	b.n	8008b48 <_sungetc_r+0x8>
 8008b84:	6921      	ldr	r1, [r4, #16]
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	b151      	cbz	r1, 8008ba0 <_sungetc_r+0x60>
 8008b8a:	4299      	cmp	r1, r3
 8008b8c:	d208      	bcs.n	8008ba0 <_sungetc_r+0x60>
 8008b8e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008b92:	42a9      	cmp	r1, r5
 8008b94:	d104      	bne.n	8008ba0 <_sungetc_r+0x60>
 8008b96:	3b01      	subs	r3, #1
 8008b98:	3201      	adds	r2, #1
 8008b9a:	6023      	str	r3, [r4, #0]
 8008b9c:	6062      	str	r2, [r4, #4]
 8008b9e:	e7d5      	b.n	8008b4c <_sungetc_r+0xc>
 8008ba0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008ba4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ba8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008baa:	2303      	movs	r3, #3
 8008bac:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008bae:	4623      	mov	r3, r4
 8008bb0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008bb4:	6023      	str	r3, [r4, #0]
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e7dc      	b.n	8008b74 <_sungetc_r+0x34>

08008bba <__ssrefill_r>:
 8008bba:	b510      	push	{r4, lr}
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008bc0:	b169      	cbz	r1, 8008bde <__ssrefill_r+0x24>
 8008bc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bc6:	4299      	cmp	r1, r3
 8008bc8:	d001      	beq.n	8008bce <__ssrefill_r+0x14>
 8008bca:	f7ff f9e9 	bl	8007fa0 <_free_r>
 8008bce:	2000      	movs	r0, #0
 8008bd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bd2:	6360      	str	r0, [r4, #52]	@ 0x34
 8008bd4:	6063      	str	r3, [r4, #4]
 8008bd6:	b113      	cbz	r3, 8008bde <__ssrefill_r+0x24>
 8008bd8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008bda:	6023      	str	r3, [r4, #0]
 8008bdc:	bd10      	pop	{r4, pc}
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295
 8008be4:	6023      	str	r3, [r4, #0]
 8008be6:	2300      	movs	r3, #0
 8008be8:	6063      	str	r3, [r4, #4]
 8008bea:	89a3      	ldrh	r3, [r4, #12]
 8008bec:	f043 0320 	orr.w	r3, r3, #32
 8008bf0:	81a3      	strh	r3, [r4, #12]
 8008bf2:	e7f3      	b.n	8008bdc <__ssrefill_r+0x22>

08008bf4 <__ssvfiscanf_r>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	460c      	mov	r4, r1
 8008bfa:	2100      	movs	r1, #0
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008c02:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008c06:	49ab      	ldr	r1, [pc, #684]	@ (8008eb4 <__ssvfiscanf_r+0x2c0>)
 8008c08:	f10d 0804 	add.w	r8, sp, #4
 8008c0c:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008c0e:	49aa      	ldr	r1, [pc, #680]	@ (8008eb8 <__ssvfiscanf_r+0x2c4>)
 8008c10:	4faa      	ldr	r7, [pc, #680]	@ (8008ebc <__ssvfiscanf_r+0x2c8>)
 8008c12:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008c16:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	f892 9000 	ldrb.w	r9, [r2]
 8008c1e:	f1b9 0f00 	cmp.w	r9, #0
 8008c22:	f000 8159 	beq.w	8008ed8 <__ssvfiscanf_r+0x2e4>
 8008c26:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008c2a:	1c55      	adds	r5, r2, #1
 8008c2c:	f013 0308 	ands.w	r3, r3, #8
 8008c30:	d019      	beq.n	8008c66 <__ssvfiscanf_r+0x72>
 8008c32:	6863      	ldr	r3, [r4, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	dd0f      	ble.n	8008c58 <__ssvfiscanf_r+0x64>
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	781a      	ldrb	r2, [r3, #0]
 8008c3c:	5cba      	ldrb	r2, [r7, r2]
 8008c3e:	0712      	lsls	r2, r2, #28
 8008c40:	d401      	bmi.n	8008c46 <__ssvfiscanf_r+0x52>
 8008c42:	462a      	mov	r2, r5
 8008c44:	e7e9      	b.n	8008c1a <__ssvfiscanf_r+0x26>
 8008c46:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008c48:	3301      	adds	r3, #1
 8008c4a:	3201      	adds	r2, #1
 8008c4c:	9245      	str	r2, [sp, #276]	@ 0x114
 8008c4e:	6862      	ldr	r2, [r4, #4]
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	3a01      	subs	r2, #1
 8008c54:	6062      	str	r2, [r4, #4]
 8008c56:	e7ec      	b.n	8008c32 <__ssvfiscanf_r+0x3e>
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008c5e:	4798      	blx	r3
 8008c60:	2800      	cmp	r0, #0
 8008c62:	d0e9      	beq.n	8008c38 <__ssvfiscanf_r+0x44>
 8008c64:	e7ed      	b.n	8008c42 <__ssvfiscanf_r+0x4e>
 8008c66:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008c6a:	f040 8086 	bne.w	8008d7a <__ssvfiscanf_r+0x186>
 8008c6e:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c70:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008c72:	7853      	ldrb	r3, [r2, #1]
 8008c74:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c76:	bf04      	itt	eq
 8008c78:	2310      	moveq	r3, #16
 8008c7a:	1c95      	addeq	r5, r2, #2
 8008c7c:	f04f 020a 	mov.w	r2, #10
 8008c80:	bf08      	it	eq
 8008c82:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008c84:	46aa      	mov	sl, r5
 8008c86:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008c8a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008c8e:	2b09      	cmp	r3, #9
 8008c90:	d91e      	bls.n	8008cd0 <__ssvfiscanf_r+0xdc>
 8008c92:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008ec0 <__ssvfiscanf_r+0x2cc>
 8008c96:	2203      	movs	r2, #3
 8008c98:	4658      	mov	r0, fp
 8008c9a:	f7fe fb14 	bl	80072c6 <memchr>
 8008c9e:	b138      	cbz	r0, 8008cb0 <__ssvfiscanf_r+0xbc>
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	4655      	mov	r5, sl
 8008ca4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008ca6:	eba0 000b 	sub.w	r0, r0, fp
 8008caa:	4083      	lsls	r3, r0
 8008cac:	4313      	orrs	r3, r2
 8008cae:	9341      	str	r3, [sp, #260]	@ 0x104
 8008cb0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008cb4:	2b78      	cmp	r3, #120	@ 0x78
 8008cb6:	d806      	bhi.n	8008cc6 <__ssvfiscanf_r+0xd2>
 8008cb8:	2b57      	cmp	r3, #87	@ 0x57
 8008cba:	d810      	bhi.n	8008cde <__ssvfiscanf_r+0xea>
 8008cbc:	2b25      	cmp	r3, #37	@ 0x25
 8008cbe:	d05c      	beq.n	8008d7a <__ssvfiscanf_r+0x186>
 8008cc0:	d856      	bhi.n	8008d70 <__ssvfiscanf_r+0x17c>
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d074      	beq.n	8008db0 <__ssvfiscanf_r+0x1bc>
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008cca:	230a      	movs	r3, #10
 8008ccc:	9342      	str	r3, [sp, #264]	@ 0x108
 8008cce:	e087      	b.n	8008de0 <__ssvfiscanf_r+0x1ec>
 8008cd0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008cd2:	4655      	mov	r5, sl
 8008cd4:	fb02 1103 	mla	r1, r2, r3, r1
 8008cd8:	3930      	subs	r1, #48	@ 0x30
 8008cda:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008cdc:	e7d2      	b.n	8008c84 <__ssvfiscanf_r+0x90>
 8008cde:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008ce2:	2a20      	cmp	r2, #32
 8008ce4:	d8ef      	bhi.n	8008cc6 <__ssvfiscanf_r+0xd2>
 8008ce6:	a101      	add	r1, pc, #4	@ (adr r1, 8008cec <__ssvfiscanf_r+0xf8>)
 8008ce8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008cec:	08008dbf 	.word	0x08008dbf
 8008cf0:	08008cc7 	.word	0x08008cc7
 8008cf4:	08008cc7 	.word	0x08008cc7
 8008cf8:	08008e19 	.word	0x08008e19
 8008cfc:	08008cc7 	.word	0x08008cc7
 8008d00:	08008cc7 	.word	0x08008cc7
 8008d04:	08008cc7 	.word	0x08008cc7
 8008d08:	08008cc7 	.word	0x08008cc7
 8008d0c:	08008cc7 	.word	0x08008cc7
 8008d10:	08008cc7 	.word	0x08008cc7
 8008d14:	08008cc7 	.word	0x08008cc7
 8008d18:	08008e2f 	.word	0x08008e2f
 8008d1c:	08008e15 	.word	0x08008e15
 8008d20:	08008d77 	.word	0x08008d77
 8008d24:	08008d77 	.word	0x08008d77
 8008d28:	08008d77 	.word	0x08008d77
 8008d2c:	08008cc7 	.word	0x08008cc7
 8008d30:	08008dd1 	.word	0x08008dd1
 8008d34:	08008cc7 	.word	0x08008cc7
 8008d38:	08008cc7 	.word	0x08008cc7
 8008d3c:	08008cc7 	.word	0x08008cc7
 8008d40:	08008cc7 	.word	0x08008cc7
 8008d44:	08008e3f 	.word	0x08008e3f
 8008d48:	08008dd9 	.word	0x08008dd9
 8008d4c:	08008db7 	.word	0x08008db7
 8008d50:	08008cc7 	.word	0x08008cc7
 8008d54:	08008cc7 	.word	0x08008cc7
 8008d58:	08008e3b 	.word	0x08008e3b
 8008d5c:	08008cc7 	.word	0x08008cc7
 8008d60:	08008e15 	.word	0x08008e15
 8008d64:	08008cc7 	.word	0x08008cc7
 8008d68:	08008cc7 	.word	0x08008cc7
 8008d6c:	08008dbf 	.word	0x08008dbf
 8008d70:	3b45      	subs	r3, #69	@ 0x45
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d8a7      	bhi.n	8008cc6 <__ssvfiscanf_r+0xd2>
 8008d76:	2305      	movs	r3, #5
 8008d78:	e031      	b.n	8008dde <__ssvfiscanf_r+0x1ea>
 8008d7a:	6863      	ldr	r3, [r4, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dd0d      	ble.n	8008d9c <__ssvfiscanf_r+0x1a8>
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	781a      	ldrb	r2, [r3, #0]
 8008d84:	454a      	cmp	r2, r9
 8008d86:	f040 80a7 	bne.w	8008ed8 <__ssvfiscanf_r+0x2e4>
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	6862      	ldr	r2, [r4, #4]
 8008d8e:	6023      	str	r3, [r4, #0]
 8008d90:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008d92:	3a01      	subs	r2, #1
 8008d94:	3301      	adds	r3, #1
 8008d96:	6062      	str	r2, [r4, #4]
 8008d98:	9345      	str	r3, [sp, #276]	@ 0x114
 8008d9a:	e752      	b.n	8008c42 <__ssvfiscanf_r+0x4e>
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	4630      	mov	r0, r6
 8008da0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008da2:	4798      	blx	r3
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d0eb      	beq.n	8008d80 <__ssvfiscanf_r+0x18c>
 8008da8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008daa:	2800      	cmp	r0, #0
 8008dac:	f040 808c 	bne.w	8008ec8 <__ssvfiscanf_r+0x2d4>
 8008db0:	f04f 30ff 	mov.w	r0, #4294967295
 8008db4:	e08c      	b.n	8008ed0 <__ssvfiscanf_r+0x2dc>
 8008db6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008db8:	f042 0220 	orr.w	r2, r2, #32
 8008dbc:	9241      	str	r2, [sp, #260]	@ 0x104
 8008dbe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008dc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dc4:	9241      	str	r2, [sp, #260]	@ 0x104
 8008dc6:	2210      	movs	r2, #16
 8008dc8:	2b6e      	cmp	r3, #110	@ 0x6e
 8008dca:	9242      	str	r2, [sp, #264]	@ 0x108
 8008dcc:	d902      	bls.n	8008dd4 <__ssvfiscanf_r+0x1e0>
 8008dce:	e005      	b.n	8008ddc <__ssvfiscanf_r+0x1e8>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	9342      	str	r3, [sp, #264]	@ 0x108
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e002      	b.n	8008dde <__ssvfiscanf_r+0x1ea>
 8008dd8:	2308      	movs	r3, #8
 8008dda:	9342      	str	r3, [sp, #264]	@ 0x108
 8008ddc:	2304      	movs	r3, #4
 8008dde:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008de0:	6863      	ldr	r3, [r4, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	dd39      	ble.n	8008e5a <__ssvfiscanf_r+0x266>
 8008de6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008de8:	0659      	lsls	r1, r3, #25
 8008dea:	d404      	bmi.n	8008df6 <__ssvfiscanf_r+0x202>
 8008dec:	6823      	ldr	r3, [r4, #0]
 8008dee:	781a      	ldrb	r2, [r3, #0]
 8008df0:	5cba      	ldrb	r2, [r7, r2]
 8008df2:	0712      	lsls	r2, r2, #28
 8008df4:	d438      	bmi.n	8008e68 <__ssvfiscanf_r+0x274>
 8008df6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	dc47      	bgt.n	8008e8c <__ssvfiscanf_r+0x298>
 8008dfc:	466b      	mov	r3, sp
 8008dfe:	4622      	mov	r2, r4
 8008e00:	4630      	mov	r0, r6
 8008e02:	a941      	add	r1, sp, #260	@ 0x104
 8008e04:	f000 f86a 	bl	8008edc <_scanf_chars>
 8008e08:	2801      	cmp	r0, #1
 8008e0a:	d065      	beq.n	8008ed8 <__ssvfiscanf_r+0x2e4>
 8008e0c:	2802      	cmp	r0, #2
 8008e0e:	f47f af18 	bne.w	8008c42 <__ssvfiscanf_r+0x4e>
 8008e12:	e7c9      	b.n	8008da8 <__ssvfiscanf_r+0x1b4>
 8008e14:	220a      	movs	r2, #10
 8008e16:	e7d7      	b.n	8008dc8 <__ssvfiscanf_r+0x1d4>
 8008e18:	4629      	mov	r1, r5
 8008e1a:	4640      	mov	r0, r8
 8008e1c:	f000 fa52 	bl	80092c4 <__sccl>
 8008e20:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008e22:	4605      	mov	r5, r0
 8008e24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e28:	9341      	str	r3, [sp, #260]	@ 0x104
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e7d7      	b.n	8008dde <__ssvfiscanf_r+0x1ea>
 8008e2e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e34:	9341      	str	r3, [sp, #260]	@ 0x104
 8008e36:	2300      	movs	r3, #0
 8008e38:	e7d1      	b.n	8008dde <__ssvfiscanf_r+0x1ea>
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e7cf      	b.n	8008dde <__ssvfiscanf_r+0x1ea>
 8008e3e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008e40:	06c3      	lsls	r3, r0, #27
 8008e42:	f53f aefe 	bmi.w	8008c42 <__ssvfiscanf_r+0x4e>
 8008e46:	9b00      	ldr	r3, [sp, #0]
 8008e48:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008e4a:	1d19      	adds	r1, r3, #4
 8008e4c:	9100      	str	r1, [sp, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	07c0      	lsls	r0, r0, #31
 8008e52:	bf4c      	ite	mi
 8008e54:	801a      	strhmi	r2, [r3, #0]
 8008e56:	601a      	strpl	r2, [r3, #0]
 8008e58:	e6f3      	b.n	8008c42 <__ssvfiscanf_r+0x4e>
 8008e5a:	4621      	mov	r1, r4
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008e60:	4798      	blx	r3
 8008e62:	2800      	cmp	r0, #0
 8008e64:	d0bf      	beq.n	8008de6 <__ssvfiscanf_r+0x1f2>
 8008e66:	e79f      	b.n	8008da8 <__ssvfiscanf_r+0x1b4>
 8008e68:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008e6a:	3201      	adds	r2, #1
 8008e6c:	9245      	str	r2, [sp, #276]	@ 0x114
 8008e6e:	6862      	ldr	r2, [r4, #4]
 8008e70:	3a01      	subs	r2, #1
 8008e72:	2a00      	cmp	r2, #0
 8008e74:	6062      	str	r2, [r4, #4]
 8008e76:	dd02      	ble.n	8008e7e <__ssvfiscanf_r+0x28a>
 8008e78:	3301      	adds	r3, #1
 8008e7a:	6023      	str	r3, [r4, #0]
 8008e7c:	e7b6      	b.n	8008dec <__ssvfiscanf_r+0x1f8>
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4630      	mov	r0, r6
 8008e82:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008e84:	4798      	blx	r3
 8008e86:	2800      	cmp	r0, #0
 8008e88:	d0b0      	beq.n	8008dec <__ssvfiscanf_r+0x1f8>
 8008e8a:	e78d      	b.n	8008da8 <__ssvfiscanf_r+0x1b4>
 8008e8c:	2b04      	cmp	r3, #4
 8008e8e:	dc06      	bgt.n	8008e9e <__ssvfiscanf_r+0x2aa>
 8008e90:	466b      	mov	r3, sp
 8008e92:	4622      	mov	r2, r4
 8008e94:	4630      	mov	r0, r6
 8008e96:	a941      	add	r1, sp, #260	@ 0x104
 8008e98:	f000 f87a 	bl	8008f90 <_scanf_i>
 8008e9c:	e7b4      	b.n	8008e08 <__ssvfiscanf_r+0x214>
 8008e9e:	4b09      	ldr	r3, [pc, #36]	@ (8008ec4 <__ssvfiscanf_r+0x2d0>)
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f43f aece 	beq.w	8008c42 <__ssvfiscanf_r+0x4e>
 8008ea6:	466b      	mov	r3, sp
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	4630      	mov	r0, r6
 8008eac:	a941      	add	r1, sp, #260	@ 0x104
 8008eae:	f3af 8000 	nop.w
 8008eb2:	e7a9      	b.n	8008e08 <__ssvfiscanf_r+0x214>
 8008eb4:	08008b41 	.word	0x08008b41
 8008eb8:	08008bbb 	.word	0x08008bbb
 8008ebc:	0800a029 	.word	0x0800a029
 8008ec0:	08009ebc 	.word	0x08009ebc
 8008ec4:	00000000 	.word	0x00000000
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	065b      	lsls	r3, r3, #25
 8008ecc:	f53f af70 	bmi.w	8008db0 <__ssvfiscanf_r+0x1bc>
 8008ed0:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008eda:	e7f9      	b.n	8008ed0 <__ssvfiscanf_r+0x2dc>

08008edc <_scanf_chars>:
 8008edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee0:	4615      	mov	r5, r2
 8008ee2:	688a      	ldr	r2, [r1, #8]
 8008ee4:	4680      	mov	r8, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	b932      	cbnz	r2, 8008ef8 <_scanf_chars+0x1c>
 8008eea:	698a      	ldr	r2, [r1, #24]
 8008eec:	2a00      	cmp	r2, #0
 8008eee:	bf14      	ite	ne
 8008ef0:	f04f 32ff 	movne.w	r2, #4294967295
 8008ef4:	2201      	moveq	r2, #1
 8008ef6:	608a      	str	r2, [r1, #8]
 8008ef8:	2700      	movs	r7, #0
 8008efa:	6822      	ldr	r2, [r4, #0]
 8008efc:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008f8c <_scanf_chars+0xb0>
 8008f00:	06d1      	lsls	r1, r2, #27
 8008f02:	bf5f      	itttt	pl
 8008f04:	681a      	ldrpl	r2, [r3, #0]
 8008f06:	1d11      	addpl	r1, r2, #4
 8008f08:	6019      	strpl	r1, [r3, #0]
 8008f0a:	6816      	ldrpl	r6, [r2, #0]
 8008f0c:	69a0      	ldr	r0, [r4, #24]
 8008f0e:	b188      	cbz	r0, 8008f34 <_scanf_chars+0x58>
 8008f10:	2801      	cmp	r0, #1
 8008f12:	d107      	bne.n	8008f24 <_scanf_chars+0x48>
 8008f14:	682b      	ldr	r3, [r5, #0]
 8008f16:	781a      	ldrb	r2, [r3, #0]
 8008f18:	6963      	ldr	r3, [r4, #20]
 8008f1a:	5c9b      	ldrb	r3, [r3, r2]
 8008f1c:	b953      	cbnz	r3, 8008f34 <_scanf_chars+0x58>
 8008f1e:	2f00      	cmp	r7, #0
 8008f20:	d031      	beq.n	8008f86 <_scanf_chars+0xaa>
 8008f22:	e022      	b.n	8008f6a <_scanf_chars+0x8e>
 8008f24:	2802      	cmp	r0, #2
 8008f26:	d120      	bne.n	8008f6a <_scanf_chars+0x8e>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008f30:	071b      	lsls	r3, r3, #28
 8008f32:	d41a      	bmi.n	8008f6a <_scanf_chars+0x8e>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	3701      	adds	r7, #1
 8008f38:	06da      	lsls	r2, r3, #27
 8008f3a:	bf5e      	ittt	pl
 8008f3c:	682b      	ldrpl	r3, [r5, #0]
 8008f3e:	781b      	ldrbpl	r3, [r3, #0]
 8008f40:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008f44:	682a      	ldr	r2, [r5, #0]
 8008f46:	686b      	ldr	r3, [r5, #4]
 8008f48:	3201      	adds	r2, #1
 8008f4a:	602a      	str	r2, [r5, #0]
 8008f4c:	68a2      	ldr	r2, [r4, #8]
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	3a01      	subs	r2, #1
 8008f52:	606b      	str	r3, [r5, #4]
 8008f54:	60a2      	str	r2, [r4, #8]
 8008f56:	b142      	cbz	r2, 8008f6a <_scanf_chars+0x8e>
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	dcd7      	bgt.n	8008f0c <_scanf_chars+0x30>
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	4640      	mov	r0, r8
 8008f60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f64:	4798      	blx	r3
 8008f66:	2800      	cmp	r0, #0
 8008f68:	d0d0      	beq.n	8008f0c <_scanf_chars+0x30>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	f013 0310 	ands.w	r3, r3, #16
 8008f70:	d105      	bne.n	8008f7e <_scanf_chars+0xa2>
 8008f72:	68e2      	ldr	r2, [r4, #12]
 8008f74:	3201      	adds	r2, #1
 8008f76:	60e2      	str	r2, [r4, #12]
 8008f78:	69a2      	ldr	r2, [r4, #24]
 8008f7a:	b102      	cbz	r2, 8008f7e <_scanf_chars+0xa2>
 8008f7c:	7033      	strb	r3, [r6, #0]
 8008f7e:	2000      	movs	r0, #0
 8008f80:	6923      	ldr	r3, [r4, #16]
 8008f82:	443b      	add	r3, r7
 8008f84:	6123      	str	r3, [r4, #16]
 8008f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f8a:	bf00      	nop
 8008f8c:	0800a029 	.word	0x0800a029

08008f90 <_scanf_i>:
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	460c      	mov	r4, r1
 8008f96:	4698      	mov	r8, r3
 8008f98:	4b72      	ldr	r3, [pc, #456]	@ (8009164 <_scanf_i+0x1d4>)
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	4682      	mov	sl, r0
 8008f9e:	4616      	mov	r6, r2
 8008fa0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008fa4:	ab03      	add	r3, sp, #12
 8008fa6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008faa:	4b6f      	ldr	r3, [pc, #444]	@ (8009168 <_scanf_i+0x1d8>)
 8008fac:	69a1      	ldr	r1, [r4, #24]
 8008fae:	4a6f      	ldr	r2, [pc, #444]	@ (800916c <_scanf_i+0x1dc>)
 8008fb0:	4627      	mov	r7, r4
 8008fb2:	2903      	cmp	r1, #3
 8008fb4:	bf08      	it	eq
 8008fb6:	461a      	moveq	r2, r3
 8008fb8:	68a3      	ldr	r3, [r4, #8]
 8008fba:	9201      	str	r2, [sp, #4]
 8008fbc:	1e5a      	subs	r2, r3, #1
 8008fbe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008fc2:	bf81      	itttt	hi
 8008fc4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008fc8:	eb03 0905 	addhi.w	r9, r3, r5
 8008fcc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008fd0:	60a3      	strhi	r3, [r4, #8]
 8008fd2:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008fd6:	bf98      	it	ls
 8008fd8:	f04f 0900 	movls.w	r9, #0
 8008fdc:	463d      	mov	r5, r7
 8008fde:	f04f 0b00 	mov.w	fp, #0
 8008fe2:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008fe6:	6023      	str	r3, [r4, #0]
 8008fe8:	6831      	ldr	r1, [r6, #0]
 8008fea:	ab03      	add	r3, sp, #12
 8008fec:	2202      	movs	r2, #2
 8008fee:	7809      	ldrb	r1, [r1, #0]
 8008ff0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008ff4:	f7fe f967 	bl	80072c6 <memchr>
 8008ff8:	b328      	cbz	r0, 8009046 <_scanf_i+0xb6>
 8008ffa:	f1bb 0f01 	cmp.w	fp, #1
 8008ffe:	d159      	bne.n	80090b4 <_scanf_i+0x124>
 8009000:	6862      	ldr	r2, [r4, #4]
 8009002:	b92a      	cbnz	r2, 8009010 <_scanf_i+0x80>
 8009004:	2108      	movs	r1, #8
 8009006:	6822      	ldr	r2, [r4, #0]
 8009008:	6061      	str	r1, [r4, #4]
 800900a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800900e:	6022      	str	r2, [r4, #0]
 8009010:	6822      	ldr	r2, [r4, #0]
 8009012:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8009016:	6022      	str	r2, [r4, #0]
 8009018:	68a2      	ldr	r2, [r4, #8]
 800901a:	1e51      	subs	r1, r2, #1
 800901c:	60a1      	str	r1, [r4, #8]
 800901e:	b192      	cbz	r2, 8009046 <_scanf_i+0xb6>
 8009020:	6832      	ldr	r2, [r6, #0]
 8009022:	1c51      	adds	r1, r2, #1
 8009024:	6031      	str	r1, [r6, #0]
 8009026:	7812      	ldrb	r2, [r2, #0]
 8009028:	f805 2b01 	strb.w	r2, [r5], #1
 800902c:	6872      	ldr	r2, [r6, #4]
 800902e:	3a01      	subs	r2, #1
 8009030:	2a00      	cmp	r2, #0
 8009032:	6072      	str	r2, [r6, #4]
 8009034:	dc07      	bgt.n	8009046 <_scanf_i+0xb6>
 8009036:	4631      	mov	r1, r6
 8009038:	4650      	mov	r0, sl
 800903a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800903e:	4790      	blx	r2
 8009040:	2800      	cmp	r0, #0
 8009042:	f040 8085 	bne.w	8009150 <_scanf_i+0x1c0>
 8009046:	f10b 0b01 	add.w	fp, fp, #1
 800904a:	f1bb 0f03 	cmp.w	fp, #3
 800904e:	d1cb      	bne.n	8008fe8 <_scanf_i+0x58>
 8009050:	6863      	ldr	r3, [r4, #4]
 8009052:	b90b      	cbnz	r3, 8009058 <_scanf_i+0xc8>
 8009054:	230a      	movs	r3, #10
 8009056:	6063      	str	r3, [r4, #4]
 8009058:	6863      	ldr	r3, [r4, #4]
 800905a:	4945      	ldr	r1, [pc, #276]	@ (8009170 <_scanf_i+0x1e0>)
 800905c:	6960      	ldr	r0, [r4, #20]
 800905e:	1ac9      	subs	r1, r1, r3
 8009060:	f000 f930 	bl	80092c4 <__sccl>
 8009064:	f04f 0b00 	mov.w	fp, #0
 8009068:	68a3      	ldr	r3, [r4, #8]
 800906a:	6822      	ldr	r2, [r4, #0]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d03d      	beq.n	80090ec <_scanf_i+0x15c>
 8009070:	6831      	ldr	r1, [r6, #0]
 8009072:	6960      	ldr	r0, [r4, #20]
 8009074:	f891 c000 	ldrb.w	ip, [r1]
 8009078:	f810 000c 	ldrb.w	r0, [r0, ip]
 800907c:	2800      	cmp	r0, #0
 800907e:	d035      	beq.n	80090ec <_scanf_i+0x15c>
 8009080:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009084:	d124      	bne.n	80090d0 <_scanf_i+0x140>
 8009086:	0510      	lsls	r0, r2, #20
 8009088:	d522      	bpl.n	80090d0 <_scanf_i+0x140>
 800908a:	f10b 0b01 	add.w	fp, fp, #1
 800908e:	f1b9 0f00 	cmp.w	r9, #0
 8009092:	d003      	beq.n	800909c <_scanf_i+0x10c>
 8009094:	3301      	adds	r3, #1
 8009096:	f109 39ff 	add.w	r9, r9, #4294967295
 800909a:	60a3      	str	r3, [r4, #8]
 800909c:	6873      	ldr	r3, [r6, #4]
 800909e:	3b01      	subs	r3, #1
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	6073      	str	r3, [r6, #4]
 80090a4:	dd1b      	ble.n	80090de <_scanf_i+0x14e>
 80090a6:	6833      	ldr	r3, [r6, #0]
 80090a8:	3301      	adds	r3, #1
 80090aa:	6033      	str	r3, [r6, #0]
 80090ac:	68a3      	ldr	r3, [r4, #8]
 80090ae:	3b01      	subs	r3, #1
 80090b0:	60a3      	str	r3, [r4, #8]
 80090b2:	e7d9      	b.n	8009068 <_scanf_i+0xd8>
 80090b4:	f1bb 0f02 	cmp.w	fp, #2
 80090b8:	d1ae      	bne.n	8009018 <_scanf_i+0x88>
 80090ba:	6822      	ldr	r2, [r4, #0]
 80090bc:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80090c0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80090c4:	d1c4      	bne.n	8009050 <_scanf_i+0xc0>
 80090c6:	2110      	movs	r1, #16
 80090c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090cc:	6061      	str	r1, [r4, #4]
 80090ce:	e7a2      	b.n	8009016 <_scanf_i+0x86>
 80090d0:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80090d4:	6022      	str	r2, [r4, #0]
 80090d6:	780b      	ldrb	r3, [r1, #0]
 80090d8:	f805 3b01 	strb.w	r3, [r5], #1
 80090dc:	e7de      	b.n	800909c <_scanf_i+0x10c>
 80090de:	4631      	mov	r1, r6
 80090e0:	4650      	mov	r0, sl
 80090e2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80090e6:	4798      	blx	r3
 80090e8:	2800      	cmp	r0, #0
 80090ea:	d0df      	beq.n	80090ac <_scanf_i+0x11c>
 80090ec:	6823      	ldr	r3, [r4, #0]
 80090ee:	05d9      	lsls	r1, r3, #23
 80090f0:	d50d      	bpl.n	800910e <_scanf_i+0x17e>
 80090f2:	42bd      	cmp	r5, r7
 80090f4:	d909      	bls.n	800910a <_scanf_i+0x17a>
 80090f6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80090fa:	4632      	mov	r2, r6
 80090fc:	4650      	mov	r0, sl
 80090fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009102:	f105 39ff 	add.w	r9, r5, #4294967295
 8009106:	4798      	blx	r3
 8009108:	464d      	mov	r5, r9
 800910a:	42bd      	cmp	r5, r7
 800910c:	d028      	beq.n	8009160 <_scanf_i+0x1d0>
 800910e:	6822      	ldr	r2, [r4, #0]
 8009110:	f012 0210 	ands.w	r2, r2, #16
 8009114:	d113      	bne.n	800913e <_scanf_i+0x1ae>
 8009116:	702a      	strb	r2, [r5, #0]
 8009118:	4639      	mov	r1, r7
 800911a:	6863      	ldr	r3, [r4, #4]
 800911c:	4650      	mov	r0, sl
 800911e:	9e01      	ldr	r6, [sp, #4]
 8009120:	47b0      	blx	r6
 8009122:	f8d8 3000 	ldr.w	r3, [r8]
 8009126:	6821      	ldr	r1, [r4, #0]
 8009128:	1d1a      	adds	r2, r3, #4
 800912a:	f8c8 2000 	str.w	r2, [r8]
 800912e:	f011 0f20 	tst.w	r1, #32
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	d00f      	beq.n	8009156 <_scanf_i+0x1c6>
 8009136:	6018      	str	r0, [r3, #0]
 8009138:	68e3      	ldr	r3, [r4, #12]
 800913a:	3301      	adds	r3, #1
 800913c:	60e3      	str	r3, [r4, #12]
 800913e:	2000      	movs	r0, #0
 8009140:	6923      	ldr	r3, [r4, #16]
 8009142:	1bed      	subs	r5, r5, r7
 8009144:	445d      	add	r5, fp
 8009146:	442b      	add	r3, r5
 8009148:	6123      	str	r3, [r4, #16]
 800914a:	b007      	add	sp, #28
 800914c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009150:	f04f 0b00 	mov.w	fp, #0
 8009154:	e7ca      	b.n	80090ec <_scanf_i+0x15c>
 8009156:	07ca      	lsls	r2, r1, #31
 8009158:	bf4c      	ite	mi
 800915a:	8018      	strhmi	r0, [r3, #0]
 800915c:	6018      	strpl	r0, [r3, #0]
 800915e:	e7eb      	b.n	8009138 <_scanf_i+0x1a8>
 8009160:	2001      	movs	r0, #1
 8009162:	e7f2      	b.n	800914a <_scanf_i+0x1ba>
 8009164:	08009d54 	.word	0x08009d54
 8009168:	080095f1 	.word	0x080095f1
 800916c:	080096d1 	.word	0x080096d1
 8009170:	08009ed7 	.word	0x08009ed7

08009174 <__sflush_r>:
 8009174:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917a:	0716      	lsls	r6, r2, #28
 800917c:	4605      	mov	r5, r0
 800917e:	460c      	mov	r4, r1
 8009180:	d454      	bmi.n	800922c <__sflush_r+0xb8>
 8009182:	684b      	ldr	r3, [r1, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	dc02      	bgt.n	800918e <__sflush_r+0x1a>
 8009188:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800918a:	2b00      	cmp	r3, #0
 800918c:	dd48      	ble.n	8009220 <__sflush_r+0xac>
 800918e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009190:	2e00      	cmp	r6, #0
 8009192:	d045      	beq.n	8009220 <__sflush_r+0xac>
 8009194:	2300      	movs	r3, #0
 8009196:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800919a:	682f      	ldr	r7, [r5, #0]
 800919c:	6a21      	ldr	r1, [r4, #32]
 800919e:	602b      	str	r3, [r5, #0]
 80091a0:	d030      	beq.n	8009204 <__sflush_r+0x90>
 80091a2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	0759      	lsls	r1, r3, #29
 80091a8:	d505      	bpl.n	80091b6 <__sflush_r+0x42>
 80091aa:	6863      	ldr	r3, [r4, #4]
 80091ac:	1ad2      	subs	r2, r2, r3
 80091ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091b0:	b10b      	cbz	r3, 80091b6 <__sflush_r+0x42>
 80091b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091b4:	1ad2      	subs	r2, r2, r3
 80091b6:	2300      	movs	r3, #0
 80091b8:	4628      	mov	r0, r5
 80091ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091bc:	6a21      	ldr	r1, [r4, #32]
 80091be:	47b0      	blx	r6
 80091c0:	1c43      	adds	r3, r0, #1
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	d106      	bne.n	80091d4 <__sflush_r+0x60>
 80091c6:	6829      	ldr	r1, [r5, #0]
 80091c8:	291d      	cmp	r1, #29
 80091ca:	d82b      	bhi.n	8009224 <__sflush_r+0xb0>
 80091cc:	4a28      	ldr	r2, [pc, #160]	@ (8009270 <__sflush_r+0xfc>)
 80091ce:	40ca      	lsrs	r2, r1
 80091d0:	07d6      	lsls	r6, r2, #31
 80091d2:	d527      	bpl.n	8009224 <__sflush_r+0xb0>
 80091d4:	2200      	movs	r2, #0
 80091d6:	6062      	str	r2, [r4, #4]
 80091d8:	6922      	ldr	r2, [r4, #16]
 80091da:	04d9      	lsls	r1, r3, #19
 80091dc:	6022      	str	r2, [r4, #0]
 80091de:	d504      	bpl.n	80091ea <__sflush_r+0x76>
 80091e0:	1c42      	adds	r2, r0, #1
 80091e2:	d101      	bne.n	80091e8 <__sflush_r+0x74>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b903      	cbnz	r3, 80091ea <__sflush_r+0x76>
 80091e8:	6560      	str	r0, [r4, #84]	@ 0x54
 80091ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091ec:	602f      	str	r7, [r5, #0]
 80091ee:	b1b9      	cbz	r1, 8009220 <__sflush_r+0xac>
 80091f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091f4:	4299      	cmp	r1, r3
 80091f6:	d002      	beq.n	80091fe <__sflush_r+0x8a>
 80091f8:	4628      	mov	r0, r5
 80091fa:	f7fe fed1 	bl	8007fa0 <_free_r>
 80091fe:	2300      	movs	r3, #0
 8009200:	6363      	str	r3, [r4, #52]	@ 0x34
 8009202:	e00d      	b.n	8009220 <__sflush_r+0xac>
 8009204:	2301      	movs	r3, #1
 8009206:	4628      	mov	r0, r5
 8009208:	47b0      	blx	r6
 800920a:	4602      	mov	r2, r0
 800920c:	1c50      	adds	r0, r2, #1
 800920e:	d1c9      	bne.n	80091a4 <__sflush_r+0x30>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d0c6      	beq.n	80091a4 <__sflush_r+0x30>
 8009216:	2b1d      	cmp	r3, #29
 8009218:	d001      	beq.n	800921e <__sflush_r+0xaa>
 800921a:	2b16      	cmp	r3, #22
 800921c:	d11d      	bne.n	800925a <__sflush_r+0xe6>
 800921e:	602f      	str	r7, [r5, #0]
 8009220:	2000      	movs	r0, #0
 8009222:	e021      	b.n	8009268 <__sflush_r+0xf4>
 8009224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009228:	b21b      	sxth	r3, r3
 800922a:	e01a      	b.n	8009262 <__sflush_r+0xee>
 800922c:	690f      	ldr	r7, [r1, #16]
 800922e:	2f00      	cmp	r7, #0
 8009230:	d0f6      	beq.n	8009220 <__sflush_r+0xac>
 8009232:	0793      	lsls	r3, r2, #30
 8009234:	bf18      	it	ne
 8009236:	2300      	movne	r3, #0
 8009238:	680e      	ldr	r6, [r1, #0]
 800923a:	bf08      	it	eq
 800923c:	694b      	ldreq	r3, [r1, #20]
 800923e:	1bf6      	subs	r6, r6, r7
 8009240:	600f      	str	r7, [r1, #0]
 8009242:	608b      	str	r3, [r1, #8]
 8009244:	2e00      	cmp	r6, #0
 8009246:	ddeb      	ble.n	8009220 <__sflush_r+0xac>
 8009248:	4633      	mov	r3, r6
 800924a:	463a      	mov	r2, r7
 800924c:	4628      	mov	r0, r5
 800924e:	6a21      	ldr	r1, [r4, #32]
 8009250:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009254:	47e0      	blx	ip
 8009256:	2800      	cmp	r0, #0
 8009258:	dc07      	bgt.n	800926a <__sflush_r+0xf6>
 800925a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009262:	f04f 30ff 	mov.w	r0, #4294967295
 8009266:	81a3      	strh	r3, [r4, #12]
 8009268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800926a:	4407      	add	r7, r0
 800926c:	1a36      	subs	r6, r6, r0
 800926e:	e7e9      	b.n	8009244 <__sflush_r+0xd0>
 8009270:	20400001 	.word	0x20400001

08009274 <_fflush_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	690b      	ldr	r3, [r1, #16]
 8009278:	4605      	mov	r5, r0
 800927a:	460c      	mov	r4, r1
 800927c:	b913      	cbnz	r3, 8009284 <_fflush_r+0x10>
 800927e:	2500      	movs	r5, #0
 8009280:	4628      	mov	r0, r5
 8009282:	bd38      	pop	{r3, r4, r5, pc}
 8009284:	b118      	cbz	r0, 800928e <_fflush_r+0x1a>
 8009286:	6a03      	ldr	r3, [r0, #32]
 8009288:	b90b      	cbnz	r3, 800928e <_fflush_r+0x1a>
 800928a:	f7fd fea9 	bl	8006fe0 <__sinit>
 800928e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d0f3      	beq.n	800927e <_fflush_r+0xa>
 8009296:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009298:	07d0      	lsls	r0, r2, #31
 800929a:	d404      	bmi.n	80092a6 <_fflush_r+0x32>
 800929c:	0599      	lsls	r1, r3, #22
 800929e:	d402      	bmi.n	80092a6 <_fflush_r+0x32>
 80092a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092a2:	f7fe f80e 	bl	80072c2 <__retarget_lock_acquire_recursive>
 80092a6:	4628      	mov	r0, r5
 80092a8:	4621      	mov	r1, r4
 80092aa:	f7ff ff63 	bl	8009174 <__sflush_r>
 80092ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092b0:	4605      	mov	r5, r0
 80092b2:	07da      	lsls	r2, r3, #31
 80092b4:	d4e4      	bmi.n	8009280 <_fflush_r+0xc>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	059b      	lsls	r3, r3, #22
 80092ba:	d4e1      	bmi.n	8009280 <_fflush_r+0xc>
 80092bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092be:	f7fe f801 	bl	80072c4 <__retarget_lock_release_recursive>
 80092c2:	e7dd      	b.n	8009280 <_fflush_r+0xc>

080092c4 <__sccl>:
 80092c4:	b570      	push	{r4, r5, r6, lr}
 80092c6:	780b      	ldrb	r3, [r1, #0]
 80092c8:	4604      	mov	r4, r0
 80092ca:	2b5e      	cmp	r3, #94	@ 0x5e
 80092cc:	bf0b      	itete	eq
 80092ce:	784b      	ldrbeq	r3, [r1, #1]
 80092d0:	1c4a      	addne	r2, r1, #1
 80092d2:	1c8a      	addeq	r2, r1, #2
 80092d4:	2100      	movne	r1, #0
 80092d6:	bf08      	it	eq
 80092d8:	2101      	moveq	r1, #1
 80092da:	3801      	subs	r0, #1
 80092dc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80092e0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80092e4:	42a8      	cmp	r0, r5
 80092e6:	d1fb      	bne.n	80092e0 <__sccl+0x1c>
 80092e8:	b90b      	cbnz	r3, 80092ee <__sccl+0x2a>
 80092ea:	1e50      	subs	r0, r2, #1
 80092ec:	bd70      	pop	{r4, r5, r6, pc}
 80092ee:	f081 0101 	eor.w	r1, r1, #1
 80092f2:	4610      	mov	r0, r2
 80092f4:	54e1      	strb	r1, [r4, r3]
 80092f6:	4602      	mov	r2, r0
 80092f8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80092fc:	2d2d      	cmp	r5, #45	@ 0x2d
 80092fe:	d005      	beq.n	800930c <__sccl+0x48>
 8009300:	2d5d      	cmp	r5, #93	@ 0x5d
 8009302:	d016      	beq.n	8009332 <__sccl+0x6e>
 8009304:	2d00      	cmp	r5, #0
 8009306:	d0f1      	beq.n	80092ec <__sccl+0x28>
 8009308:	462b      	mov	r3, r5
 800930a:	e7f2      	b.n	80092f2 <__sccl+0x2e>
 800930c:	7846      	ldrb	r6, [r0, #1]
 800930e:	2e5d      	cmp	r6, #93	@ 0x5d
 8009310:	d0fa      	beq.n	8009308 <__sccl+0x44>
 8009312:	42b3      	cmp	r3, r6
 8009314:	dcf8      	bgt.n	8009308 <__sccl+0x44>
 8009316:	461a      	mov	r2, r3
 8009318:	3002      	adds	r0, #2
 800931a:	3201      	adds	r2, #1
 800931c:	4296      	cmp	r6, r2
 800931e:	54a1      	strb	r1, [r4, r2]
 8009320:	dcfb      	bgt.n	800931a <__sccl+0x56>
 8009322:	1af2      	subs	r2, r6, r3
 8009324:	3a01      	subs	r2, #1
 8009326:	42b3      	cmp	r3, r6
 8009328:	bfa8      	it	ge
 800932a:	2200      	movge	r2, #0
 800932c:	1c5d      	adds	r5, r3, #1
 800932e:	18ab      	adds	r3, r5, r2
 8009330:	e7e1      	b.n	80092f6 <__sccl+0x32>
 8009332:	4610      	mov	r0, r2
 8009334:	e7da      	b.n	80092ec <__sccl+0x28>

08009336 <__submore>:
 8009336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800933a:	460c      	mov	r4, r1
 800933c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800933e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009342:	4299      	cmp	r1, r3
 8009344:	d11b      	bne.n	800937e <__submore+0x48>
 8009346:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800934a:	f7fe fe9b 	bl	8008084 <_malloc_r>
 800934e:	b918      	cbnz	r0, 8009358 <__submore+0x22>
 8009350:	f04f 30ff 	mov.w	r0, #4294967295
 8009354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009358:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800935c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800935e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009362:	6360      	str	r0, [r4, #52]	@ 0x34
 8009364:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009368:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800936c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009370:	7043      	strb	r3, [r0, #1]
 8009372:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009376:	7003      	strb	r3, [r0, #0]
 8009378:	6020      	str	r0, [r4, #0]
 800937a:	2000      	movs	r0, #0
 800937c:	e7ea      	b.n	8009354 <__submore+0x1e>
 800937e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009380:	0077      	lsls	r7, r6, #1
 8009382:	463a      	mov	r2, r7
 8009384:	f000 f88c 	bl	80094a0 <_realloc_r>
 8009388:	4605      	mov	r5, r0
 800938a:	2800      	cmp	r0, #0
 800938c:	d0e0      	beq.n	8009350 <__submore+0x1a>
 800938e:	eb00 0806 	add.w	r8, r0, r6
 8009392:	4601      	mov	r1, r0
 8009394:	4632      	mov	r2, r6
 8009396:	4640      	mov	r0, r8
 8009398:	f000 f830 	bl	80093fc <memcpy>
 800939c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80093a0:	f8c4 8000 	str.w	r8, [r4]
 80093a4:	e7e9      	b.n	800937a <__submore+0x44>

080093a6 <memmove>:
 80093a6:	4288      	cmp	r0, r1
 80093a8:	b510      	push	{r4, lr}
 80093aa:	eb01 0402 	add.w	r4, r1, r2
 80093ae:	d902      	bls.n	80093b6 <memmove+0x10>
 80093b0:	4284      	cmp	r4, r0
 80093b2:	4623      	mov	r3, r4
 80093b4:	d807      	bhi.n	80093c6 <memmove+0x20>
 80093b6:	1e43      	subs	r3, r0, #1
 80093b8:	42a1      	cmp	r1, r4
 80093ba:	d008      	beq.n	80093ce <memmove+0x28>
 80093bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093c4:	e7f8      	b.n	80093b8 <memmove+0x12>
 80093c6:	4601      	mov	r1, r0
 80093c8:	4402      	add	r2, r0
 80093ca:	428a      	cmp	r2, r1
 80093cc:	d100      	bne.n	80093d0 <memmove+0x2a>
 80093ce:	bd10      	pop	{r4, pc}
 80093d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093d8:	e7f7      	b.n	80093ca <memmove+0x24>
	...

080093dc <_sbrk_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	2300      	movs	r3, #0
 80093e0:	4d05      	ldr	r5, [pc, #20]	@ (80093f8 <_sbrk_r+0x1c>)
 80093e2:	4604      	mov	r4, r0
 80093e4:	4608      	mov	r0, r1
 80093e6:	602b      	str	r3, [r5, #0]
 80093e8:	f7f8 fe8e 	bl	8002108 <_sbrk>
 80093ec:	1c43      	adds	r3, r0, #1
 80093ee:	d102      	bne.n	80093f6 <_sbrk_r+0x1a>
 80093f0:	682b      	ldr	r3, [r5, #0]
 80093f2:	b103      	cbz	r3, 80093f6 <_sbrk_r+0x1a>
 80093f4:	6023      	str	r3, [r4, #0]
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	2000052c 	.word	0x2000052c

080093fc <memcpy>:
 80093fc:	440a      	add	r2, r1
 80093fe:	4291      	cmp	r1, r2
 8009400:	f100 33ff 	add.w	r3, r0, #4294967295
 8009404:	d100      	bne.n	8009408 <memcpy+0xc>
 8009406:	4770      	bx	lr
 8009408:	b510      	push	{r4, lr}
 800940a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800940e:	4291      	cmp	r1, r2
 8009410:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009414:	d1f9      	bne.n	800940a <memcpy+0xe>
 8009416:	bd10      	pop	{r4, pc}

08009418 <__assert_func>:
 8009418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800941a:	4614      	mov	r4, r2
 800941c:	461a      	mov	r2, r3
 800941e:	4b09      	ldr	r3, [pc, #36]	@ (8009444 <__assert_func+0x2c>)
 8009420:	4605      	mov	r5, r0
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68d8      	ldr	r0, [r3, #12]
 8009426:	b14c      	cbz	r4, 800943c <__assert_func+0x24>
 8009428:	4b07      	ldr	r3, [pc, #28]	@ (8009448 <__assert_func+0x30>)
 800942a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800942e:	9100      	str	r1, [sp, #0]
 8009430:	462b      	mov	r3, r5
 8009432:	4906      	ldr	r1, [pc, #24]	@ (800944c <__assert_func+0x34>)
 8009434:	f000 f95c 	bl	80096f0 <fiprintf>
 8009438:	f000 f96c 	bl	8009714 <abort>
 800943c:	4b04      	ldr	r3, [pc, #16]	@ (8009450 <__assert_func+0x38>)
 800943e:	461c      	mov	r4, r3
 8009440:	e7f3      	b.n	800942a <__assert_func+0x12>
 8009442:	bf00      	nop
 8009444:	20000020 	.word	0x20000020
 8009448:	08009eec 	.word	0x08009eec
 800944c:	08009ef9 	.word	0x08009ef9
 8009450:	08009f27 	.word	0x08009f27

08009454 <_calloc_r>:
 8009454:	b570      	push	{r4, r5, r6, lr}
 8009456:	fba1 5402 	umull	r5, r4, r1, r2
 800945a:	b934      	cbnz	r4, 800946a <_calloc_r+0x16>
 800945c:	4629      	mov	r1, r5
 800945e:	f7fe fe11 	bl	8008084 <_malloc_r>
 8009462:	4606      	mov	r6, r0
 8009464:	b928      	cbnz	r0, 8009472 <_calloc_r+0x1e>
 8009466:	4630      	mov	r0, r6
 8009468:	bd70      	pop	{r4, r5, r6, pc}
 800946a:	220c      	movs	r2, #12
 800946c:	2600      	movs	r6, #0
 800946e:	6002      	str	r2, [r0, #0]
 8009470:	e7f9      	b.n	8009466 <_calloc_r+0x12>
 8009472:	462a      	mov	r2, r5
 8009474:	4621      	mov	r1, r4
 8009476:	f7fd fe90 	bl	800719a <memset>
 800947a:	e7f4      	b.n	8009466 <_calloc_r+0x12>

0800947c <__ascii_mbtowc>:
 800947c:	b082      	sub	sp, #8
 800947e:	b901      	cbnz	r1, 8009482 <__ascii_mbtowc+0x6>
 8009480:	a901      	add	r1, sp, #4
 8009482:	b142      	cbz	r2, 8009496 <__ascii_mbtowc+0x1a>
 8009484:	b14b      	cbz	r3, 800949a <__ascii_mbtowc+0x1e>
 8009486:	7813      	ldrb	r3, [r2, #0]
 8009488:	600b      	str	r3, [r1, #0]
 800948a:	7812      	ldrb	r2, [r2, #0]
 800948c:	1e10      	subs	r0, r2, #0
 800948e:	bf18      	it	ne
 8009490:	2001      	movne	r0, #1
 8009492:	b002      	add	sp, #8
 8009494:	4770      	bx	lr
 8009496:	4610      	mov	r0, r2
 8009498:	e7fb      	b.n	8009492 <__ascii_mbtowc+0x16>
 800949a:	f06f 0001 	mvn.w	r0, #1
 800949e:	e7f8      	b.n	8009492 <__ascii_mbtowc+0x16>

080094a0 <_realloc_r>:
 80094a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a4:	4607      	mov	r7, r0
 80094a6:	4614      	mov	r4, r2
 80094a8:	460d      	mov	r5, r1
 80094aa:	b921      	cbnz	r1, 80094b6 <_realloc_r+0x16>
 80094ac:	4611      	mov	r1, r2
 80094ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b2:	f7fe bde7 	b.w	8008084 <_malloc_r>
 80094b6:	b92a      	cbnz	r2, 80094c4 <_realloc_r+0x24>
 80094b8:	f7fe fd72 	bl	8007fa0 <_free_r>
 80094bc:	4625      	mov	r5, r4
 80094be:	4628      	mov	r0, r5
 80094c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094c4:	f000 f92d 	bl	8009722 <_malloc_usable_size_r>
 80094c8:	4284      	cmp	r4, r0
 80094ca:	4606      	mov	r6, r0
 80094cc:	d802      	bhi.n	80094d4 <_realloc_r+0x34>
 80094ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094d2:	d8f4      	bhi.n	80094be <_realloc_r+0x1e>
 80094d4:	4621      	mov	r1, r4
 80094d6:	4638      	mov	r0, r7
 80094d8:	f7fe fdd4 	bl	8008084 <_malloc_r>
 80094dc:	4680      	mov	r8, r0
 80094de:	b908      	cbnz	r0, 80094e4 <_realloc_r+0x44>
 80094e0:	4645      	mov	r5, r8
 80094e2:	e7ec      	b.n	80094be <_realloc_r+0x1e>
 80094e4:	42b4      	cmp	r4, r6
 80094e6:	4622      	mov	r2, r4
 80094e8:	4629      	mov	r1, r5
 80094ea:	bf28      	it	cs
 80094ec:	4632      	movcs	r2, r6
 80094ee:	f7ff ff85 	bl	80093fc <memcpy>
 80094f2:	4629      	mov	r1, r5
 80094f4:	4638      	mov	r0, r7
 80094f6:	f7fe fd53 	bl	8007fa0 <_free_r>
 80094fa:	e7f1      	b.n	80094e0 <_realloc_r+0x40>

080094fc <_strtol_l.isra.0>:
 80094fc:	2b24      	cmp	r3, #36	@ 0x24
 80094fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009502:	4686      	mov	lr, r0
 8009504:	4690      	mov	r8, r2
 8009506:	d801      	bhi.n	800950c <_strtol_l.isra.0+0x10>
 8009508:	2b01      	cmp	r3, #1
 800950a:	d106      	bne.n	800951a <_strtol_l.isra.0+0x1e>
 800950c:	f7fd feae 	bl	800726c <__errno>
 8009510:	2316      	movs	r3, #22
 8009512:	6003      	str	r3, [r0, #0]
 8009514:	2000      	movs	r0, #0
 8009516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800951a:	460d      	mov	r5, r1
 800951c:	4833      	ldr	r0, [pc, #204]	@ (80095ec <_strtol_l.isra.0+0xf0>)
 800951e:	462a      	mov	r2, r5
 8009520:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009524:	5d06      	ldrb	r6, [r0, r4]
 8009526:	f016 0608 	ands.w	r6, r6, #8
 800952a:	d1f8      	bne.n	800951e <_strtol_l.isra.0+0x22>
 800952c:	2c2d      	cmp	r4, #45	@ 0x2d
 800952e:	d110      	bne.n	8009552 <_strtol_l.isra.0+0x56>
 8009530:	2601      	movs	r6, #1
 8009532:	782c      	ldrb	r4, [r5, #0]
 8009534:	1c95      	adds	r5, r2, #2
 8009536:	f033 0210 	bics.w	r2, r3, #16
 800953a:	d115      	bne.n	8009568 <_strtol_l.isra.0+0x6c>
 800953c:	2c30      	cmp	r4, #48	@ 0x30
 800953e:	d10d      	bne.n	800955c <_strtol_l.isra.0+0x60>
 8009540:	782a      	ldrb	r2, [r5, #0]
 8009542:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009546:	2a58      	cmp	r2, #88	@ 0x58
 8009548:	d108      	bne.n	800955c <_strtol_l.isra.0+0x60>
 800954a:	786c      	ldrb	r4, [r5, #1]
 800954c:	3502      	adds	r5, #2
 800954e:	2310      	movs	r3, #16
 8009550:	e00a      	b.n	8009568 <_strtol_l.isra.0+0x6c>
 8009552:	2c2b      	cmp	r4, #43	@ 0x2b
 8009554:	bf04      	itt	eq
 8009556:	782c      	ldrbeq	r4, [r5, #0]
 8009558:	1c95      	addeq	r5, r2, #2
 800955a:	e7ec      	b.n	8009536 <_strtol_l.isra.0+0x3a>
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1f6      	bne.n	800954e <_strtol_l.isra.0+0x52>
 8009560:	2c30      	cmp	r4, #48	@ 0x30
 8009562:	bf14      	ite	ne
 8009564:	230a      	movne	r3, #10
 8009566:	2308      	moveq	r3, #8
 8009568:	2200      	movs	r2, #0
 800956a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800956e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009572:	fbbc f9f3 	udiv	r9, ip, r3
 8009576:	4610      	mov	r0, r2
 8009578:	fb03 ca19 	mls	sl, r3, r9, ip
 800957c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009580:	2f09      	cmp	r7, #9
 8009582:	d80f      	bhi.n	80095a4 <_strtol_l.isra.0+0xa8>
 8009584:	463c      	mov	r4, r7
 8009586:	42a3      	cmp	r3, r4
 8009588:	dd1b      	ble.n	80095c2 <_strtol_l.isra.0+0xc6>
 800958a:	1c57      	adds	r7, r2, #1
 800958c:	d007      	beq.n	800959e <_strtol_l.isra.0+0xa2>
 800958e:	4581      	cmp	r9, r0
 8009590:	d314      	bcc.n	80095bc <_strtol_l.isra.0+0xc0>
 8009592:	d101      	bne.n	8009598 <_strtol_l.isra.0+0x9c>
 8009594:	45a2      	cmp	sl, r4
 8009596:	db11      	blt.n	80095bc <_strtol_l.isra.0+0xc0>
 8009598:	2201      	movs	r2, #1
 800959a:	fb00 4003 	mla	r0, r0, r3, r4
 800959e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095a2:	e7eb      	b.n	800957c <_strtol_l.isra.0+0x80>
 80095a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80095a8:	2f19      	cmp	r7, #25
 80095aa:	d801      	bhi.n	80095b0 <_strtol_l.isra.0+0xb4>
 80095ac:	3c37      	subs	r4, #55	@ 0x37
 80095ae:	e7ea      	b.n	8009586 <_strtol_l.isra.0+0x8a>
 80095b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80095b4:	2f19      	cmp	r7, #25
 80095b6:	d804      	bhi.n	80095c2 <_strtol_l.isra.0+0xc6>
 80095b8:	3c57      	subs	r4, #87	@ 0x57
 80095ba:	e7e4      	b.n	8009586 <_strtol_l.isra.0+0x8a>
 80095bc:	f04f 32ff 	mov.w	r2, #4294967295
 80095c0:	e7ed      	b.n	800959e <_strtol_l.isra.0+0xa2>
 80095c2:	1c53      	adds	r3, r2, #1
 80095c4:	d108      	bne.n	80095d8 <_strtol_l.isra.0+0xdc>
 80095c6:	2322      	movs	r3, #34	@ 0x22
 80095c8:	4660      	mov	r0, ip
 80095ca:	f8ce 3000 	str.w	r3, [lr]
 80095ce:	f1b8 0f00 	cmp.w	r8, #0
 80095d2:	d0a0      	beq.n	8009516 <_strtol_l.isra.0+0x1a>
 80095d4:	1e69      	subs	r1, r5, #1
 80095d6:	e006      	b.n	80095e6 <_strtol_l.isra.0+0xea>
 80095d8:	b106      	cbz	r6, 80095dc <_strtol_l.isra.0+0xe0>
 80095da:	4240      	negs	r0, r0
 80095dc:	f1b8 0f00 	cmp.w	r8, #0
 80095e0:	d099      	beq.n	8009516 <_strtol_l.isra.0+0x1a>
 80095e2:	2a00      	cmp	r2, #0
 80095e4:	d1f6      	bne.n	80095d4 <_strtol_l.isra.0+0xd8>
 80095e6:	f8c8 1000 	str.w	r1, [r8]
 80095ea:	e794      	b.n	8009516 <_strtol_l.isra.0+0x1a>
 80095ec:	0800a029 	.word	0x0800a029

080095f0 <_strtol_r>:
 80095f0:	f7ff bf84 	b.w	80094fc <_strtol_l.isra.0>

080095f4 <_strtoul_l.isra.0>:
 80095f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095f8:	4686      	mov	lr, r0
 80095fa:	460d      	mov	r5, r1
 80095fc:	4e33      	ldr	r6, [pc, #204]	@ (80096cc <_strtoul_l.isra.0+0xd8>)
 80095fe:	4628      	mov	r0, r5
 8009600:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009604:	5d37      	ldrb	r7, [r6, r4]
 8009606:	f017 0708 	ands.w	r7, r7, #8
 800960a:	d1f8      	bne.n	80095fe <_strtoul_l.isra.0+0xa>
 800960c:	2c2d      	cmp	r4, #45	@ 0x2d
 800960e:	d110      	bne.n	8009632 <_strtoul_l.isra.0+0x3e>
 8009610:	2701      	movs	r7, #1
 8009612:	782c      	ldrb	r4, [r5, #0]
 8009614:	1c85      	adds	r5, r0, #2
 8009616:	f033 0010 	bics.w	r0, r3, #16
 800961a:	d115      	bne.n	8009648 <_strtoul_l.isra.0+0x54>
 800961c:	2c30      	cmp	r4, #48	@ 0x30
 800961e:	d10d      	bne.n	800963c <_strtoul_l.isra.0+0x48>
 8009620:	7828      	ldrb	r0, [r5, #0]
 8009622:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009626:	2858      	cmp	r0, #88	@ 0x58
 8009628:	d108      	bne.n	800963c <_strtoul_l.isra.0+0x48>
 800962a:	786c      	ldrb	r4, [r5, #1]
 800962c:	3502      	adds	r5, #2
 800962e:	2310      	movs	r3, #16
 8009630:	e00a      	b.n	8009648 <_strtoul_l.isra.0+0x54>
 8009632:	2c2b      	cmp	r4, #43	@ 0x2b
 8009634:	bf04      	itt	eq
 8009636:	782c      	ldrbeq	r4, [r5, #0]
 8009638:	1c85      	addeq	r5, r0, #2
 800963a:	e7ec      	b.n	8009616 <_strtoul_l.isra.0+0x22>
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1f6      	bne.n	800962e <_strtoul_l.isra.0+0x3a>
 8009640:	2c30      	cmp	r4, #48	@ 0x30
 8009642:	bf14      	ite	ne
 8009644:	230a      	movne	r3, #10
 8009646:	2308      	moveq	r3, #8
 8009648:	f04f 38ff 	mov.w	r8, #4294967295
 800964c:	fbb8 f8f3 	udiv	r8, r8, r3
 8009650:	2600      	movs	r6, #0
 8009652:	fb03 f908 	mul.w	r9, r3, r8
 8009656:	4630      	mov	r0, r6
 8009658:	ea6f 0909 	mvn.w	r9, r9
 800965c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009660:	f1bc 0f09 	cmp.w	ip, #9
 8009664:	d810      	bhi.n	8009688 <_strtoul_l.isra.0+0x94>
 8009666:	4664      	mov	r4, ip
 8009668:	42a3      	cmp	r3, r4
 800966a:	dd1e      	ble.n	80096aa <_strtoul_l.isra.0+0xb6>
 800966c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009670:	d007      	beq.n	8009682 <_strtoul_l.isra.0+0x8e>
 8009672:	4580      	cmp	r8, r0
 8009674:	d316      	bcc.n	80096a4 <_strtoul_l.isra.0+0xb0>
 8009676:	d101      	bne.n	800967c <_strtoul_l.isra.0+0x88>
 8009678:	45a1      	cmp	r9, r4
 800967a:	db13      	blt.n	80096a4 <_strtoul_l.isra.0+0xb0>
 800967c:	2601      	movs	r6, #1
 800967e:	fb00 4003 	mla	r0, r0, r3, r4
 8009682:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009686:	e7e9      	b.n	800965c <_strtoul_l.isra.0+0x68>
 8009688:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800968c:	f1bc 0f19 	cmp.w	ip, #25
 8009690:	d801      	bhi.n	8009696 <_strtoul_l.isra.0+0xa2>
 8009692:	3c37      	subs	r4, #55	@ 0x37
 8009694:	e7e8      	b.n	8009668 <_strtoul_l.isra.0+0x74>
 8009696:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800969a:	f1bc 0f19 	cmp.w	ip, #25
 800969e:	d804      	bhi.n	80096aa <_strtoul_l.isra.0+0xb6>
 80096a0:	3c57      	subs	r4, #87	@ 0x57
 80096a2:	e7e1      	b.n	8009668 <_strtoul_l.isra.0+0x74>
 80096a4:	f04f 36ff 	mov.w	r6, #4294967295
 80096a8:	e7eb      	b.n	8009682 <_strtoul_l.isra.0+0x8e>
 80096aa:	1c73      	adds	r3, r6, #1
 80096ac:	d106      	bne.n	80096bc <_strtoul_l.isra.0+0xc8>
 80096ae:	2322      	movs	r3, #34	@ 0x22
 80096b0:	4630      	mov	r0, r6
 80096b2:	f8ce 3000 	str.w	r3, [lr]
 80096b6:	b932      	cbnz	r2, 80096c6 <_strtoul_l.isra.0+0xd2>
 80096b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096bc:	b107      	cbz	r7, 80096c0 <_strtoul_l.isra.0+0xcc>
 80096be:	4240      	negs	r0, r0
 80096c0:	2a00      	cmp	r2, #0
 80096c2:	d0f9      	beq.n	80096b8 <_strtoul_l.isra.0+0xc4>
 80096c4:	b106      	cbz	r6, 80096c8 <_strtoul_l.isra.0+0xd4>
 80096c6:	1e69      	subs	r1, r5, #1
 80096c8:	6011      	str	r1, [r2, #0]
 80096ca:	e7f5      	b.n	80096b8 <_strtoul_l.isra.0+0xc4>
 80096cc:	0800a029 	.word	0x0800a029

080096d0 <_strtoul_r>:
 80096d0:	f7ff bf90 	b.w	80095f4 <_strtoul_l.isra.0>

080096d4 <__ascii_wctomb>:
 80096d4:	4603      	mov	r3, r0
 80096d6:	4608      	mov	r0, r1
 80096d8:	b141      	cbz	r1, 80096ec <__ascii_wctomb+0x18>
 80096da:	2aff      	cmp	r2, #255	@ 0xff
 80096dc:	d904      	bls.n	80096e8 <__ascii_wctomb+0x14>
 80096de:	228a      	movs	r2, #138	@ 0x8a
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	4770      	bx	lr
 80096e8:	2001      	movs	r0, #1
 80096ea:	700a      	strb	r2, [r1, #0]
 80096ec:	4770      	bx	lr
	...

080096f0 <fiprintf>:
 80096f0:	b40e      	push	{r1, r2, r3}
 80096f2:	b503      	push	{r0, r1, lr}
 80096f4:	4601      	mov	r1, r0
 80096f6:	ab03      	add	r3, sp, #12
 80096f8:	4805      	ldr	r0, [pc, #20]	@ (8009710 <fiprintf+0x20>)
 80096fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80096fe:	6800      	ldr	r0, [r0, #0]
 8009700:	9301      	str	r3, [sp, #4]
 8009702:	f000 f83d 	bl	8009780 <_vfiprintf_r>
 8009706:	b002      	add	sp, #8
 8009708:	f85d eb04 	ldr.w	lr, [sp], #4
 800970c:	b003      	add	sp, #12
 800970e:	4770      	bx	lr
 8009710:	20000020 	.word	0x20000020

08009714 <abort>:
 8009714:	2006      	movs	r0, #6
 8009716:	b508      	push	{r3, lr}
 8009718:	f000 fa06 	bl	8009b28 <raise>
 800971c:	2001      	movs	r0, #1
 800971e:	f7f8 fc7e 	bl	800201e <_exit>

08009722 <_malloc_usable_size_r>:
 8009722:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009726:	1f18      	subs	r0, r3, #4
 8009728:	2b00      	cmp	r3, #0
 800972a:	bfbc      	itt	lt
 800972c:	580b      	ldrlt	r3, [r1, r0]
 800972e:	18c0      	addlt	r0, r0, r3
 8009730:	4770      	bx	lr

08009732 <__sfputc_r>:
 8009732:	6893      	ldr	r3, [r2, #8]
 8009734:	b410      	push	{r4}
 8009736:	3b01      	subs	r3, #1
 8009738:	2b00      	cmp	r3, #0
 800973a:	6093      	str	r3, [r2, #8]
 800973c:	da07      	bge.n	800974e <__sfputc_r+0x1c>
 800973e:	6994      	ldr	r4, [r2, #24]
 8009740:	42a3      	cmp	r3, r4
 8009742:	db01      	blt.n	8009748 <__sfputc_r+0x16>
 8009744:	290a      	cmp	r1, #10
 8009746:	d102      	bne.n	800974e <__sfputc_r+0x1c>
 8009748:	bc10      	pop	{r4}
 800974a:	f000 b931 	b.w	80099b0 <__swbuf_r>
 800974e:	6813      	ldr	r3, [r2, #0]
 8009750:	1c58      	adds	r0, r3, #1
 8009752:	6010      	str	r0, [r2, #0]
 8009754:	7019      	strb	r1, [r3, #0]
 8009756:	4608      	mov	r0, r1
 8009758:	bc10      	pop	{r4}
 800975a:	4770      	bx	lr

0800975c <__sfputs_r>:
 800975c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975e:	4606      	mov	r6, r0
 8009760:	460f      	mov	r7, r1
 8009762:	4614      	mov	r4, r2
 8009764:	18d5      	adds	r5, r2, r3
 8009766:	42ac      	cmp	r4, r5
 8009768:	d101      	bne.n	800976e <__sfputs_r+0x12>
 800976a:	2000      	movs	r0, #0
 800976c:	e007      	b.n	800977e <__sfputs_r+0x22>
 800976e:	463a      	mov	r2, r7
 8009770:	4630      	mov	r0, r6
 8009772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009776:	f7ff ffdc 	bl	8009732 <__sfputc_r>
 800977a:	1c43      	adds	r3, r0, #1
 800977c:	d1f3      	bne.n	8009766 <__sfputs_r+0xa>
 800977e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009780 <_vfiprintf_r>:
 8009780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009784:	460d      	mov	r5, r1
 8009786:	4614      	mov	r4, r2
 8009788:	4698      	mov	r8, r3
 800978a:	4606      	mov	r6, r0
 800978c:	b09d      	sub	sp, #116	@ 0x74
 800978e:	b118      	cbz	r0, 8009798 <_vfiprintf_r+0x18>
 8009790:	6a03      	ldr	r3, [r0, #32]
 8009792:	b90b      	cbnz	r3, 8009798 <_vfiprintf_r+0x18>
 8009794:	f7fd fc24 	bl	8006fe0 <__sinit>
 8009798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800979a:	07d9      	lsls	r1, r3, #31
 800979c:	d405      	bmi.n	80097aa <_vfiprintf_r+0x2a>
 800979e:	89ab      	ldrh	r3, [r5, #12]
 80097a0:	059a      	lsls	r2, r3, #22
 80097a2:	d402      	bmi.n	80097aa <_vfiprintf_r+0x2a>
 80097a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097a6:	f7fd fd8c 	bl	80072c2 <__retarget_lock_acquire_recursive>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	071b      	lsls	r3, r3, #28
 80097ae:	d501      	bpl.n	80097b4 <_vfiprintf_r+0x34>
 80097b0:	692b      	ldr	r3, [r5, #16]
 80097b2:	b99b      	cbnz	r3, 80097dc <_vfiprintf_r+0x5c>
 80097b4:	4629      	mov	r1, r5
 80097b6:	4630      	mov	r0, r6
 80097b8:	f000 f938 	bl	8009a2c <__swsetup_r>
 80097bc:	b170      	cbz	r0, 80097dc <_vfiprintf_r+0x5c>
 80097be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097c0:	07dc      	lsls	r4, r3, #31
 80097c2:	d504      	bpl.n	80097ce <_vfiprintf_r+0x4e>
 80097c4:	f04f 30ff 	mov.w	r0, #4294967295
 80097c8:	b01d      	add	sp, #116	@ 0x74
 80097ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ce:	89ab      	ldrh	r3, [r5, #12]
 80097d0:	0598      	lsls	r0, r3, #22
 80097d2:	d4f7      	bmi.n	80097c4 <_vfiprintf_r+0x44>
 80097d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097d6:	f7fd fd75 	bl	80072c4 <__retarget_lock_release_recursive>
 80097da:	e7f3      	b.n	80097c4 <_vfiprintf_r+0x44>
 80097dc:	2300      	movs	r3, #0
 80097de:	9309      	str	r3, [sp, #36]	@ 0x24
 80097e0:	2320      	movs	r3, #32
 80097e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097e6:	2330      	movs	r3, #48	@ 0x30
 80097e8:	f04f 0901 	mov.w	r9, #1
 80097ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80097f0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800999c <_vfiprintf_r+0x21c>
 80097f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097f8:	4623      	mov	r3, r4
 80097fa:	469a      	mov	sl, r3
 80097fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009800:	b10a      	cbz	r2, 8009806 <_vfiprintf_r+0x86>
 8009802:	2a25      	cmp	r2, #37	@ 0x25
 8009804:	d1f9      	bne.n	80097fa <_vfiprintf_r+0x7a>
 8009806:	ebba 0b04 	subs.w	fp, sl, r4
 800980a:	d00b      	beq.n	8009824 <_vfiprintf_r+0xa4>
 800980c:	465b      	mov	r3, fp
 800980e:	4622      	mov	r2, r4
 8009810:	4629      	mov	r1, r5
 8009812:	4630      	mov	r0, r6
 8009814:	f7ff ffa2 	bl	800975c <__sfputs_r>
 8009818:	3001      	adds	r0, #1
 800981a:	f000 80a7 	beq.w	800996c <_vfiprintf_r+0x1ec>
 800981e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009820:	445a      	add	r2, fp
 8009822:	9209      	str	r2, [sp, #36]	@ 0x24
 8009824:	f89a 3000 	ldrb.w	r3, [sl]
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 809f 	beq.w	800996c <_vfiprintf_r+0x1ec>
 800982e:	2300      	movs	r3, #0
 8009830:	f04f 32ff 	mov.w	r2, #4294967295
 8009834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009838:	f10a 0a01 	add.w	sl, sl, #1
 800983c:	9304      	str	r3, [sp, #16]
 800983e:	9307      	str	r3, [sp, #28]
 8009840:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009844:	931a      	str	r3, [sp, #104]	@ 0x68
 8009846:	4654      	mov	r4, sl
 8009848:	2205      	movs	r2, #5
 800984a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800984e:	4853      	ldr	r0, [pc, #332]	@ (800999c <_vfiprintf_r+0x21c>)
 8009850:	f7fd fd39 	bl	80072c6 <memchr>
 8009854:	9a04      	ldr	r2, [sp, #16]
 8009856:	b9d8      	cbnz	r0, 8009890 <_vfiprintf_r+0x110>
 8009858:	06d1      	lsls	r1, r2, #27
 800985a:	bf44      	itt	mi
 800985c:	2320      	movmi	r3, #32
 800985e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009862:	0713      	lsls	r3, r2, #28
 8009864:	bf44      	itt	mi
 8009866:	232b      	movmi	r3, #43	@ 0x2b
 8009868:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800986c:	f89a 3000 	ldrb.w	r3, [sl]
 8009870:	2b2a      	cmp	r3, #42	@ 0x2a
 8009872:	d015      	beq.n	80098a0 <_vfiprintf_r+0x120>
 8009874:	4654      	mov	r4, sl
 8009876:	2000      	movs	r0, #0
 8009878:	f04f 0c0a 	mov.w	ip, #10
 800987c:	9a07      	ldr	r2, [sp, #28]
 800987e:	4621      	mov	r1, r4
 8009880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009884:	3b30      	subs	r3, #48	@ 0x30
 8009886:	2b09      	cmp	r3, #9
 8009888:	d94b      	bls.n	8009922 <_vfiprintf_r+0x1a2>
 800988a:	b1b0      	cbz	r0, 80098ba <_vfiprintf_r+0x13a>
 800988c:	9207      	str	r2, [sp, #28]
 800988e:	e014      	b.n	80098ba <_vfiprintf_r+0x13a>
 8009890:	eba0 0308 	sub.w	r3, r0, r8
 8009894:	fa09 f303 	lsl.w	r3, r9, r3
 8009898:	4313      	orrs	r3, r2
 800989a:	46a2      	mov	sl, r4
 800989c:	9304      	str	r3, [sp, #16]
 800989e:	e7d2      	b.n	8009846 <_vfiprintf_r+0xc6>
 80098a0:	9b03      	ldr	r3, [sp, #12]
 80098a2:	1d19      	adds	r1, r3, #4
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	9103      	str	r1, [sp, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	bfbb      	ittet	lt
 80098ac:	425b      	neglt	r3, r3
 80098ae:	f042 0202 	orrlt.w	r2, r2, #2
 80098b2:	9307      	strge	r3, [sp, #28]
 80098b4:	9307      	strlt	r3, [sp, #28]
 80098b6:	bfb8      	it	lt
 80098b8:	9204      	strlt	r2, [sp, #16]
 80098ba:	7823      	ldrb	r3, [r4, #0]
 80098bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80098be:	d10a      	bne.n	80098d6 <_vfiprintf_r+0x156>
 80098c0:	7863      	ldrb	r3, [r4, #1]
 80098c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80098c4:	d132      	bne.n	800992c <_vfiprintf_r+0x1ac>
 80098c6:	9b03      	ldr	r3, [sp, #12]
 80098c8:	3402      	adds	r4, #2
 80098ca:	1d1a      	adds	r2, r3, #4
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	9203      	str	r2, [sp, #12]
 80098d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098d4:	9305      	str	r3, [sp, #20]
 80098d6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80099a0 <_vfiprintf_r+0x220>
 80098da:	2203      	movs	r2, #3
 80098dc:	4650      	mov	r0, sl
 80098de:	7821      	ldrb	r1, [r4, #0]
 80098e0:	f7fd fcf1 	bl	80072c6 <memchr>
 80098e4:	b138      	cbz	r0, 80098f6 <_vfiprintf_r+0x176>
 80098e6:	2240      	movs	r2, #64	@ 0x40
 80098e8:	9b04      	ldr	r3, [sp, #16]
 80098ea:	eba0 000a 	sub.w	r0, r0, sl
 80098ee:	4082      	lsls	r2, r0
 80098f0:	4313      	orrs	r3, r2
 80098f2:	3401      	adds	r4, #1
 80098f4:	9304      	str	r3, [sp, #16]
 80098f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098fa:	2206      	movs	r2, #6
 80098fc:	4829      	ldr	r0, [pc, #164]	@ (80099a4 <_vfiprintf_r+0x224>)
 80098fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009902:	f7fd fce0 	bl	80072c6 <memchr>
 8009906:	2800      	cmp	r0, #0
 8009908:	d03f      	beq.n	800998a <_vfiprintf_r+0x20a>
 800990a:	4b27      	ldr	r3, [pc, #156]	@ (80099a8 <_vfiprintf_r+0x228>)
 800990c:	bb1b      	cbnz	r3, 8009956 <_vfiprintf_r+0x1d6>
 800990e:	9b03      	ldr	r3, [sp, #12]
 8009910:	3307      	adds	r3, #7
 8009912:	f023 0307 	bic.w	r3, r3, #7
 8009916:	3308      	adds	r3, #8
 8009918:	9303      	str	r3, [sp, #12]
 800991a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800991c:	443b      	add	r3, r7
 800991e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009920:	e76a      	b.n	80097f8 <_vfiprintf_r+0x78>
 8009922:	460c      	mov	r4, r1
 8009924:	2001      	movs	r0, #1
 8009926:	fb0c 3202 	mla	r2, ip, r2, r3
 800992a:	e7a8      	b.n	800987e <_vfiprintf_r+0xfe>
 800992c:	2300      	movs	r3, #0
 800992e:	f04f 0c0a 	mov.w	ip, #10
 8009932:	4619      	mov	r1, r3
 8009934:	3401      	adds	r4, #1
 8009936:	9305      	str	r3, [sp, #20]
 8009938:	4620      	mov	r0, r4
 800993a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800993e:	3a30      	subs	r2, #48	@ 0x30
 8009940:	2a09      	cmp	r2, #9
 8009942:	d903      	bls.n	800994c <_vfiprintf_r+0x1cc>
 8009944:	2b00      	cmp	r3, #0
 8009946:	d0c6      	beq.n	80098d6 <_vfiprintf_r+0x156>
 8009948:	9105      	str	r1, [sp, #20]
 800994a:	e7c4      	b.n	80098d6 <_vfiprintf_r+0x156>
 800994c:	4604      	mov	r4, r0
 800994e:	2301      	movs	r3, #1
 8009950:	fb0c 2101 	mla	r1, ip, r1, r2
 8009954:	e7f0      	b.n	8009938 <_vfiprintf_r+0x1b8>
 8009956:	ab03      	add	r3, sp, #12
 8009958:	9300      	str	r3, [sp, #0]
 800995a:	462a      	mov	r2, r5
 800995c:	4630      	mov	r0, r6
 800995e:	4b13      	ldr	r3, [pc, #76]	@ (80099ac <_vfiprintf_r+0x22c>)
 8009960:	a904      	add	r1, sp, #16
 8009962:	f7fc fef5 	bl	8006750 <_printf_float>
 8009966:	4607      	mov	r7, r0
 8009968:	1c78      	adds	r0, r7, #1
 800996a:	d1d6      	bne.n	800991a <_vfiprintf_r+0x19a>
 800996c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800996e:	07d9      	lsls	r1, r3, #31
 8009970:	d405      	bmi.n	800997e <_vfiprintf_r+0x1fe>
 8009972:	89ab      	ldrh	r3, [r5, #12]
 8009974:	059a      	lsls	r2, r3, #22
 8009976:	d402      	bmi.n	800997e <_vfiprintf_r+0x1fe>
 8009978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800997a:	f7fd fca3 	bl	80072c4 <__retarget_lock_release_recursive>
 800997e:	89ab      	ldrh	r3, [r5, #12]
 8009980:	065b      	lsls	r3, r3, #25
 8009982:	f53f af1f 	bmi.w	80097c4 <_vfiprintf_r+0x44>
 8009986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009988:	e71e      	b.n	80097c8 <_vfiprintf_r+0x48>
 800998a:	ab03      	add	r3, sp, #12
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	462a      	mov	r2, r5
 8009990:	4630      	mov	r0, r6
 8009992:	4b06      	ldr	r3, [pc, #24]	@ (80099ac <_vfiprintf_r+0x22c>)
 8009994:	a904      	add	r1, sp, #16
 8009996:	f7fd f979 	bl	8006c8c <_printf_i>
 800999a:	e7e4      	b.n	8009966 <_vfiprintf_r+0x1e6>
 800999c:	08009eb6 	.word	0x08009eb6
 80099a0:	08009ebc 	.word	0x08009ebc
 80099a4:	08009ec0 	.word	0x08009ec0
 80099a8:	08006751 	.word	0x08006751
 80099ac:	0800975d 	.word	0x0800975d

080099b0 <__swbuf_r>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	460e      	mov	r6, r1
 80099b4:	4614      	mov	r4, r2
 80099b6:	4605      	mov	r5, r0
 80099b8:	b118      	cbz	r0, 80099c2 <__swbuf_r+0x12>
 80099ba:	6a03      	ldr	r3, [r0, #32]
 80099bc:	b90b      	cbnz	r3, 80099c2 <__swbuf_r+0x12>
 80099be:	f7fd fb0f 	bl	8006fe0 <__sinit>
 80099c2:	69a3      	ldr	r3, [r4, #24]
 80099c4:	60a3      	str	r3, [r4, #8]
 80099c6:	89a3      	ldrh	r3, [r4, #12]
 80099c8:	071a      	lsls	r2, r3, #28
 80099ca:	d501      	bpl.n	80099d0 <__swbuf_r+0x20>
 80099cc:	6923      	ldr	r3, [r4, #16]
 80099ce:	b943      	cbnz	r3, 80099e2 <__swbuf_r+0x32>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4628      	mov	r0, r5
 80099d4:	f000 f82a 	bl	8009a2c <__swsetup_r>
 80099d8:	b118      	cbz	r0, 80099e2 <__swbuf_r+0x32>
 80099da:	f04f 37ff 	mov.w	r7, #4294967295
 80099de:	4638      	mov	r0, r7
 80099e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	6922      	ldr	r2, [r4, #16]
 80099e6:	b2f6      	uxtb	r6, r6
 80099e8:	1a98      	subs	r0, r3, r2
 80099ea:	6963      	ldr	r3, [r4, #20]
 80099ec:	4637      	mov	r7, r6
 80099ee:	4283      	cmp	r3, r0
 80099f0:	dc05      	bgt.n	80099fe <__swbuf_r+0x4e>
 80099f2:	4621      	mov	r1, r4
 80099f4:	4628      	mov	r0, r5
 80099f6:	f7ff fc3d 	bl	8009274 <_fflush_r>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d1ed      	bne.n	80099da <__swbuf_r+0x2a>
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	60a3      	str	r3, [r4, #8]
 8009a04:	6823      	ldr	r3, [r4, #0]
 8009a06:	1c5a      	adds	r2, r3, #1
 8009a08:	6022      	str	r2, [r4, #0]
 8009a0a:	701e      	strb	r6, [r3, #0]
 8009a0c:	6962      	ldr	r2, [r4, #20]
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d004      	beq.n	8009a1e <__swbuf_r+0x6e>
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	07db      	lsls	r3, r3, #31
 8009a18:	d5e1      	bpl.n	80099de <__swbuf_r+0x2e>
 8009a1a:	2e0a      	cmp	r6, #10
 8009a1c:	d1df      	bne.n	80099de <__swbuf_r+0x2e>
 8009a1e:	4621      	mov	r1, r4
 8009a20:	4628      	mov	r0, r5
 8009a22:	f7ff fc27 	bl	8009274 <_fflush_r>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d0d9      	beq.n	80099de <__swbuf_r+0x2e>
 8009a2a:	e7d6      	b.n	80099da <__swbuf_r+0x2a>

08009a2c <__swsetup_r>:
 8009a2c:	b538      	push	{r3, r4, r5, lr}
 8009a2e:	4b29      	ldr	r3, [pc, #164]	@ (8009ad4 <__swsetup_r+0xa8>)
 8009a30:	4605      	mov	r5, r0
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	460c      	mov	r4, r1
 8009a36:	b118      	cbz	r0, 8009a40 <__swsetup_r+0x14>
 8009a38:	6a03      	ldr	r3, [r0, #32]
 8009a3a:	b90b      	cbnz	r3, 8009a40 <__swsetup_r+0x14>
 8009a3c:	f7fd fad0 	bl	8006fe0 <__sinit>
 8009a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a44:	0719      	lsls	r1, r3, #28
 8009a46:	d422      	bmi.n	8009a8e <__swsetup_r+0x62>
 8009a48:	06da      	lsls	r2, r3, #27
 8009a4a:	d407      	bmi.n	8009a5c <__swsetup_r+0x30>
 8009a4c:	2209      	movs	r2, #9
 8009a4e:	602a      	str	r2, [r5, #0]
 8009a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a54:	f04f 30ff 	mov.w	r0, #4294967295
 8009a58:	81a3      	strh	r3, [r4, #12]
 8009a5a:	e033      	b.n	8009ac4 <__swsetup_r+0x98>
 8009a5c:	0758      	lsls	r0, r3, #29
 8009a5e:	d512      	bpl.n	8009a86 <__swsetup_r+0x5a>
 8009a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a62:	b141      	cbz	r1, 8009a76 <__swsetup_r+0x4a>
 8009a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	d002      	beq.n	8009a72 <__swsetup_r+0x46>
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f7fe fa97 	bl	8007fa0 <_free_r>
 8009a72:	2300      	movs	r3, #0
 8009a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a7c:	81a3      	strh	r3, [r4, #12]
 8009a7e:	2300      	movs	r3, #0
 8009a80:	6063      	str	r3, [r4, #4]
 8009a82:	6923      	ldr	r3, [r4, #16]
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	f043 0308 	orr.w	r3, r3, #8
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	6923      	ldr	r3, [r4, #16]
 8009a90:	b94b      	cbnz	r3, 8009aa6 <__swsetup_r+0x7a>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a9c:	d003      	beq.n	8009aa6 <__swsetup_r+0x7a>
 8009a9e:	4621      	mov	r1, r4
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	f000 f882 	bl	8009baa <__smakebuf_r>
 8009aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aaa:	f013 0201 	ands.w	r2, r3, #1
 8009aae:	d00a      	beq.n	8009ac6 <__swsetup_r+0x9a>
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	60a2      	str	r2, [r4, #8]
 8009ab4:	6962      	ldr	r2, [r4, #20]
 8009ab6:	4252      	negs	r2, r2
 8009ab8:	61a2      	str	r2, [r4, #24]
 8009aba:	6922      	ldr	r2, [r4, #16]
 8009abc:	b942      	cbnz	r2, 8009ad0 <__swsetup_r+0xa4>
 8009abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ac2:	d1c5      	bne.n	8009a50 <__swsetup_r+0x24>
 8009ac4:	bd38      	pop	{r3, r4, r5, pc}
 8009ac6:	0799      	lsls	r1, r3, #30
 8009ac8:	bf58      	it	pl
 8009aca:	6962      	ldrpl	r2, [r4, #20]
 8009acc:	60a2      	str	r2, [r4, #8]
 8009ace:	e7f4      	b.n	8009aba <__swsetup_r+0x8e>
 8009ad0:	2000      	movs	r0, #0
 8009ad2:	e7f7      	b.n	8009ac4 <__swsetup_r+0x98>
 8009ad4:	20000020 	.word	0x20000020

08009ad8 <_raise_r>:
 8009ad8:	291f      	cmp	r1, #31
 8009ada:	b538      	push	{r3, r4, r5, lr}
 8009adc:	4605      	mov	r5, r0
 8009ade:	460c      	mov	r4, r1
 8009ae0:	d904      	bls.n	8009aec <_raise_r+0x14>
 8009ae2:	2316      	movs	r3, #22
 8009ae4:	6003      	str	r3, [r0, #0]
 8009ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
 8009aec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009aee:	b112      	cbz	r2, 8009af6 <_raise_r+0x1e>
 8009af0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009af4:	b94b      	cbnz	r3, 8009b0a <_raise_r+0x32>
 8009af6:	4628      	mov	r0, r5
 8009af8:	f000 f830 	bl	8009b5c <_getpid_r>
 8009afc:	4622      	mov	r2, r4
 8009afe:	4601      	mov	r1, r0
 8009b00:	4628      	mov	r0, r5
 8009b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b06:	f000 b817 	b.w	8009b38 <_kill_r>
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d00a      	beq.n	8009b24 <_raise_r+0x4c>
 8009b0e:	1c59      	adds	r1, r3, #1
 8009b10:	d103      	bne.n	8009b1a <_raise_r+0x42>
 8009b12:	2316      	movs	r3, #22
 8009b14:	6003      	str	r3, [r0, #0]
 8009b16:	2001      	movs	r0, #1
 8009b18:	e7e7      	b.n	8009aea <_raise_r+0x12>
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b22:	4798      	blx	r3
 8009b24:	2000      	movs	r0, #0
 8009b26:	e7e0      	b.n	8009aea <_raise_r+0x12>

08009b28 <raise>:
 8009b28:	4b02      	ldr	r3, [pc, #8]	@ (8009b34 <raise+0xc>)
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	f7ff bfd3 	b.w	8009ad8 <_raise_r>
 8009b32:	bf00      	nop
 8009b34:	20000020 	.word	0x20000020

08009b38 <_kill_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	4d06      	ldr	r5, [pc, #24]	@ (8009b58 <_kill_r+0x20>)
 8009b3e:	4604      	mov	r4, r0
 8009b40:	4608      	mov	r0, r1
 8009b42:	4611      	mov	r1, r2
 8009b44:	602b      	str	r3, [r5, #0]
 8009b46:	f7f8 fa5a 	bl	8001ffe <_kill>
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	d102      	bne.n	8009b54 <_kill_r+0x1c>
 8009b4e:	682b      	ldr	r3, [r5, #0]
 8009b50:	b103      	cbz	r3, 8009b54 <_kill_r+0x1c>
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	bd38      	pop	{r3, r4, r5, pc}
 8009b56:	bf00      	nop
 8009b58:	2000052c 	.word	0x2000052c

08009b5c <_getpid_r>:
 8009b5c:	f7f8 ba48 	b.w	8001ff0 <_getpid>

08009b60 <__swhatbuf_r>:
 8009b60:	b570      	push	{r4, r5, r6, lr}
 8009b62:	460c      	mov	r4, r1
 8009b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b68:	4615      	mov	r5, r2
 8009b6a:	2900      	cmp	r1, #0
 8009b6c:	461e      	mov	r6, r3
 8009b6e:	b096      	sub	sp, #88	@ 0x58
 8009b70:	da0c      	bge.n	8009b8c <__swhatbuf_r+0x2c>
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	2100      	movs	r1, #0
 8009b76:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b7a:	bf14      	ite	ne
 8009b7c:	2340      	movne	r3, #64	@ 0x40
 8009b7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b82:	2000      	movs	r0, #0
 8009b84:	6031      	str	r1, [r6, #0]
 8009b86:	602b      	str	r3, [r5, #0]
 8009b88:	b016      	add	sp, #88	@ 0x58
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	466a      	mov	r2, sp
 8009b8e:	f000 f849 	bl	8009c24 <_fstat_r>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	dbed      	blt.n	8009b72 <__swhatbuf_r+0x12>
 8009b96:	9901      	ldr	r1, [sp, #4]
 8009b98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ba0:	4259      	negs	r1, r3
 8009ba2:	4159      	adcs	r1, r3
 8009ba4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ba8:	e7eb      	b.n	8009b82 <__swhatbuf_r+0x22>

08009baa <__smakebuf_r>:
 8009baa:	898b      	ldrh	r3, [r1, #12]
 8009bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bae:	079d      	lsls	r5, r3, #30
 8009bb0:	4606      	mov	r6, r0
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	d507      	bpl.n	8009bc6 <__smakebuf_r+0x1c>
 8009bb6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	6123      	str	r3, [r4, #16]
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	6163      	str	r3, [r4, #20]
 8009bc2:	b003      	add	sp, #12
 8009bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bc6:	466a      	mov	r2, sp
 8009bc8:	ab01      	add	r3, sp, #4
 8009bca:	f7ff ffc9 	bl	8009b60 <__swhatbuf_r>
 8009bce:	9f00      	ldr	r7, [sp, #0]
 8009bd0:	4605      	mov	r5, r0
 8009bd2:	4639      	mov	r1, r7
 8009bd4:	4630      	mov	r0, r6
 8009bd6:	f7fe fa55 	bl	8008084 <_malloc_r>
 8009bda:	b948      	cbnz	r0, 8009bf0 <__smakebuf_r+0x46>
 8009bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be0:	059a      	lsls	r2, r3, #22
 8009be2:	d4ee      	bmi.n	8009bc2 <__smakebuf_r+0x18>
 8009be4:	f023 0303 	bic.w	r3, r3, #3
 8009be8:	f043 0302 	orr.w	r3, r3, #2
 8009bec:	81a3      	strh	r3, [r4, #12]
 8009bee:	e7e2      	b.n	8009bb6 <__smakebuf_r+0xc>
 8009bf0:	89a3      	ldrh	r3, [r4, #12]
 8009bf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bfa:	81a3      	strh	r3, [r4, #12]
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	6020      	str	r0, [r4, #0]
 8009c00:	b15b      	cbz	r3, 8009c1a <__smakebuf_r+0x70>
 8009c02:	4630      	mov	r0, r6
 8009c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c08:	f000 f81e 	bl	8009c48 <_isatty_r>
 8009c0c:	b128      	cbz	r0, 8009c1a <__smakebuf_r+0x70>
 8009c0e:	89a3      	ldrh	r3, [r4, #12]
 8009c10:	f023 0303 	bic.w	r3, r3, #3
 8009c14:	f043 0301 	orr.w	r3, r3, #1
 8009c18:	81a3      	strh	r3, [r4, #12]
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	431d      	orrs	r5, r3
 8009c1e:	81a5      	strh	r5, [r4, #12]
 8009c20:	e7cf      	b.n	8009bc2 <__smakebuf_r+0x18>
	...

08009c24 <_fstat_r>:
 8009c24:	b538      	push	{r3, r4, r5, lr}
 8009c26:	2300      	movs	r3, #0
 8009c28:	4d06      	ldr	r5, [pc, #24]	@ (8009c44 <_fstat_r+0x20>)
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	4608      	mov	r0, r1
 8009c2e:	4611      	mov	r1, r2
 8009c30:	602b      	str	r3, [r5, #0]
 8009c32:	f7f8 fa43 	bl	80020bc <_fstat>
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	d102      	bne.n	8009c40 <_fstat_r+0x1c>
 8009c3a:	682b      	ldr	r3, [r5, #0]
 8009c3c:	b103      	cbz	r3, 8009c40 <_fstat_r+0x1c>
 8009c3e:	6023      	str	r3, [r4, #0]
 8009c40:	bd38      	pop	{r3, r4, r5, pc}
 8009c42:	bf00      	nop
 8009c44:	2000052c 	.word	0x2000052c

08009c48 <_isatty_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4d05      	ldr	r5, [pc, #20]	@ (8009c64 <_isatty_r+0x1c>)
 8009c4e:	4604      	mov	r4, r0
 8009c50:	4608      	mov	r0, r1
 8009c52:	602b      	str	r3, [r5, #0]
 8009c54:	f7f8 fa41 	bl	80020da <_isatty>
 8009c58:	1c43      	adds	r3, r0, #1
 8009c5a:	d102      	bne.n	8009c62 <_isatty_r+0x1a>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	b103      	cbz	r3, 8009c62 <_isatty_r+0x1a>
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	2000052c 	.word	0x2000052c

08009c68 <_init>:
 8009c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6a:	bf00      	nop
 8009c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c6e:	bc08      	pop	{r3}
 8009c70:	469e      	mov	lr, r3
 8009c72:	4770      	bx	lr

08009c74 <_fini>:
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	bf00      	nop
 8009c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7a:	bc08      	pop	{r3}
 8009c7c:	469e      	mov	lr, r3
 8009c7e:	4770      	bx	lr
