#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May  9 11:25:37 2018
# Process ID: 30256
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1
# Command line: vivado -log pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1122.934 ; gain = 191.086 ; free physical = 588 ; free virtual = 9895
INFO: [Synth 8-638] synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1163.402 ; gain = 231.555 ; free physical = 514 ; free virtual = 9834
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1163.402 ; gain = 231.555 ; free physical = 512 ; free virtual = 9831
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1430.309 ; gain = 0.000 ; free physical = 350 ; free virtual = 9645
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1430.309 ; gain = 498.461 ; free physical = 1388 ; free virtual = 10698
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1430.309 ; gain = 498.461 ; free physical = 1388 ; free virtual = 10698
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1430.309 ; gain = 498.461 ; free physical = 1389 ; free virtual = 10693
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 1430.309 ; gain = 498.461 ; free physical = 1376 ; free virtual = 10680
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1446.324 ; gain = 514.477 ; free physical = 1375 ; free virtual = 10663
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 1629.324 ; gain = 697.477 ; free physical = 792 ; free virtual = 10096
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 1649.332 ; gain = 717.484 ; free physical = 772 ; free virtual = 10076
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:07 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 674 ; free virtual = 9979
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 626 ; free virtual = 9931
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 626 ; free virtual = 9931
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 626 ; free virtual = 9931
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 626 ; free virtual = 9931
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 624 ; free virtual = 9929
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 622 ; free virtual = 9928

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |   352|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 1657.340 ; gain = 725.492 ; free physical = 622 ; free virtual = 9927
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:59 . Memory (MB): peak = 1669.340 ; gain = 631.988 ; free physical = 955 ; free virtual = 10369
