vsim work.tb_pad
# vsim 
# Start time: 20:11:59 on Dec 10,2015
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
# ** Warning: (vsim-3015) tb_pad.v(12): [PCDPC] - Port size (16) does not match connection size (10) for port 'memAddrLine'. The port definition is at: pad.v(5).
#         Region: /tb_pad/pad_inst
# ** Error: (vsim-3053) tb_pad.v(12): Illegal output or inout port connection for port 'finish'.
#         Region: /tb_pad/pad_inst
# ** Warning: (vsim-3015) tb_pad.v(27): [PCDPC] - Port size (9) does not match connection size (10) for port 'addr'. The port definition is at: ram.v(4).
#         Region: /tb_pad/ram_inst
# Error loading design
vsim work.tb_pad
# vsim 
# Start time: 20:14:58 on Dec 10,2015
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
# ** Warning: (vsim-3015) tb_pad.v(12): [PCDPC] - Port size (16) does not match connection size (10) for port 'memAddrLine'. The port definition is at: pad.v(5).
#         Region: /tb_pad/pad_inst
# ** Error: (vsim-3053) tb_pad.v(12): Illegal output or inout port connection for port 'finish'.
#         Region: /tb_pad/pad_inst
# ** Warning: (vsim-3015) tb_pad.v(27): [PCDPC] - Port size (9) does not match connection size (10) for port 'addr'. The port definition is at: ram.v(4).
#         Region: /tb_pad/ram_inst
# Error loading design
vsim work.tb_pad
# vsim 
# Start time: 20:16:42 on Dec 10,2015
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
# ** Error: (vsim-3053) tb_pad.v(12): Illegal output or inout port connection for port 'finish'.
#         Region: /tb_pad/pad_inst
# ** Warning: (vsim-3015) tb_pad.v(27): [PCDPC] - Port size (9) does not match connection size (10) for port 'addr'. The port definition is at: ram.v(4).
#         Region: /tb_pad/ram_inst
# Error loading design
vsim work.tb_pad
# vsim 
# Start time: 20:17:42 on Dec 10,2015
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
# ** Error: (vsim-3053) tb_pad.v(12): Illegal output or inout port connection for port 'finish'.
#         Region: /tb_pad/pad_inst
# Error loading design
vsim work.tb_pad
# vsim 
# Start time: 20:18:07 on Dec 10,2015
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
add wave -position insertpoint sim:/tb_pad/*
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
restart
run
run
restart
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
run
restart
run
# Break in Module pad at pad.v line 39
step -over
step -over
step -over
step -over
step -over
step -over
restart
restart
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
run
# Break in Module pad at pad.v line 39
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run
# Break in Module pad at pad.v line 39
run
# Break in Module pad at pad.v line 39
run
restart
# Loading work.tb_pad
# Loading work.pad
# Loading work.ram
run
run
run
run
run
run
run
run
run
run
# End time: 20:30:02 on Dec 10,2015, Elapsed time: 0:11:55
# Errors: 0, Warnings: 0
