/*ç®?å•ä¸Šç”µå¤ä½æ¨¡åå½“è®¡æ•°å™¨åˆxffffæ—¶å¤ä½ä¿¡å·ä¸º1
*/
module reset(
	input clk,
	output rst_n
);
reg[31:0] cnt = 0;
reg rst_n_reg;
assign rst_n = rst_n_reg;
always@(posedge clk)
	if(cnt != 150_000_000)
		cnt <= cnt + 1;
	else
		cnt <= cnt;
always@(posedge clk)
	rst_n_reg <= (cnt == 150_000_000);
endmodule 