
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000052f8  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000005a8  20000000  000052f8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000294  200005a8  000058a0  000105a8  2**2
                  ALLOC
  3 .ARM.attributes 00000028  00000000  00000000  000105a8  2**0
                  CONTENTS, READONLY
  4 .comment      00000071  00000000  00000000  000105d0  2**0
                  CONTENTS, READONLY
  5 .debug_info   000211f4  00000000  00000000  00010641  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000030ca  00000000  00000000  00031835  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00005808  00000000  00000000  000348ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000008d0  00000000  00000000  0003a107  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000828  00000000  00000000  0003a9d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  000194f4  00000000  00000000  0003b1ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000ac88  00000000  00000000  000546f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00076fea  00000000  00000000  0005f37b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000234c  00000000  00000000  000d6368  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	00 80 00 20 59 10 00 00 e9 0e 00 00 ed 0e 00 00     ... Y...........
	...
      2c:	f1 0e 00 00 00 00 00 00 00 00 00 00 f5 0e 00 00     ................
      3c:	f9 07 00 00 f9 0e 00 00 f9 0e 00 00 f9 0e 00 00     ................
      4c:	f9 0e 00 00 95 13 00 00 f9 0e 00 00 f9 0e 00 00     ................
      5c:	f9 0e 00 00 f9 0e 00 00 6d 13 00 00 f9 0e 00 00     ........m.......
      6c:	f9 0e 00 00 25 07 00 00 f9 0e 00 00 81 13 00 00     ....%...........
      7c:	f9 0e 00 00 f9 0e 00 00 f9 0e 00 00 f9 0e 00 00     ................
      8c:	f9 0e 00 00 f9 0e 00 00 f9 0e 00 00 f9 0e 00 00     ................
      9c:	f9 0e 00 00 f9 0e 00 00 f9 0e 00 00 f9 0e 00 00     ................
      ac:	f9 0e 00 00                                         ....

000000b0 <deregister_tm_clones>:
      b0:	b508      	push	{r3, lr}
      b2:	4b06      	ldr	r3, [pc, #24]	; (cc <deregister_tm_clones+0x1c>)
      b4:	4806      	ldr	r0, [pc, #24]	; (d0 <deregister_tm_clones+0x20>)
      b6:	3303      	adds	r3, #3
      b8:	1a1b      	subs	r3, r3, r0
      ba:	2b06      	cmp	r3, #6
      bc:	d800      	bhi.n	c0 <deregister_tm_clones+0x10>
      be:	bd08      	pop	{r3, pc}
      c0:	4b04      	ldr	r3, [pc, #16]	; (d4 <deregister_tm_clones+0x24>)
      c2:	2b00      	cmp	r3, #0
      c4:	d0fb      	beq.n	be <deregister_tm_clones+0xe>
      c6:	4798      	blx	r3
      c8:	e7f9      	b.n	be <deregister_tm_clones+0xe>
      ca:	46c0      	nop			; (mov r8, r8)
      cc:	200005a8 	.word	0x200005a8
      d0:	200005a8 	.word	0x200005a8
      d4:	00000000 	.word	0x00000000

000000d8 <register_tm_clones>:
      d8:	b508      	push	{r3, lr}
      da:	4807      	ldr	r0, [pc, #28]	; (f8 <register_tm_clones+0x20>)
      dc:	4b07      	ldr	r3, [pc, #28]	; (fc <register_tm_clones+0x24>)
      de:	1a1b      	subs	r3, r3, r0
      e0:	109b      	asrs	r3, r3, #2
      e2:	0fda      	lsrs	r2, r3, #31
      e4:	18d3      	adds	r3, r2, r3
      e6:	1059      	asrs	r1, r3, #1
      e8:	d100      	bne.n	ec <register_tm_clones+0x14>
      ea:	bd08      	pop	{r3, pc}
      ec:	4a04      	ldr	r2, [pc, #16]	; (100 <register_tm_clones+0x28>)
      ee:	2a00      	cmp	r2, #0
      f0:	d0fb      	beq.n	ea <register_tm_clones+0x12>
      f2:	4790      	blx	r2
      f4:	e7f9      	b.n	ea <register_tm_clones+0x12>
      f6:	46c0      	nop			; (mov r8, r8)
      f8:	200005a8 	.word	0x200005a8
      fc:	200005a8 	.word	0x200005a8
     100:	00000000 	.word	0x00000000

00000104 <__do_global_dtors_aux>:
     104:	b510      	push	{r4, lr}
     106:	4c07      	ldr	r4, [pc, #28]	; (124 <__do_global_dtors_aux+0x20>)
     108:	7823      	ldrb	r3, [r4, #0]
     10a:	2b00      	cmp	r3, #0
     10c:	d109      	bne.n	122 <__do_global_dtors_aux+0x1e>
     10e:	f7ff ffcf 	bl	b0 <deregister_tm_clones>
     112:	4b05      	ldr	r3, [pc, #20]	; (128 <__do_global_dtors_aux+0x24>)
     114:	2b00      	cmp	r3, #0
     116:	d002      	beq.n	11e <__do_global_dtors_aux+0x1a>
     118:	4804      	ldr	r0, [pc, #16]	; (12c <__do_global_dtors_aux+0x28>)
     11a:	e000      	b.n	11e <__do_global_dtors_aux+0x1a>
     11c:	bf00      	nop
     11e:	2301      	movs	r3, #1
     120:	7023      	strb	r3, [r4, #0]
     122:	bd10      	pop	{r4, pc}
     124:	200005a8 	.word	0x200005a8
     128:	00000000 	.word	0x00000000
     12c:	000052f4 	.word	0x000052f4

00000130 <frame_dummy>:
     130:	b508      	push	{r3, lr}
     132:	4b09      	ldr	r3, [pc, #36]	; (158 <frame_dummy+0x28>)
     134:	2b00      	cmp	r3, #0
     136:	d003      	beq.n	140 <frame_dummy+0x10>
     138:	4808      	ldr	r0, [pc, #32]	; (15c <frame_dummy+0x2c>)
     13a:	4909      	ldr	r1, [pc, #36]	; (160 <frame_dummy+0x30>)
     13c:	e000      	b.n	140 <frame_dummy+0x10>
     13e:	bf00      	nop
     140:	4808      	ldr	r0, [pc, #32]	; (164 <frame_dummy+0x34>)
     142:	6803      	ldr	r3, [r0, #0]
     144:	2b00      	cmp	r3, #0
     146:	d003      	beq.n	150 <frame_dummy+0x20>
     148:	4b07      	ldr	r3, [pc, #28]	; (168 <frame_dummy+0x38>)
     14a:	2b00      	cmp	r3, #0
     14c:	d000      	beq.n	150 <frame_dummy+0x20>
     14e:	4798      	blx	r3
     150:	f7ff ffc2 	bl	d8 <register_tm_clones>
     154:	bd08      	pop	{r3, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000000 	.word	0x00000000
     15c:	000052f4 	.word	0x000052f4
     160:	200005ac 	.word	0x200005ac
     164:	200005a4 	.word	0x200005a4
     168:	00000000 	.word	0x00000000

0000016c <_ZN17LiquidCrystal_I2CC1Ehhh>:
// Note, however, that resetting the Arduino doesn't reset the LCD, so we
// can't assume that its in that state when a sketch starts (and the
// LiquidCrystal constructor is called).


LiquidCrystal_I2C::LiquidCrystal_I2C(uint8_t lcd_Addr,uint8_t lcd_cols,uint8_t lcd_rows)
     16c:	b530      	push	{r4, r5, lr}
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     16e:	2400      	movs	r4, #0
     170:	6044      	str	r4, [r0, #4]
     172:	4d03      	ldr	r5, [pc, #12]	; (180 <_ZN17LiquidCrystal_I2CC1Ehhh+0x14>)
     174:	6005      	str	r5, [r0, #0]
{
  _Addr = lcd_Addr;
     176:	7201      	strb	r1, [r0, #8]
  _cols = lcd_cols;
     178:	7342      	strb	r2, [r0, #13]
  _rows = lcd_rows;
     17a:	7383      	strb	r3, [r0, #14]
  _backlightval = LCD_NOBACKLIGHT;
     17c:	73c4      	strb	r4, [r0, #15]
}
     17e:	bd30      	pop	{r4, r5, pc}
     180:	00004bb8 	.word	0x00004bb8

00000184 <_ZN17LiquidCrystal_I2C13expanderWriteEh>:
void LiquidCrystal_I2C::write4bits(uint8_t value) {
	expanderWrite(value);
	pulseEnable(value);
}

void LiquidCrystal_I2C::expanderWrite(uint8_t _data){
     184:	b570      	push	{r4, r5, r6, lr}
     186:	1c05      	adds	r5, r0, #0
     188:	1c0e      	adds	r6, r1, #0
	Wire.beginTransmission(_Addr);
     18a:	4c07      	ldr	r4, [pc, #28]	; (1a8 <_ZN17LiquidCrystal_I2C13expanderWriteEh+0x24>)
     18c:	7a01      	ldrb	r1, [r0, #8]
     18e:	1c20      	adds	r0, r4, #0
     190:	4b06      	ldr	r3, [pc, #24]	; (1ac <_ZN17LiquidCrystal_I2C13expanderWriteEh+0x28>)
     192:	4798      	blx	r3
	printIIC((int)(_data) | _backlightval);
     194:	7be9      	ldrb	r1, [r5, #15]
     196:	4331      	orrs	r1, r6
     198:	1c20      	adds	r0, r4, #0
     19a:	4b05      	ldr	r3, [pc, #20]	; (1b0 <_ZN17LiquidCrystal_I2C13expanderWriteEh+0x2c>)
     19c:	4798      	blx	r3
	Wire.endTransmission();
     19e:	1c20      	adds	r0, r4, #0
     1a0:	4b04      	ldr	r3, [pc, #16]	; (1b4 <_ZN17LiquidCrystal_I2C13expanderWriteEh+0x30>)
     1a2:	4798      	blx	r3
}
     1a4:	bd70      	pop	{r4, r5, r6, pc}
     1a6:	46c0      	nop			; (mov r8, r8)
     1a8:	200005c8 	.word	0x200005c8
     1ac:	000005d1 	.word	0x000005d1
     1b0:	00000461 	.word	0x00000461
     1b4:	00000685 	.word	0x00000685

000001b8 <_ZN17LiquidCrystal_I2C9backlightEv>:
void LiquidCrystal_I2C::noBacklight(void) {
	_backlightval=LCD_NOBACKLIGHT;
	expanderWrite(0);
}

void LiquidCrystal_I2C::backlight(void) {
     1b8:	b508      	push	{r3, lr}
	_backlightval=LCD_BACKLIGHT;
     1ba:	2308      	movs	r3, #8
     1bc:	73c3      	strb	r3, [r0, #15]
	expanderWrite(0);
     1be:	2100      	movs	r1, #0
     1c0:	4b01      	ldr	r3, [pc, #4]	; (1c8 <_ZN17LiquidCrystal_I2C9backlightEv+0x10>)
     1c2:	4798      	blx	r3
}
     1c4:	bd08      	pop	{r3, pc}
     1c6:	46c0      	nop			; (mov r8, r8)
     1c8:	00000185 	.word	0x00000185

000001cc <_ZN17LiquidCrystal_I2C11pulseEnableEh>:
	Wire.beginTransmission(_Addr);
	printIIC((int)(_data) | _backlightval);
	Wire.endTransmission();
}

void LiquidCrystal_I2C::pulseEnable(uint8_t _data){
     1cc:	b570      	push	{r4, r5, r6, lr}
     1ce:	1c05      	adds	r5, r0, #0
     1d0:	1c0e      	adds	r6, r1, #0
	expanderWrite(_data | En);	// En high
     1d2:	2104      	movs	r1, #4
     1d4:	4331      	orrs	r1, r6
     1d6:	4c06      	ldr	r4, [pc, #24]	; (1f0 <_ZN17LiquidCrystal_I2C11pulseEnableEh+0x24>)
     1d8:	47a0      	blx	r4
	delayMicroseconds(1);		// enable pulse must be >450ns

	expanderWrite(_data & ~En);	// En low
     1da:	2304      	movs	r3, #4
     1dc:	1c31      	adds	r1, r6, #0
     1de:	4399      	bics	r1, r3
     1e0:	1c28      	adds	r0, r5, #0
     1e2:	47a0      	blx	r4
     1e4:	23c8      	movs	r3, #200	; 0xc8
     1e6:	009b      	lsls	r3, r3, #2
     1e8:	3b01      	subs	r3, #1
        "subs   %0, %0, #1"                 "\n\t"
        "bne    L_%=_delayMicroseconds" "\n"
        : "+r" (n) :
    );
#else
  for ( ; n != 0 ; n-- )
     1ea:	2b00      	cmp	r3, #0
     1ec:	d1fc      	bne.n	1e8 <_ZN17LiquidCrystal_I2C11pulseEnableEh+0x1c>
	delayMicroseconds(50);		// commands need > 37us to settle
}
     1ee:	bd70      	pop	{r4, r5, r6, pc}
     1f0:	00000185 	.word	0x00000185

000001f4 <_ZN17LiquidCrystal_I2C10write4bitsEh>:
	uint8_t lownib=(value<<4)&0xf0;
       write4bits((highnib)|mode);
	write4bits((lownib)|mode);
}

void LiquidCrystal_I2C::write4bits(uint8_t value) {
     1f4:	b538      	push	{r3, r4, r5, lr}
     1f6:	1c05      	adds	r5, r0, #0
     1f8:	1c0c      	adds	r4, r1, #0
	expanderWrite(value);
     1fa:	4b03      	ldr	r3, [pc, #12]	; (208 <_ZN17LiquidCrystal_I2C10write4bitsEh+0x14>)
     1fc:	4798      	blx	r3
	pulseEnable(value);
     1fe:	1c28      	adds	r0, r5, #0
     200:	1c21      	adds	r1, r4, #0
     202:	4b02      	ldr	r3, [pc, #8]	; (20c <_ZN17LiquidCrystal_I2C10write4bitsEh+0x18>)
     204:	4798      	blx	r3
}
     206:	bd38      	pop	{r3, r4, r5, pc}
     208:	00000185 	.word	0x00000185
     20c:	000001cd 	.word	0x000001cd

00000210 <_ZN17LiquidCrystal_I2C4sendEhh>:


/************ low level data pushing commands **********/

// write either command or data
void LiquidCrystal_I2C::send(uint8_t value, uint8_t mode) {
     210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     212:	1c05      	adds	r5, r0, #0
     214:	1c0f      	adds	r7, r1, #0
     216:	1c16      	adds	r6, r2, #0
	uint8_t highnib=value&0xf0;
     218:	230f      	movs	r3, #15
     21a:	4399      	bics	r1, r3
	uint8_t lownib=(value<<4)&0xf0;
       write4bits((highnib)|mode);
     21c:	4311      	orrs	r1, r2
     21e:	4c04      	ldr	r4, [pc, #16]	; (230 <_ZN17LiquidCrystal_I2C4sendEhh+0x20>)
     220:	47a0      	blx	r4
/************ low level data pushing commands **********/

// write either command or data
void LiquidCrystal_I2C::send(uint8_t value, uint8_t mode) {
	uint8_t highnib=value&0xf0;
	uint8_t lownib=(value<<4)&0xf0;
     222:	0139      	lsls	r1, r7, #4
       write4bits((highnib)|mode);
	write4bits((lownib)|mode);
     224:	430e      	orrs	r6, r1
     226:	b2f1      	uxtb	r1, r6
     228:	1c28      	adds	r0, r5, #0
     22a:	47a0      	blx	r4
}
     22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     22e:	46c0      	nop			; (mov r8, r8)
     230:	000001f5 	.word	0x000001f5

00000234 <_ZN17LiquidCrystal_I2C5writeEh>:
#include "Arduino.h"

#define printIIC(args)	Wire.write(args)


inline size_t LiquidCrystal_I2C::write(uint8_t value) {
     234:	b508      	push	{r3, lr}
	send(value, Rs);
     236:	2201      	movs	r2, #1
     238:	4b01      	ldr	r3, [pc, #4]	; (240 <_ZN17LiquidCrystal_I2C5writeEh+0xc>)
     23a:	4798      	blx	r3
	return 0;
}
     23c:	2000      	movs	r0, #0
     23e:	bd08      	pop	{r3, pc}
     240:	00000211 	.word	0x00000211

00000244 <_ZN17LiquidCrystal_I2C5clearEv>:
	home();

}

/********** high level commands, for the user! */
void LiquidCrystal_I2C::clear(){
     244:	b508      	push	{r3, lr}


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     246:	2101      	movs	r1, #1
     248:	2200      	movs	r2, #0
     24a:	4b04      	ldr	r3, [pc, #16]	; (25c <_ZN17LiquidCrystal_I2C5clearEv+0x18>)
     24c:	4798      	blx	r3
     24e:	23fa      	movs	r3, #250	; 0xfa
     250:	01db      	lsls	r3, r3, #7
     252:	3b01      	subs	r3, #1
     254:	2b00      	cmp	r3, #0
     256:	d1fc      	bne.n	252 <_ZN17LiquidCrystal_I2C5clearEv+0xe>

/********** high level commands, for the user! */
void LiquidCrystal_I2C::clear(){
	command(LCD_CLEARDISPLAY);// clear display, set cursor position to zero
	delayMicroseconds(2000);  // this command takes a long time!
}
     258:	bd08      	pop	{r3, pc}
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	00000211 	.word	0x00000211

00000260 <_ZN17LiquidCrystal_I2C4homeEv>:

void LiquidCrystal_I2C::home(){
     260:	b508      	push	{r3, lr}


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     262:	2102      	movs	r1, #2
     264:	2200      	movs	r2, #0
     266:	4b04      	ldr	r3, [pc, #16]	; (278 <_ZN17LiquidCrystal_I2C4homeEv+0x18>)
     268:	4798      	blx	r3
     26a:	23fa      	movs	r3, #250	; 0xfa
     26c:	01db      	lsls	r3, r3, #7
     26e:	3b01      	subs	r3, #1
     270:	2b00      	cmp	r3, #0
     272:	d1fc      	bne.n	26e <_ZN17LiquidCrystal_I2C4homeEv+0xe>
}

void LiquidCrystal_I2C::home(){
	command(LCD_RETURNHOME);  // set cursor position to zero
	delayMicroseconds(2000);  // this command takes a long time!
}
     274:	bd08      	pop	{r3, pc}
     276:	46c0      	nop			; (mov r8, r8)
     278:	00000211 	.word	0x00000211

0000027c <_ZN17LiquidCrystal_I2C9setCursorEhh>:

void LiquidCrystal_I2C::setCursor(uint8_t col, uint8_t row){
     27c:	b5f0      	push	{r4, r5, r6, r7, lr}
     27e:	b085      	sub	sp, #20
	int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
     280:	4c0b      	ldr	r4, [pc, #44]	; (2b0 <_ZN17LiquidCrystal_I2C9setCursorEhh+0x34>)
     282:	466d      	mov	r5, sp
     284:	ccc8      	ldmia	r4!, {r3, r6, r7}
     286:	c5c8      	stmia	r5!, {r3, r6, r7}
     288:	6824      	ldr	r4, [r4, #0]
     28a:	602c      	str	r4, [r5, #0]
	if ( row > _numlines ) {
     28c:	7b03      	ldrb	r3, [r0, #12]
     28e:	4293      	cmp	r3, r2
     290:	d201      	bcs.n	296 <_ZN17LiquidCrystal_I2C9setCursorEhh+0x1a>
		row = _numlines-1;    // we count rows starting w/0
     292:	1e5a      	subs	r2, r3, #1
     294:	b2d2      	uxtb	r2, r2
	}
	command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
     296:	0092      	lsls	r2, r2, #2
     298:	466c      	mov	r4, sp
     29a:	5913      	ldr	r3, [r2, r4]
     29c:	18c9      	adds	r1, r1, r3
     29e:	2380      	movs	r3, #128	; 0x80
     2a0:	425b      	negs	r3, r3
     2a2:	4319      	orrs	r1, r3


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     2a4:	b2c9      	uxtb	r1, r1
     2a6:	2200      	movs	r2, #0
     2a8:	4b02      	ldr	r3, [pc, #8]	; (2b4 <_ZN17LiquidCrystal_I2C9setCursorEhh+0x38>)
     2aa:	4798      	blx	r3
	int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
	if ( row > _numlines ) {
		row = _numlines-1;    // we count rows starting w/0
	}
	command(LCD_SETDDRAMADDR | (col + row_offsets[row]));
}
     2ac:	b005      	add	sp, #20
     2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2b0:	00004bc0 	.word	0x00004bc0
     2b4:	00000211 	.word	0x00000211

000002b8 <_ZN17LiquidCrystal_I2C7displayEv>:
// Turn the display on/off (quickly)
void LiquidCrystal_I2C::noDisplay() {
	_displaycontrol &= ~LCD_DISPLAYON;
	command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void LiquidCrystal_I2C::display() {
     2b8:	b508      	push	{r3, lr}
	_displaycontrol |= LCD_DISPLAYON;
     2ba:	7a83      	ldrb	r3, [r0, #10]
     2bc:	2204      	movs	r2, #4
     2be:	431a      	orrs	r2, r3
     2c0:	7282      	strb	r2, [r0, #10]
	command(LCD_DISPLAYCONTROL | _displaycontrol);
     2c2:	210c      	movs	r1, #12


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     2c4:	4319      	orrs	r1, r3
     2c6:	2200      	movs	r2, #0
     2c8:	4b01      	ldr	r3, [pc, #4]	; (2d0 <_ZN17LiquidCrystal_I2C7displayEv+0x18>)
     2ca:	4798      	blx	r3
	command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void LiquidCrystal_I2C::display() {
	_displaycontrol |= LCD_DISPLAYON;
	command(LCD_DISPLAYCONTROL | _displaycontrol);
}
     2cc:	bd08      	pop	{r3, pc}
     2ce:	46c0      	nop			; (mov r8, r8)
     2d0:	00000211 	.word	0x00000211

000002d4 <_ZN17LiquidCrystal_I2C5beginEhhh>:
	Wire.begin();
	_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
	begin(_cols, _rows);
}

void LiquidCrystal_I2C::begin(uint8_t cols, uint8_t lines, uint8_t dotsize) {
     2d4:	b538      	push	{r3, r4, r5, lr}
     2d6:	1c04      	adds	r4, r0, #0
	if (lines > 1) {
     2d8:	2a01      	cmp	r2, #1
     2da:	d903      	bls.n	2e4 <_ZN17LiquidCrystal_I2C5beginEhhh+0x10>
		_displayfunction |= LCD_2LINE;
     2dc:	7a40      	ldrb	r0, [r0, #9]
     2de:	2108      	movs	r1, #8
     2e0:	4301      	orrs	r1, r0
     2e2:	7261      	strb	r1, [r4, #9]
	}
	_numlines = lines;
     2e4:	7322      	strb	r2, [r4, #12]

	// for some 1 line displays you can select a 10 pixel high font
	if ((dotsize != 0) && (lines == 1)) {
     2e6:	2b00      	cmp	r3, #0
     2e8:	d005      	beq.n	2f6 <_ZN17LiquidCrystal_I2C5beginEhhh+0x22>
     2ea:	2a01      	cmp	r2, #1
     2ec:	d103      	bne.n	2f6 <_ZN17LiquidCrystal_I2C5beginEhhh+0x22>
		_displayfunction |= LCD_5x10DOTS;
     2ee:	7a62      	ldrb	r2, [r4, #9]
     2f0:	2304      	movs	r3, #4
     2f2:	4313      	orrs	r3, r2
     2f4:	7263      	strb	r3, [r4, #9]
	}

	// SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
	// according to datasheet, we need at least 40ms after power rises above 2.7V
	// before sending commands. Arduino can turn on way befer 4.5V so we'll wait 50
	delay(50);
     2f6:	2032      	movs	r0, #50	; 0x32
     2f8:	4d1f      	ldr	r5, [pc, #124]	; (378 <_ZN17LiquidCrystal_I2C5beginEhhh+0xa4>)
     2fa:	47a8      	blx	r5

	// Now we pull both RS and R/W low to begin commands
	expanderWrite(_backlightval);	// reset expanderand turn backlight off (Bit 8 =1)
     2fc:	7be1      	ldrb	r1, [r4, #15]
     2fe:	1c20      	adds	r0, r4, #0
     300:	4b1e      	ldr	r3, [pc, #120]	; (37c <_ZN17LiquidCrystal_I2C5beginEhhh+0xa8>)
     302:	4798      	blx	r3
	delay(1000);
     304:	20fa      	movs	r0, #250	; 0xfa
     306:	0080      	lsls	r0, r0, #2
     308:	47a8      	blx	r5
  	//put the LCD into 4 bit mode
	// this is according to the hitachi HD44780 datasheet
	// figure 24, pg 46

	  // we start in 8bit mode, try to set 4 bit mode
   write4bits(0x03 << 4);
     30a:	1c20      	adds	r0, r4, #0
     30c:	2130      	movs	r1, #48	; 0x30
     30e:	4b1c      	ldr	r3, [pc, #112]	; (380 <_ZN17LiquidCrystal_I2C5beginEhhh+0xac>)
     310:	4798      	blx	r3
     312:	4b1c      	ldr	r3, [pc, #112]	; (384 <_ZN17LiquidCrystal_I2C5beginEhhh+0xb0>)
     314:	3b01      	subs	r3, #1
     316:	2b00      	cmp	r3, #0
     318:	d1fc      	bne.n	314 <_ZN17LiquidCrystal_I2C5beginEhhh+0x40>
   delayMicroseconds(4500); // wait min 4.1ms

   // second try
   write4bits(0x03 << 4);
     31a:	1c20      	adds	r0, r4, #0
     31c:	2130      	movs	r1, #48	; 0x30
     31e:	4b18      	ldr	r3, [pc, #96]	; (380 <_ZN17LiquidCrystal_I2C5beginEhhh+0xac>)
     320:	4798      	blx	r3
     322:	4b18      	ldr	r3, [pc, #96]	; (384 <_ZN17LiquidCrystal_I2C5beginEhhh+0xb0>)
     324:	3b01      	subs	r3, #1
     326:	2b00      	cmp	r3, #0
     328:	d1fc      	bne.n	324 <_ZN17LiquidCrystal_I2C5beginEhhh+0x50>
   delayMicroseconds(4500); // wait min 4.1ms

   // third go!
   write4bits(0x03 << 4);
     32a:	1c20      	adds	r0, r4, #0
     32c:	2130      	movs	r1, #48	; 0x30
     32e:	4b14      	ldr	r3, [pc, #80]	; (380 <_ZN17LiquidCrystal_I2C5beginEhhh+0xac>)
     330:	4798      	blx	r3
     332:	2396      	movs	r3, #150	; 0x96
     334:	011b      	lsls	r3, r3, #4
     336:	3b01      	subs	r3, #1
     338:	2b00      	cmp	r3, #0
     33a:	d1fc      	bne.n	336 <_ZN17LiquidCrystal_I2C5beginEhhh+0x62>
   delayMicroseconds(150);

   // finally, set to 4-bit interface
   write4bits(0x02 << 4);
     33c:	1c20      	adds	r0, r4, #0
     33e:	2120      	movs	r1, #32
     340:	4b0f      	ldr	r3, [pc, #60]	; (380 <_ZN17LiquidCrystal_I2C5beginEhhh+0xac>)
     342:	4798      	blx	r3


	// set # lines, font size, etc.
	command(LCD_FUNCTIONSET | _displayfunction);
     344:	7a61      	ldrb	r1, [r4, #9]
     346:	2320      	movs	r3, #32


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     348:	4319      	orrs	r1, r3
     34a:	1c20      	adds	r0, r4, #0
     34c:	2200      	movs	r2, #0
     34e:	4d0e      	ldr	r5, [pc, #56]	; (388 <_ZN17LiquidCrystal_I2C5beginEhhh+0xb4>)
     350:	47a8      	blx	r5

	// set # lines, font size, etc.
	command(LCD_FUNCTIONSET | _displayfunction);

	// turn the display on with no cursor or blinking default
	_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
     352:	2304      	movs	r3, #4
     354:	72a3      	strb	r3, [r4, #10]
	display();
     356:	1c20      	adds	r0, r4, #0
     358:	4b0c      	ldr	r3, [pc, #48]	; (38c <_ZN17LiquidCrystal_I2C5beginEhhh+0xb8>)
     35a:	4798      	blx	r3

	// clear it off
	clear();
     35c:	1c20      	adds	r0, r4, #0
     35e:	4b0c      	ldr	r3, [pc, #48]	; (390 <_ZN17LiquidCrystal_I2C5beginEhhh+0xbc>)
     360:	4798      	blx	r3

	// Initialize to default text direction (for roman languages)
	_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
     362:	2302      	movs	r3, #2
     364:	72e3      	strb	r3, [r4, #11]


/*********** mid level commands, for sending data/cmds */

inline void LiquidCrystal_I2C::command(uint8_t value) {
	send(value, 0);
     366:	1c20      	adds	r0, r4, #0
     368:	2106      	movs	r1, #6
     36a:	2200      	movs	r2, #0
     36c:	47a8      	blx	r5
	_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;

	// set the entry mode
	command(LCD_ENTRYMODESET | _displaymode);

	home();
     36e:	1c20      	adds	r0, r4, #0
     370:	4b08      	ldr	r3, [pc, #32]	; (394 <_ZN17LiquidCrystal_I2C5beginEhhh+0xc0>)
     372:	4798      	blx	r3

}
     374:	bd38      	pop	{r3, r4, r5, pc}
     376:	46c0      	nop			; (mov r8, r8)
     378:	000007d5 	.word	0x000007d5
     37c:	00000185 	.word	0x00000185
     380:	000001f5 	.word	0x000001f5
     384:	00011940 	.word	0x00011940
     388:	00000211 	.word	0x00000211
     38c:	000002b9 	.word	0x000002b9
     390:	00000245 	.word	0x00000245
     394:	00000261 	.word	0x00000261

00000398 <_ZN17LiquidCrystal_I2C9init_privEv>:
void LiquidCrystal_I2C::init(){
	init_priv();
}

void LiquidCrystal_I2C::init_priv()
{
     398:	b510      	push	{r4, lr}
     39a:	1c04      	adds	r4, r0, #0
	Wire.begin();
     39c:	4805      	ldr	r0, [pc, #20]	; (3b4 <_ZN17LiquidCrystal_I2C9init_privEv+0x1c>)
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <_ZN17LiquidCrystal_I2C9init_privEv+0x20>)
     3a0:	4798      	blx	r3
	_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
     3a2:	2300      	movs	r3, #0
     3a4:	7263      	strb	r3, [r4, #9]
	begin(_cols, _rows);
     3a6:	7b61      	ldrb	r1, [r4, #13]
     3a8:	7ba2      	ldrb	r2, [r4, #14]
     3aa:	1c20      	adds	r0, r4, #0
     3ac:	4c03      	ldr	r4, [pc, #12]	; (3bc <_ZN17LiquidCrystal_I2C9init_privEv+0x24>)
     3ae:	47a0      	blx	r4
}
     3b0:	bd10      	pop	{r4, pc}
     3b2:	46c0      	nop			; (mov r8, r8)
     3b4:	200005c8 	.word	0x200005c8
     3b8:	000004f5 	.word	0x000004f5
     3bc:	000002d5 	.word	0x000002d5

000003c0 <_ZN17LiquidCrystal_I2C4initEv>:
  _cols = lcd_cols;
  _rows = lcd_rows;
  _backlightval = LCD_NOBACKLIGHT;
}

void LiquidCrystal_I2C::init(){
     3c0:	b508      	push	{r3, lr}
	init_priv();
     3c2:	4b01      	ldr	r3, [pc, #4]	; (3c8 <_ZN17LiquidCrystal_I2C4initEv+0x8>)
     3c4:	4798      	blx	r3
}
     3c6:	bd08      	pop	{r3, pc}
     3c8:	00000399 	.word	0x00000399

000003cc <_ZN8SPIClassC1EP6SERCOM>:
#include "SPI.h"
#include "wiring_digital.h"
#include "assert.h"


SPIClass::SPIClass(SERCOM *s)
     3cc:	b510      	push	{r4, lr}
{
	assert(s != NULL );
     3ce:	2900      	cmp	r1, #0
     3d0:	d105      	bne.n	3de <_ZN8SPIClassC1EP6SERCOM+0x12>
     3d2:	4804      	ldr	r0, [pc, #16]	; (3e4 <_ZN8SPIClassC1EP6SERCOM+0x18>)
     3d4:	2112      	movs	r1, #18
     3d6:	4a04      	ldr	r2, [pc, #16]	; (3e8 <_ZN8SPIClassC1EP6SERCOM+0x1c>)
     3d8:	4b04      	ldr	r3, [pc, #16]	; (3ec <_ZN8SPIClassC1EP6SERCOM+0x20>)
     3da:	4c05      	ldr	r4, [pc, #20]	; (3f0 <_ZN8SPIClassC1EP6SERCOM+0x24>)
     3dc:	47a0      	blx	r4
	sercom = s;
     3de:	6001      	str	r1, [r0, #0]
}
     3e0:	bd10      	pop	{r4, pc}
     3e2:	46c0      	nop			; (mov r8, r8)
     3e4:	00004bd0 	.word	0x00004bd0
     3e8:	00004c04 	.word	0x00004c04
     3ec:	00004bf8 	.word	0x00004bf8
     3f0:	0000251d 	.word	0x0000251d

000003f4 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM>:

void SPIClass::detachInterrupt() {
	// Should be disableInterrupt()
}

SPIClass SPI(&sercom4);
     3f4:	b508      	push	{r3, lr}
     3f6:	4802      	ldr	r0, [pc, #8]	; (400 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0xc>)
     3f8:	4902      	ldr	r1, [pc, #8]	; (404 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0x10>)
     3fa:	4b03      	ldr	r3, [pc, #12]	; (408 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0x14>)
     3fc:	4798      	blx	r3
     3fe:	bd08      	pop	{r3, pc}
     400:	200005c4 	.word	0x200005c4
     404:	20000744 	.word	0x20000744
     408:	000003cd 	.word	0x000003cd

0000040c <_ZN7TwoWire5writeEPKhj>:

	return 0;
}

size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
     40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     40e:	1c05      	adds	r5, r0, #0
     410:	1c0f      	adds	r7, r1, #0
     412:	1e16      	subs	r6, r2, #0
	//Try to store all data
	for(size_t i = 0; i < quantity; ++i)
     414:	d00b      	beq.n	42e <_ZN7TwoWire5writeEPKhj+0x22>
     416:	2400      	movs	r4, #0
	{
		//Return the number of data stored, when the buffer is full (if write return 0)
		if(!write(data[i]))
     418:	682b      	ldr	r3, [r5, #0]
     41a:	5d39      	ldrb	r1, [r7, r4]
     41c:	681b      	ldr	r3, [r3, #0]
     41e:	1c28      	adds	r0, r5, #0
     420:	4798      	blx	r3
     422:	2800      	cmp	r0, #0
     424:	d005      	beq.n	432 <_ZN7TwoWire5writeEPKhj+0x26>
}

size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
	//Try to store all data
	for(size_t i = 0; i < quantity; ++i)
     426:	3401      	adds	r4, #1
     428:	42b4      	cmp	r4, r6
     42a:	d1f5      	bne.n	418 <_ZN7TwoWire5writeEPKhj+0xc>
     42c:	e003      	b.n	436 <_ZN7TwoWire5writeEPKhj+0x2a>
		if(!write(data[i]))
			return i;
	}

	//All data stored
	return quantity;
     42e:	1c10      	adds	r0, r2, #0
     430:	e002      	b.n	438 <_ZN7TwoWire5writeEPKhj+0x2c>
     432:	1c20      	adds	r0, r4, #0
     434:	e000      	b.n	438 <_ZN7TwoWire5writeEPKhj+0x2c>
     436:	1c30      	adds	r0, r6, #0
}
     438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     43a:	46c0      	nop			; (mov r8, r8)

0000043c <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
	// Do nothing, use endTransmission(..) to force
	// data transfer.
}
     43c:	4770      	bx	lr
     43e:	46c0      	nop			; (mov r8, r8)

00000440 <_ZN7TwoWire9availableEv>:
	//All data stored
	return quantity;
}

int TwoWire::available(void)
{
     440:	b508      	push	{r3, lr}
	return rxBuffer.available();
     442:	3018      	adds	r0, #24
     444:	4b01      	ldr	r3, [pc, #4]	; (44c <_ZN7TwoWire9availableEv+0xc>)
     446:	4798      	blx	r3
}
     448:	bd08      	pop	{r3, pc}
     44a:	46c0      	nop			; (mov r8, r8)
     44c:	00000a71 	.word	0x00000a71

00000450 <_ZN7TwoWire4readEv>:

int TwoWire::read(void)
{
     450:	b508      	push	{r3, lr}
	return rxBuffer.read_char();
     452:	3018      	adds	r0, #24
     454:	4b01      	ldr	r3, [pc, #4]	; (45c <_ZN7TwoWire4readEv+0xc>)
     456:	4798      	blx	r3
}
     458:	bd08      	pop	{r3, pc}
     45a:	46c0      	nop			; (mov r8, r8)
     45c:	00000a55 	.word	0x00000a55

00000460 <_ZN7TwoWire5writeEh>:
{
	return endTransmission(true);
}

size_t TwoWire::write(uint8_t ucData)
{
     460:	b538      	push	{r3, r4, r5, lr}
     462:	1c04      	adds	r4, r0, #0
     464:	1c0d      	adds	r5, r1, #0
	if(sercom->isMasterWIRE())
     466:	6900      	ldr	r0, [r0, #16]
     468:	4b0d      	ldr	r3, [pc, #52]	; (4a0 <_ZN7TwoWire5writeEh+0x40>)
     46a:	4798      	blx	r3
     46c:	2800      	cmp	r0, #0
     46e:	d011      	beq.n	494 <_ZN7TwoWire5writeEh+0x34>
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     470:	7d23      	ldrb	r3, [r4, #20]
    {
      return 0 ;
     472:	2000      	movs	r0, #0
size_t TwoWire::write(uint8_t ucData)
{
	if(sercom->isMasterWIRE())
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     474:	2b00      	cmp	r3, #0
     476:	d011      	beq.n	49c <_ZN7TwoWire5writeEh+0x3c>
     478:	3460      	adds	r4, #96	; 0x60
     47a:	1c20      	adds	r0, r4, #0
     47c:	4b09      	ldr	r3, [pc, #36]	; (4a4 <_ZN7TwoWire5writeEh+0x44>)
     47e:	4798      	blx	r3
     480:	1c03      	adds	r3, r0, #0
    {
      return 0 ;
     482:	2000      	movs	r0, #0
size_t TwoWire::write(uint8_t ucData)
{
	if(sercom->isMasterWIRE())
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     484:	2b00      	cmp	r3, #0
     486:	d109      	bne.n	49c <_ZN7TwoWire5writeEh+0x3c>
    {
      return 0 ;
    }

		txBuffer.store_char( ucData ) ;
     488:	1c20      	adds	r0, r4, #0
     48a:	1c29      	adds	r1, r5, #0
     48c:	4b06      	ldr	r3, [pc, #24]	; (4a8 <_ZN7TwoWire5writeEh+0x48>)
     48e:	4798      	blx	r3

		return 1 ;
     490:	2001      	movs	r0, #1
     492:	e003      	b.n	49c <_ZN7TwoWire5writeEh+0x3c>
	}
	else
	{
		if(sercom->sendDataSlaveWIRE( ucData ))
     494:	6920      	ldr	r0, [r4, #16]
     496:	1c29      	adds	r1, r5, #0
     498:	4b04      	ldr	r3, [pc, #16]	; (4ac <_ZN7TwoWire5writeEh+0x4c>)
     49a:	4798      	blx	r3
			return 1;
    }
	}

	return 0;
}
     49c:	bd38      	pop	{r3, r4, r5, pc}
     49e:	46c0      	nop			; (mov r8, r8)
     4a0:	00000cc1 	.word	0x00000cc1
     4a4:	00000a95 	.word	0x00000a95
     4a8:	00000a35 	.word	0x00000a35
     4ac:	00000ca5 	.word	0x00000ca5

000004b0 <_ZN7TwoWire4peekEv>:
{
	return rxBuffer.read_char();
}

int TwoWire::peek(void)
{
     4b0:	b508      	push	{r3, lr}
	return rxBuffer.peek();
     4b2:	3018      	adds	r0, #24
     4b4:	4b01      	ldr	r3, [pc, #4]	; (4bc <_ZN7TwoWire4peekEv+0xc>)
     4b6:	4798      	blx	r3
}
     4b8:	bd08      	pop	{r3, pc}
     4ba:	46c0      	nop			; (mov r8, r8)
     4bc:	00000a81 	.word	0x00000a81

000004c0 <_ZN7TwoWireC1EP6SERCOM>:

#include "Wire.h"
#include "variant.h"
#include "wiring_digital.h"

TwoWire::TwoWire(SERCOM * s)
     4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4c2:	1c04      	adds	r4, r0, #0
     4c4:	1c0f      	adds	r7, r1, #0
     4c6:	2500      	movs	r5, #0
     4c8:	6045      	str	r5, [r0, #4]
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     4ca:	23fa      	movs	r3, #250	; 0xfa
     4cc:	009b      	lsls	r3, r3, #2
     4ce:	6083      	str	r3, [r0, #8]
     4d0:	4b06      	ldr	r3, [pc, #24]	; (4ec <_ZN7TwoWireC1EP6SERCOM+0x2c>)
     4d2:	3308      	adds	r3, #8
     4d4:	6003      	str	r3, [r0, #0]
     4d6:	3018      	adds	r0, #24
     4d8:	4e05      	ldr	r6, [pc, #20]	; (4f0 <_ZN7TwoWireC1EP6SERCOM+0x30>)
     4da:	47b0      	blx	r6
     4dc:	1c20      	adds	r0, r4, #0
     4de:	3060      	adds	r0, #96	; 0x60
     4e0:	47b0      	blx	r6
{
	this->sercom = s;
     4e2:	6127      	str	r7, [r4, #16]
	transmissionBegun = false;
     4e4:	7525      	strb	r5, [r4, #20]
}
     4e6:	1c20      	adds	r0, r4, #0
     4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     4ea:	46c0      	nop			; (mov r8, r8)
     4ec:	00004c20 	.word	0x00004c20
     4f0:	00000a19 	.word	0x00000a19

000004f4 <_ZN7TwoWire5beginEv>:

void TwoWire::begin(void) {
     4f4:	b538      	push	{r3, r4, r5, lr}
     4f6:	1c04      	adds	r4, r0, #0
	//Master Mode
	sercom->initMasterWIRE(TWI_CLOCK);
     4f8:	6900      	ldr	r0, [r0, #16]
     4fa:	4909      	ldr	r1, [pc, #36]	; (520 <_ZN7TwoWire5beginEv+0x2c>)
     4fc:	4b09      	ldr	r3, [pc, #36]	; (524 <_ZN7TwoWire5beginEv+0x30>)
     4fe:	4798      	blx	r3
	sercom->enableWIRE();
     500:	6920      	ldr	r0, [r4, #16]
     502:	4b09      	ldr	r3, [pc, #36]	; (528 <_ZN7TwoWire5beginEv+0x34>)
     504:	4798      	blx	r3

  pinPeripheral(PIN_WIRE_SDA, g_APinDescription[PIN_WIRE_SDA].ulPinType);
     506:	4d09      	ldr	r5, [pc, #36]	; (52c <_ZN7TwoWire5beginEv+0x38>)
     508:	23c4      	movs	r3, #196	; 0xc4
     50a:	005b      	lsls	r3, r3, #1
     50c:	56e9      	ldrsb	r1, [r5, r3]
     50e:	2010      	movs	r0, #16
     510:	4c07      	ldr	r4, [pc, #28]	; (530 <_ZN7TwoWire5beginEv+0x3c>)
     512:	47a0      	blx	r4
  pinPeripheral(PIN_WIRE_SCL, g_APinDescription[PIN_WIRE_SCL].ulPinType);
     514:	23d0      	movs	r3, #208	; 0xd0
     516:	005b      	lsls	r3, r3, #1
     518:	56e9      	ldrsb	r1, [r5, r3]
     51a:	2011      	movs	r0, #17
     51c:	47a0      	blx	r4
}
     51e:	bd38      	pop	{r3, r4, r5, pc}
     520:	000186a0 	.word	0x000186a0
     524:	00000ea5 	.word	0x00000ea5
     528:	00000bd1 	.word	0x00000bd1
     52c:	00004c40 	.word	0x00004c40
     530:	00001569 	.word	0x00001569

00000534 <_ZN7TwoWire11requestFromEhjb>:
	sercom->initSlaveWIRE(address);
	sercom->enableWIRE();
}

uint8_t TwoWire::requestFrom(uint8_t address, size_t quantity, bool stopBit)
{ 
     534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     536:	464f      	mov	r7, r9
     538:	4646      	mov	r6, r8
     53a:	b4c0      	push	{r6, r7}
     53c:	1c04      	adds	r4, r0, #0
     53e:	4691      	mov	r9, r2
  size_t toRead = quantity + 1;
     540:	1c15      	adds	r5, r2, #0
     542:	3501      	adds	r5, #1

  if(sercom->startTransmissionWIRE(address, WIRE_READ_FLAG))
     544:	6900      	ldr	r0, [r0, #16]
     546:	2201      	movs	r2, #1
     548:	4b17      	ldr	r3, [pc, #92]	; (5a8 <_ZN7TwoWire11requestFromEhjb+0x74>)
     54a:	4798      	blx	r3
     54c:	2800      	cmp	r0, #0
     54e:	d023      	beq.n	598 <_ZN7TwoWire11requestFromEhjb+0x64>
     550:	1c2b      	adds	r3, r5, #0
        sercom->readDataWIRE(); // Clear data register to send NACK
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP); // Send Stop 
      }
      else // Continue transmission
      {
        sercom->prepareAckBitWIRE();  // Prepare Acknowledge
     552:	4a16      	ldr	r2, [pc, #88]	; (5ac <_ZN7TwoWire11requestFromEhjb+0x78>)
     554:	4690      	mov	r8, r2
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     556:	4f16      	ldr	r7, [pc, #88]	; (5b0 <_ZN7TwoWire11requestFromEhjb+0x7c>)
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
     558:	4e16      	ldr	r6, [pc, #88]	; (5b4 <_ZN7TwoWire11requestFromEhjb+0x80>)
     55a:	e01a      	b.n	592 <_ZN7TwoWire11requestFromEhjb+0x5e>
  {
    // Connected to slave
    while(toRead--)
    //for(toRead = quantity; toRead >= 0; --toRead)
    {
      if( toRead == 0)  // Stop transmission
     55c:	2d00      	cmp	r5, #0
     55e:	d10b      	bne.n	578 <_ZN7TwoWire11requestFromEhjb+0x44>
      {
        sercom->prepareNackBitWIRE(); // Prepare NACK to stop slave transmission
     560:	6920      	ldr	r0, [r4, #16]
     562:	4b15      	ldr	r3, [pc, #84]	; (5b8 <_ZN7TwoWire11requestFromEhjb+0x84>)
     564:	4798      	blx	r3
        sercom->readDataWIRE(); // Clear data register to send NACK
     566:	6920      	ldr	r0, [r4, #16]
     568:	4b12      	ldr	r3, [pc, #72]	; (5b4 <_ZN7TwoWire11requestFromEhjb+0x80>)
     56a:	4798      	blx	r3
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP); // Send Stop 
     56c:	6920      	ldr	r0, [r4, #16]
     56e:	2103      	movs	r1, #3
     570:	4b0f      	ldr	r3, [pc, #60]	; (5b0 <_ZN7TwoWire11requestFromEhjb+0x7c>)
     572:	4798      	blx	r3
     574:	1c2b      	adds	r3, r5, #0
     576:	e00c      	b.n	592 <_ZN7TwoWire11requestFromEhjb+0x5e>
      }
      else // Continue transmission
      {
        sercom->prepareAckBitWIRE();  // Prepare Acknowledge
     578:	6920      	ldr	r0, [r4, #16]
     57a:	47c0      	blx	r8
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     57c:	6920      	ldr	r0, [r4, #16]
     57e:	2102      	movs	r1, #2
     580:	47b8      	blx	r7
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
     582:	6920      	ldr	r0, [r4, #16]
     584:	47b0      	blx	r6
     586:	1c01      	adds	r1, r0, #0
     588:	1c20      	adds	r0, r4, #0
     58a:	3018      	adds	r0, #24
     58c:	4b0b      	ldr	r3, [pc, #44]	; (5bc <_ZN7TwoWire11requestFromEhjb+0x88>)
     58e:	4798      	blx	r3
  size_t toRead = quantity + 1;

  if(sercom->startTransmissionWIRE(address, WIRE_READ_FLAG))
  {
    // Connected to slave
    while(toRead--)
     590:	1c2b      	adds	r3, r5, #0
     592:	1e5d      	subs	r5, r3, #1
     594:	2b00      	cmp	r3, #0
     596:	d1e1      	bne.n	55c <_ZN7TwoWire11requestFromEhjb+0x28>
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
      }
    }
  }

  return quantity - toRead;
     598:	464b      	mov	r3, r9
     59a:	1b5d      	subs	r5, r3, r5
     59c:	b2e8      	uxtb	r0, r5
}
     59e:	bc0c      	pop	{r2, r3}
     5a0:	4690      	mov	r8, r2
     5a2:	4699      	mov	r9, r3
     5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5a6:	46c0      	nop			; (mov r8, r8)
     5a8:	00000c3d 	.word	0x00000c3d
     5ac:	00000c09 	.word	0x00000c09
     5b0:	00000c19 	.word	0x00000c19
     5b4:	00000d25 	.word	0x00000d25
     5b8:	00000bf9 	.word	0x00000bf9
     5bc:	00000a35 	.word	0x00000a35

000005c0 <_ZN7TwoWire11requestFromEhj>:

uint8_t TwoWire::requestFrom(uint8_t address, size_t quantity)
{
     5c0:	b510      	push	{r4, lr}
	return requestFrom(address, quantity, true);
     5c2:	2301      	movs	r3, #1
     5c4:	4c01      	ldr	r4, [pc, #4]	; (5cc <_ZN7TwoWire11requestFromEhj+0xc>)
     5c6:	47a0      	blx	r4
}
     5c8:	bd10      	pop	{r4, pc}
     5ca:	46c0      	nop			; (mov r8, r8)
     5cc:	00000535 	.word	0x00000535

000005d0 <_ZN7TwoWire17beginTransmissionEh>:

void TwoWire::beginTransmission(uint8_t address) {
     5d0:	b510      	push	{r4, lr}
     5d2:	1c04      	adds	r4, r0, #0
	// save address of target and clear buffer
	txAddress = address;
     5d4:	23a8      	movs	r3, #168	; 0xa8
     5d6:	54c1      	strb	r1, [r0, r3]
	txBuffer.clear();
     5d8:	3060      	adds	r0, #96	; 0x60
     5da:	4b02      	ldr	r3, [pc, #8]	; (5e4 <_ZN7TwoWire17beginTransmissionEh+0x14>)
     5dc:	4798      	blx	r3

	transmissionBegun = true;
     5de:	2301      	movs	r3, #1
     5e0:	7523      	strb	r3, [r4, #20]
}
     5e2:	bd10      	pop	{r4, pc}
     5e4:	00000a4d 	.word	0x00000a4d

000005e8 <_ZN7TwoWire15endTransmissionEb>:
//	1 : Data too long
//	2 : NACK on transmit of address
//	3 : NACK on transmit of data
//	4 : Other error
uint8_t TwoWire::endTransmission(bool stopBit)
{
     5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5ea:	464f      	mov	r7, r9
     5ec:	4646      	mov	r6, r8
     5ee:	b4c0      	push	{r6, r7}
     5f0:	1c05      	adds	r5, r0, #0
	transmissionBegun = false ;
     5f2:	2300      	movs	r3, #0
     5f4:	7503      	strb	r3, [r0, #20]

	// Check if there are data to send
	if ( txBuffer.available() == 0)
     5f6:	1c04      	adds	r4, r0, #0
     5f8:	3460      	adds	r4, #96	; 0x60
     5fa:	1c20      	adds	r0, r4, #0
     5fc:	4b1c      	ldr	r3, [pc, #112]	; (670 <_ZN7TwoWire15endTransmissionEb+0x88>)
     5fe:	4798      	blx	r3
  {
		return 4 ;
     600:	2304      	movs	r3, #4
uint8_t TwoWire::endTransmission(bool stopBit)
{
	transmissionBegun = false ;

	// Check if there are data to send
	if ( txBuffer.available() == 0)
     602:	2800      	cmp	r0, #0
     604:	d02f      	beq.n	666 <_ZN7TwoWire15endTransmissionEb+0x7e>
  {
		return 4 ;
  }

	// Start I2C transmission
	if ( !sercom->startTransmissionWIRE( txAddress, WIRE_WRITE_FLAG ) )
     606:	23a8      	movs	r3, #168	; 0xa8
     608:	5ce9      	ldrb	r1, [r5, r3]
     60a:	6928      	ldr	r0, [r5, #16]
     60c:	2200      	movs	r2, #0
     60e:	4b19      	ldr	r3, [pc, #100]	; (674 <_ZN7TwoWire15endTransmissionEb+0x8c>)
     610:	4798      	blx	r3
     612:	2800      	cmp	r0, #0
     614:	d005      	beq.n	622 <_ZN7TwoWire15endTransmissionEb+0x3a>
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return 2 ;	// Address error
  }

	// Send all buffer
	while( txBuffer.available() )
     616:	4f16      	ldr	r7, [pc, #88]	; (670 <_ZN7TwoWire15endTransmissionEb+0x88>)
	{

		// Trying to send data
		if ( !sercom->sendDataMasterWIRE( txBuffer.read_char() ) )
     618:	4b17      	ldr	r3, [pc, #92]	; (678 <_ZN7TwoWire15endTransmissionEb+0x90>)
     61a:	4699      	mov	r9, r3
     61c:	4b17      	ldr	r3, [pc, #92]	; (67c <_ZN7TwoWire15endTransmissionEb+0x94>)
     61e:	4698      	mov	r8, r3
     620:	e01c      	b.n	65c <_ZN7TwoWire15endTransmissionEb+0x74>
  }

	// Start I2C transmission
	if ( !sercom->startTransmissionWIRE( txAddress, WIRE_WRITE_FLAG ) )
  {
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     622:	6928      	ldr	r0, [r5, #16]
     624:	2103      	movs	r1, #3
     626:	4b16      	ldr	r3, [pc, #88]	; (680 <_ZN7TwoWire15endTransmissionEb+0x98>)
     628:	4798      	blx	r3
		return 2 ;	// Address error
     62a:	2302      	movs	r3, #2
     62c:	e01b      	b.n	666 <_ZN7TwoWire15endTransmissionEb+0x7e>
	// Send all buffer
	while( txBuffer.available() )
	{

		// Trying to send data
		if ( !sercom->sendDataMasterWIRE( txBuffer.read_char() ) )
     62e:	692e      	ldr	r6, [r5, #16]
     630:	1c20      	adds	r0, r4, #0
     632:	47c8      	blx	r9
     634:	b2c1      	uxtb	r1, r0
     636:	1c30      	adds	r0, r6, #0
     638:	47c0      	blx	r8
     63a:	2800      	cmp	r0, #0
     63c:	d105      	bne.n	64a <_ZN7TwoWire15endTransmissionEb+0x62>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     63e:	6928      	ldr	r0, [r5, #16]
     640:	2103      	movs	r1, #3
     642:	4b0f      	ldr	r3, [pc, #60]	; (680 <_ZN7TwoWire15endTransmissionEb+0x98>)
     644:	4798      	blx	r3
			return 3 ;	// Nack or error
     646:	2303      	movs	r3, #3
     648:	e00d      	b.n	666 <_ZN7TwoWire15endTransmissionEb+0x7e>
    }

    
    if(txBuffer.available() == 0)
     64a:	1c20      	adds	r0, r4, #0
     64c:	4b08      	ldr	r3, [pc, #32]	; (670 <_ZN7TwoWire15endTransmissionEb+0x88>)
     64e:	4798      	blx	r3
     650:	2800      	cmp	r0, #0
     652:	d103      	bne.n	65c <_ZN7TwoWire15endTransmissionEb+0x74>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     654:	6928      	ldr	r0, [r5, #16]
     656:	2103      	movs	r1, #3
     658:	4b09      	ldr	r3, [pc, #36]	; (680 <_ZN7TwoWire15endTransmissionEb+0x98>)
     65a:	4798      	blx	r3
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return 2 ;	// Address error
  }

	// Send all buffer
	while( txBuffer.available() )
     65c:	1c20      	adds	r0, r4, #0
     65e:	47b8      	blx	r7
     660:	2800      	cmp	r0, #0
     662:	d1e4      	bne.n	62e <_ZN7TwoWire15endTransmissionEb+0x46>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
    }
	}

	return 0;
     664:	2300      	movs	r3, #0
}
     666:	1c18      	adds	r0, r3, #0
     668:	bc0c      	pop	{r2, r3}
     66a:	4690      	mov	r8, r2
     66c:	4699      	mov	r9, r3
     66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     670:	00000a71 	.word	0x00000a71
     674:	00000c3d 	.word	0x00000c3d
     678:	00000a55 	.word	0x00000a55
     67c:	00000c89 	.word	0x00000c89
     680:	00000c19 	.word	0x00000c19

00000684 <_ZN7TwoWire15endTransmissionEv>:

uint8_t TwoWire::endTransmission()
{
     684:	b508      	push	{r3, lr}
	return endTransmission(true);
     686:	2101      	movs	r1, #1
     688:	4b01      	ldr	r3, [pc, #4]	; (690 <_ZN7TwoWire15endTransmissionEv+0xc>)
     68a:	4798      	blx	r3
}
     68c:	bd08      	pop	{r3, pc}
     68e:	46c0      	nop			; (mov r8, r8)
     690:	000005e9 	.word	0x000005e9

00000694 <_ZN7TwoWire9onServiceEv>:
	onRequestCallback = function;
}


void TwoWire::onService(void)
{
     694:	b538      	push	{r3, r4, r5, lr}
     696:	1c04      	adds	r4, r0, #0
	if ( sercom->isSlaveWIRE() )
     698:	6900      	ldr	r0, [r0, #16]
     69a:	4b1a      	ldr	r3, [pc, #104]	; (704 <_ZN7TwoWire9onServiceEv+0x70>)
     69c:	4798      	blx	r3
     69e:	2800      	cmp	r0, #0
     6a0:	d02e      	beq.n	700 <_ZN7TwoWire9onServiceEv+0x6c>
	{
		//Received data
		if(sercom->isDataReadyWIRE())
     6a2:	6920      	ldr	r0, [r4, #16]
     6a4:	4b18      	ldr	r3, [pc, #96]	; (708 <_ZN7TwoWire9onServiceEv+0x74>)
     6a6:	4798      	blx	r3
     6a8:	2800      	cmp	r0, #0
     6aa:	d01a      	beq.n	6e2 <_ZN7TwoWire9onServiceEv+0x4e>
		{
			//Store data
			rxBuffer.store_char(sercom->readDataWIRE());
     6ac:	6920      	ldr	r0, [r4, #16]
     6ae:	4b17      	ldr	r3, [pc, #92]	; (70c <_ZN7TwoWire9onServiceEv+0x78>)
     6b0:	4798      	blx	r3
     6b2:	1c01      	adds	r1, r0, #0
     6b4:	1c20      	adds	r0, r4, #0
     6b6:	3018      	adds	r0, #24
     6b8:	4b15      	ldr	r3, [pc, #84]	; (710 <_ZN7TwoWire9onServiceEv+0x7c>)
     6ba:	4798      	blx	r3

			//Stop or Restart detected
			if(sercom->isStopDetectedWIRE() || sercom->isRestartDetectedWIRE())
     6bc:	6920      	ldr	r0, [r4, #16]
     6be:	4b15      	ldr	r3, [pc, #84]	; (714 <_ZN7TwoWire9onServiceEv+0x80>)
     6c0:	4798      	blx	r3
     6c2:	2800      	cmp	r0, #0
     6c4:	d104      	bne.n	6d0 <_ZN7TwoWire9onServiceEv+0x3c>
     6c6:	6920      	ldr	r0, [r4, #16]
     6c8:	4b13      	ldr	r3, [pc, #76]	; (718 <_ZN7TwoWire9onServiceEv+0x84>)
     6ca:	4798      	blx	r3
     6cc:	2800      	cmp	r0, #0
     6ce:	d008      	beq.n	6e2 <_ZN7TwoWire9onServiceEv+0x4e>
			{
				//Calling onReceiveCallback, if exists
				if(onReceiveCallback)
     6d0:	23b0      	movs	r3, #176	; 0xb0
     6d2:	58e5      	ldr	r5, [r4, r3]
     6d4:	2d00      	cmp	r5, #0
     6d6:	d004      	beq.n	6e2 <_ZN7TwoWire9onServiceEv+0x4e>
				{
					onReceiveCallback(available());
     6d8:	6823      	ldr	r3, [r4, #0]
     6da:	689b      	ldr	r3, [r3, #8]
     6dc:	1c20      	adds	r0, r4, #0
     6de:	4798      	blx	r3
     6e0:	47a8      	blx	r5
				}
			}
		}

		//Address Match
		if(sercom->isAddressMatch())
     6e2:	6920      	ldr	r0, [r4, #16]
     6e4:	4b0d      	ldr	r3, [pc, #52]	; (71c <_ZN7TwoWire9onServiceEv+0x88>)
     6e6:	4798      	blx	r3
     6e8:	2800      	cmp	r0, #0
     6ea:	d009      	beq.n	700 <_ZN7TwoWire9onServiceEv+0x6c>
		{
			//Is a request ?
			if(sercom->isMasterReadOperationWIRE())
     6ec:	6920      	ldr	r0, [r4, #16]
     6ee:	4b0c      	ldr	r3, [pc, #48]	; (720 <_ZN7TwoWire9onServiceEv+0x8c>)
     6f0:	4798      	blx	r3
     6f2:	2800      	cmp	r0, #0
     6f4:	d004      	beq.n	700 <_ZN7TwoWire9onServiceEv+0x6c>
			{
				//Calling onRequestCallback, if exists
				if(onRequestCallback)
     6f6:	23ac      	movs	r3, #172	; 0xac
     6f8:	58e3      	ldr	r3, [r4, r3]
     6fa:	2b00      	cmp	r3, #0
     6fc:	d000      	beq.n	700 <_ZN7TwoWire9onServiceEv+0x6c>
				{
					onRequestCallback();
     6fe:	4798      	blx	r3
				}
			}
		}
	}
}
     700:	bd38      	pop	{r3, r4, r5, pc}
     702:	46c0      	nop			; (mov r8, r8)
     704:	00000cd5 	.word	0x00000cd5
     708:	00000ce9 	.word	0x00000ce9
     70c:	00000d25 	.word	0x00000d25
     710:	00000a35 	.word	0x00000a35
     714:	00000cf5 	.word	0x00000cf5
     718:	00000d01 	.word	0x00000d01
     71c:	00000d0d 	.word	0x00000d0d
     720:	00000d19 	.word	0x00000d19

00000724 <SERCOM3_Handler>:
}*/


TwoWire Wire(&sercom3);

void SERCOM3_Handler(void) {
     724:	b508      	push	{r3, lr}
	Wire.onService();
     726:	4802      	ldr	r0, [pc, #8]	; (730 <SERCOM3_Handler+0xc>)
     728:	4b02      	ldr	r3, [pc, #8]	; (734 <SERCOM3_Handler+0x10>)
     72a:	4798      	blx	r3
}
     72c:	bd08      	pop	{r3, pc}
     72e:	46c0      	nop			; (mov r8, r8)
     730:	200005c8 	.word	0x200005c8
     734:	00000695 	.word	0x00000695

00000738 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM>:
     738:	b508      	push	{r3, lr}
	NVIC_SetPriority(WIRE_ISR_ID, 0);
	NVIC_EnableIRQ(WIRE_ISR_ID);
}*/


TwoWire Wire(&sercom3);
     73a:	4802      	ldr	r0, [pc, #8]	; (744 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0xc>)
     73c:	4902      	ldr	r1, [pc, #8]	; (748 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0x10>)
     73e:	4b03      	ldr	r3, [pc, #12]	; (74c <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0x14>)
     740:	4798      	blx	r3

void SERCOM3_Handler(void) {
	Wire.onService();
}
     742:	bd08      	pop	{r3, pc}
     744:	200005c8 	.word	0x200005c8
     748:	20000734 	.word	0x20000734
     74c:	000004c1 	.word	0x000004c1

00000750 <_GLOBAL__sub_I_g_APinDescription>:
SERCOM sercom3( SERCOM3 ) ;
SERCOM sercom4( SERCOM4 ) ;
SERCOM sercom5( SERCOM5 ) ;

Uart Serial( &sercom0, 0, 1 ) ;
Uart Serial5( &sercom5, 36, 35 ) ;
     750:	b570      	push	{r4, r5, r6, lr}
} ;

const void* g_apTCInstances[TCC_INST_NUM+TC_INST_NUM]={ TCC0, TCC1, TCC2, TC3, TC4, TC5 } ;

// Multi-serial objects instantiation
SERCOM sercom0( SERCOM0 ) ;
     752:	4e10      	ldr	r6, [pc, #64]	; (794 <_GLOBAL__sub_I_g_APinDescription+0x44>)
     754:	1c30      	adds	r0, r6, #0
     756:	4910      	ldr	r1, [pc, #64]	; (798 <_GLOBAL__sub_I_g_APinDescription+0x48>)
     758:	4c10      	ldr	r4, [pc, #64]	; (79c <_GLOBAL__sub_I_g_APinDescription+0x4c>)
     75a:	47a0      	blx	r4
SERCOM sercom1( SERCOM1 ) ;
     75c:	4810      	ldr	r0, [pc, #64]	; (7a0 <_GLOBAL__sub_I_g_APinDescription+0x50>)
     75e:	4911      	ldr	r1, [pc, #68]	; (7a4 <_GLOBAL__sub_I_g_APinDescription+0x54>)
     760:	47a0      	blx	r4
SERCOM sercom2( SERCOM2 ) ;
     762:	4811      	ldr	r0, [pc, #68]	; (7a8 <_GLOBAL__sub_I_g_APinDescription+0x58>)
     764:	4911      	ldr	r1, [pc, #68]	; (7ac <_GLOBAL__sub_I_g_APinDescription+0x5c>)
     766:	47a0      	blx	r4
SERCOM sercom3( SERCOM3 ) ;
     768:	4811      	ldr	r0, [pc, #68]	; (7b0 <_GLOBAL__sub_I_g_APinDescription+0x60>)
     76a:	4912      	ldr	r1, [pc, #72]	; (7b4 <_GLOBAL__sub_I_g_APinDescription+0x64>)
     76c:	47a0      	blx	r4
SERCOM sercom4( SERCOM4 ) ;
     76e:	4812      	ldr	r0, [pc, #72]	; (7b8 <_GLOBAL__sub_I_g_APinDescription+0x68>)
     770:	4912      	ldr	r1, [pc, #72]	; (7bc <_GLOBAL__sub_I_g_APinDescription+0x6c>)
     772:	47a0      	blx	r4
SERCOM sercom5( SERCOM5 ) ;
     774:	4d12      	ldr	r5, [pc, #72]	; (7c0 <_GLOBAL__sub_I_g_APinDescription+0x70>)
     776:	1c28      	adds	r0, r5, #0
     778:	4912      	ldr	r1, [pc, #72]	; (7c4 <_GLOBAL__sub_I_g_APinDescription+0x74>)
     77a:	47a0      	blx	r4

Uart Serial( &sercom0, 0, 1 ) ;
     77c:	4812      	ldr	r0, [pc, #72]	; (7c8 <_GLOBAL__sub_I_g_APinDescription+0x78>)
     77e:	1c31      	adds	r1, r6, #0
     780:	2200      	movs	r2, #0
     782:	2301      	movs	r3, #1
     784:	4c11      	ldr	r4, [pc, #68]	; (7cc <_GLOBAL__sub_I_g_APinDescription+0x7c>)
     786:	47a0      	blx	r4
Uart Serial5( &sercom5, 36, 35 ) ;
     788:	4811      	ldr	r0, [pc, #68]	; (7d0 <_GLOBAL__sub_I_g_APinDescription+0x80>)
     78a:	1c29      	adds	r1, r5, #0
     78c:	2224      	movs	r2, #36	; 0x24
     78e:	2323      	movs	r3, #35	; 0x23
     790:	47a0      	blx	r4
     792:	bd70      	pop	{r4, r5, r6, pc}
     794:	20000738 	.word	0x20000738
     798:	42000800 	.word	0x42000800
     79c:	00000aa9 	.word	0x00000aa9
     7a0:	2000073c 	.word	0x2000073c
     7a4:	42000c00 	.word	0x42000c00
     7a8:	20000740 	.word	0x20000740
     7ac:	42001000 	.word	0x42001000
     7b0:	20000734 	.word	0x20000734
     7b4:	42001400 	.word	0x42001400
     7b8:	20000744 	.word	0x20000744
     7bc:	42001800 	.word	0x42001800
     7c0:	20000748 	.word	0x20000748
     7c4:	42001c00 	.word	0x42001c00
     7c8:	2000067c 	.word	0x2000067c
     7cc:	00001205 	.word	0x00001205
     7d0:	200006d8 	.word	0x200006d8

000007d4 <delay>:
  // this is an optimization to turn a runtime division into two compile-time divisions and
  // a runtime multiplication and shift, saving a few cycles
}

void delay( uint32_t ms )
{
     7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7d6:	1e04      	subs	r4, r0, #0
  if ( ms == 0 )
     7d8:	d008      	beq.n	7ec <delay+0x18>
  {
    return ;
  }

  uint32_t start = _ulTickCount ;
     7da:	4b05      	ldr	r3, [pc, #20]	; (7f0 <delay+0x1c>)
     7dc:	681f      	ldr	r7, [r3, #0]

  do
  {
    yield() ;
     7de:	4e05      	ldr	r6, [pc, #20]	; (7f4 <delay+0x20>)
  } while ( _ulTickCount - start < ms ) ;
     7e0:	1c1d      	adds	r5, r3, #0

  uint32_t start = _ulTickCount ;

  do
  {
    yield() ;
     7e2:	47b0      	blx	r6
  } while ( _ulTickCount - start < ms ) ;
     7e4:	682b      	ldr	r3, [r5, #0]
     7e6:	1bdb      	subs	r3, r3, r7
     7e8:	429c      	cmp	r4, r3
     7ea:	d8fa      	bhi.n	7e2 <delay+0xe>
}
     7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7ee:	46c0      	nop			; (mov r8, r8)
     7f0:	2000074c 	.word	0x2000074c
     7f4:	00000809 	.word	0x00000809

000007f8 <SysTick_Handler>:

void SysTick_Handler( void )
{
  // Increment tick count each ms
  _ulTickCount++ ;
     7f8:	4b02      	ldr	r3, [pc, #8]	; (804 <SysTick_Handler+0xc>)
     7fa:	681a      	ldr	r2, [r3, #0]
     7fc:	3201      	adds	r2, #1
     7fe:	601a      	str	r2, [r3, #0]
}
     800:	4770      	bx	lr
     802:	46c0      	nop			; (mov r8, r8)
     804:	2000074c 	.word	0x2000074c

00000808 <yield>:
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
	// Empty
}
     808:	4770      	bx	lr
     80a:	46c0      	nop			; (mov r8, r8)

0000080c <_ZNK9IPAddress7printToER5Print>:
{
    return memcmp(addr, _address, sizeof(_address)) == 0;
}

size_t IPAddress::printTo(Print& p) const
{
     80c:	b5f0      	push	{r4, r5, r6, r7, lr}
     80e:	4657      	mov	r7, sl
     810:	464e      	mov	r6, r9
     812:	4645      	mov	r5, r8
     814:	b4e0      	push	{r5, r6, r7}
     816:	4680      	mov	r8, r0
     818:	1c0e      	adds	r6, r1, #0
    size_t n = 0;
    for (int i =0; i < 3; i++)
     81a:	2400      	movs	r4, #0
    return memcmp(addr, _address, sizeof(_address)) == 0;
}

size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
     81c:	2500      	movs	r5, #0
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     81e:	4a0f      	ldr	r2, [pc, #60]	; (85c <_ZNK9IPAddress7printToER5Print+0x50>)
     820:	4692      	mov	sl, r2
        n += p.print('.');
     822:	4b0f      	ldr	r3, [pc, #60]	; (860 <_ZNK9IPAddress7printToER5Print+0x54>)
     824:	4699      	mov	r9, r3
     826:	4642      	mov	r2, r8
     828:	1913      	adds	r3, r2, r4
size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     82a:	7919      	ldrb	r1, [r3, #4]
     82c:	1c30      	adds	r0, r6, #0
     82e:	220a      	movs	r2, #10
     830:	47d0      	blx	sl
     832:	1c07      	adds	r7, r0, #0
        n += p.print('.');
     834:	1c30      	adds	r0, r6, #0
     836:	212e      	movs	r1, #46	; 0x2e
     838:	47c8      	blx	r9
size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     83a:	19c7      	adds	r7, r0, r7
        n += p.print('.');
     83c:	19ed      	adds	r5, r5, r7
}

size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
     83e:	3401      	adds	r4, #1
     840:	2c03      	cmp	r4, #3
     842:	d1f0      	bne.n	826 <_ZNK9IPAddress7printToER5Print+0x1a>
    {
        n += p.print(_address[i], DEC);
        n += p.print('.');
    }
    n += p.print(_address[3], DEC);
     844:	4643      	mov	r3, r8
     846:	79d9      	ldrb	r1, [r3, #7]
     848:	1c30      	adds	r0, r6, #0
     84a:	220a      	movs	r2, #10
     84c:	4b03      	ldr	r3, [pc, #12]	; (85c <_ZNK9IPAddress7printToER5Print+0x50>)
     84e:	4798      	blx	r3
     850:	1828      	adds	r0, r5, r0
    return n;
}
     852:	bc1c      	pop	{r2, r3, r4}
     854:	4690      	mov	r8, r2
     856:	4699      	mov	r9, r3
     858:	46a2      	mov	sl, r4
     85a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     85c:	00000a0d 	.word	0x00000a0d
     860:	00000931 	.word	0x00000931

00000864 <_ZN9IPAddressC1Ehhhh>:
IPAddress::IPAddress()
{
    memset(_address, 0, sizeof(_address));
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     864:	b530      	push	{r4, r5, lr}
     866:	ac03      	add	r4, sp, #12
     868:	7824      	ldrb	r4, [r4, #0]
     86a:	4d04      	ldr	r5, [pc, #16]	; (87c <_ZN9IPAddressC1Ehhhh+0x18>)
     86c:	3508      	adds	r5, #8
     86e:	6005      	str	r5, [r0, #0]
{
    _address[0] = first_octet;
     870:	7101      	strb	r1, [r0, #4]
    _address[1] = second_octet;
     872:	7142      	strb	r2, [r0, #5]
    _address[2] = third_octet;
     874:	7183      	strb	r3, [r0, #6]
    _address[3] = fourth_octet;
     876:	71c4      	strb	r4, [r0, #7]
}
     878:	bd30      	pop	{r4, r5, pc}
     87a:	46c0      	nop			; (mov r8, r8)
     87c:	000050c0 	.word	0x000050c0

00000880 <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
        n += p.print(_address[i], DEC);
        n += p.print('.');
    }
    n += p.print(_address[3], DEC);
    return n;
}
     880:	b510      	push	{r4, lr}
     882:	b082      	sub	sp, #8
    friend class Server;
    friend class DhcpClass;
    friend class DNSClient;
};

const IPAddress INADDR_NONE(0,0,0,0);
     884:	2300      	movs	r3, #0
     886:	9300      	str	r3, [sp, #0]
     888:	4803      	ldr	r0, [pc, #12]	; (898 <_GLOBAL__sub_I__ZN9IPAddressC2Ev+0x18>)
     88a:	2100      	movs	r1, #0
     88c:	2200      	movs	r2, #0
     88e:	4c03      	ldr	r4, [pc, #12]	; (89c <_GLOBAL__sub_I__ZN9IPAddressC2Ev+0x1c>)
     890:	47a0      	blx	r4
     892:	b002      	add	sp, #8
     894:	bd10      	pop	{r4, pc}
     896:	46c0      	nop			; (mov r8, r8)
     898:	20000750 	.word	0x20000750
     89c:	00000865 	.word	0x00000865

000008a0 <main>:

/*
 * \brief Main entry point of Arduino application
 */
int main( void )
{
     8a0:	b538      	push	{r3, r4, r5, lr}
  init();
     8a2:	4b0a      	ldr	r3, [pc, #40]	; (8cc <main+0x2c>)
     8a4:	4798      	blx	r3

  delay(1);
     8a6:	2001      	movs	r0, #1
     8a8:	4b09      	ldr	r3, [pc, #36]	; (8d0 <main+0x30>)
     8aa:	4798      	blx	r3

#if defined(USBCON)
//  USBDevice.attach();
#endif

  setup();
     8ac:	4b09      	ldr	r3, [pc, #36]	; (8d4 <main+0x34>)
     8ae:	4798      	blx	r3

  for (;;)
  {
    loop();
     8b0:	4b09      	ldr	r3, [pc, #36]	; (8d8 <main+0x38>)
     8b2:	4798      	blx	r3
    if (serialEventRun) serialEventRun();
     8b4:	4b09      	ldr	r3, [pc, #36]	; (8dc <main+0x3c>)
     8b6:	2b00      	cmp	r3, #0
     8b8:	d004      	beq.n	8c4 <main+0x24>
     8ba:	1c1d      	adds	r5, r3, #0

  setup();

  for (;;)
  {
    loop();
     8bc:	4c06      	ldr	r4, [pc, #24]	; (8d8 <main+0x38>)
    if (serialEventRun) serialEventRun();
     8be:	47a8      	blx	r5

  setup();

  for (;;)
  {
    loop();
     8c0:	47a0      	blx	r4
     8c2:	e7fc      	b.n	8be <main+0x1e>
     8c4:	4c04      	ldr	r4, [pc, #16]	; (8d8 <main+0x38>)
     8c6:	47a0      	blx	r4
     8c8:	e7fd      	b.n	8c6 <main+0x26>
     8ca:	46c0      	nop			; (mov r8, r8)
     8cc:	000013f1 	.word	0x000013f1
     8d0:	000007d5 	.word	0x000007d5
     8d4:	00001891 	.word	0x00001891
     8d8:	00001751 	.word	0x00001751
     8dc:	00000000 	.word	0x00000000

000008e0 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
     8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8e2:	1c07      	adds	r7, r0, #0
  size_t n = 0;
  while (size--) {
     8e4:	2a00      	cmp	r2, #0
     8e6:	d00d      	beq.n	904 <_ZN5Print5writeEPKhj+0x24>
     8e8:	1c0d      	adds	r5, r1, #0
     8ea:	1c14      	adds	r4, r2, #0
// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
     8ec:	2600      	movs	r6, #0
  while (size--) {
    n += write(*buffer++);
     8ee:	683b      	ldr	r3, [r7, #0]
     8f0:	7829      	ldrb	r1, [r5, #0]
     8f2:	681b      	ldr	r3, [r3, #0]
     8f4:	1c38      	adds	r0, r7, #0
     8f6:	4798      	blx	r3
     8f8:	1836      	adds	r6, r6, r0
     8fa:	3501      	adds	r5, #1
     8fc:	3c01      	subs	r4, #1

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
     8fe:	2c00      	cmp	r4, #0
     900:	d1f5      	bne.n	8ee <_ZN5Print5writeEPKhj+0xe>
     902:	e000      	b.n	906 <_ZN5Print5writeEPKhj+0x26>
// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
     904:	2600      	movs	r6, #0
  while (size--) {
    n += write(*buffer++);
  }
  return n;
}
     906:	1c30      	adds	r0, r6, #0
     908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     90a:	46c0      	nop			; (mov r8, r8)

0000090c <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
     90c:	b538      	push	{r3, r4, r5, lr}
     90e:	1c05      	adds	r5, r0, #0
     910:	1e0c      	subs	r4, r1, #0
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     912:	d009      	beq.n	928 <_ZN5Print5printEPKc+0x1c>
      return write((const uint8_t *)str, strlen(str));
     914:	1c08      	adds	r0, r1, #0
     916:	4b05      	ldr	r3, [pc, #20]	; (92c <_ZN5Print5printEPKc+0x20>)
     918:	4798      	blx	r3
     91a:	1c02      	adds	r2, r0, #0
     91c:	682b      	ldr	r3, [r5, #0]
     91e:	685b      	ldr	r3, [r3, #4]
     920:	1c28      	adds	r0, r5, #0
     922:	1c21      	adds	r1, r4, #0
     924:	4798      	blx	r3
     926:	e000      	b.n	92a <_ZN5Print5printEPKc+0x1e>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     928:	2000      	movs	r0, #0
  return write(str);
}
     92a:	bd38      	pop	{r3, r4, r5, pc}
     92c:	00003609 	.word	0x00003609

00000930 <_ZN5Print5printEc>:

size_t Print::print(char c)
{
     930:	b508      	push	{r3, lr}
  return write(c);
     932:	6803      	ldr	r3, [r0, #0]
     934:	681b      	ldr	r3, [r3, #0]
     936:	4798      	blx	r3
}
     938:	bd08      	pop	{r3, pc}
     93a:	46c0      	nop			; (mov r8, r8)

0000093c <_ZN5Print7printlnEv>:
{
  return x.printTo(*this);
}

size_t Print::println(void)
{
     93c:	b570      	push	{r4, r5, r6, lr}
     93e:	1c05      	adds	r5, r0, #0
  size_t n = print('\r');
     940:	210d      	movs	r1, #13
     942:	4c04      	ldr	r4, [pc, #16]	; (954 <_ZN5Print7printlnEv+0x18>)
     944:	47a0      	blx	r4
     946:	1c06      	adds	r6, r0, #0
  n += print('\n');
     948:	1c28      	adds	r0, r5, #0
     94a:	210a      	movs	r1, #10
     94c:	47a0      	blx	r4
     94e:	1980      	adds	r0, r0, r6
  return n;
}
     950:	bd70      	pop	{r4, r5, r6, pc}
     952:	46c0      	nop			; (mov r8, r8)
     954:	00000931 	.word	0x00000931

00000958 <_ZN5Print7printlnEPKc>:
  n += println();
  return n;
}

size_t Print::println(const char c[])
{
     958:	b538      	push	{r3, r4, r5, lr}
     95a:	1c04      	adds	r4, r0, #0
  size_t n = print(c);
     95c:	4b03      	ldr	r3, [pc, #12]	; (96c <_ZN5Print7printlnEPKc+0x14>)
     95e:	4798      	blx	r3
     960:	1c05      	adds	r5, r0, #0
  n += println();
     962:	1c20      	adds	r0, r4, #0
     964:	4b02      	ldr	r3, [pc, #8]	; (970 <_ZN5Print7printlnEPKc+0x18>)
     966:	4798      	blx	r3
     968:	1940      	adds	r0, r0, r5
  return n;
}
     96a:	bd38      	pop	{r3, r4, r5, pc}
     96c:	0000090d 	.word	0x0000090d
     970:	0000093d 	.word	0x0000093d

00000974 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
     974:	b5f0      	push	{r4, r5, r6, r7, lr}
     976:	464f      	mov	r7, r9
     978:	4646      	mov	r6, r8
     97a:	b4c0      	push	{r6, r7}
     97c:	b08b      	sub	sp, #44	; 0x2c
     97e:	4681      	mov	r9, r0
     980:	1c0d      	adds	r5, r1, #0
     982:	1c17      	adds	r7, r2, #0
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
     984:	2200      	movs	r2, #0
     986:	ab09      	add	r3, sp, #36	; 0x24
     988:	701a      	strb	r2, [r3, #0]

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
     98a:	2f01      	cmp	r7, #1
     98c:	d800      	bhi.n	990 <_ZN5Print11printNumberEmh+0x1c>
     98e:	270a      	movs	r7, #10
     990:	466c      	mov	r4, sp
     992:	3423      	adds	r4, #35	; 0x23

  do {
    unsigned long m = n;
    n /= base;
     994:	4914      	ldr	r1, [pc, #80]	; (9e8 <_ZN5Print11printNumberEmh+0x74>)
     996:	4688      	mov	r8, r1
     998:	1c28      	adds	r0, r5, #0
     99a:	1c39      	adds	r1, r7, #0
     99c:	47c0      	blx	r8
    char c = m - base * n;
     99e:	1c03      	adds	r3, r0, #0
     9a0:	437b      	muls	r3, r7
     9a2:	1aed      	subs	r5, r5, r3
     9a4:	b2ed      	uxtb	r5, r5
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
     9a6:	1c26      	adds	r6, r4, #0
     9a8:	2d09      	cmp	r5, #9
     9aa:	d802      	bhi.n	9b2 <_ZN5Print11printNumberEmh+0x3e>
     9ac:	3530      	adds	r5, #48	; 0x30
     9ae:	b2ed      	uxtb	r5, r5
     9b0:	e001      	b.n	9b6 <_ZN5Print11printNumberEmh+0x42>
     9b2:	3537      	adds	r5, #55	; 0x37
     9b4:	b2ed      	uxtb	r5, r5
     9b6:	7035      	strb	r5, [r6, #0]
     9b8:	3c01      	subs	r4, #1
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
     9ba:	2800      	cmp	r0, #0
     9bc:	d001      	beq.n	9c2 <_ZN5Print11printNumberEmh+0x4e>
    unsigned long m = n;
    n /= base;
     9be:	1c05      	adds	r5, r0, #0
     9c0:	e7ea      	b.n	998 <_ZN5Print11printNumberEmh+0x24>
     9c2:	2e00      	cmp	r6, #0
     9c4:	d00a      	beq.n	9dc <_ZN5Print11printNumberEmh+0x68>
      return write((const uint8_t *)str, strlen(str));
     9c6:	1c30      	adds	r0, r6, #0
     9c8:	4b08      	ldr	r3, [pc, #32]	; (9ec <_ZN5Print11printNumberEmh+0x78>)
     9ca:	4798      	blx	r3
     9cc:	1c02      	adds	r2, r0, #0
     9ce:	4649      	mov	r1, r9
     9d0:	680b      	ldr	r3, [r1, #0]
     9d2:	685b      	ldr	r3, [r3, #4]
     9d4:	4648      	mov	r0, r9
     9d6:	1c31      	adds	r1, r6, #0
     9d8:	4798      	blx	r3
     9da:	e000      	b.n	9de <_ZN5Print11printNumberEmh+0x6a>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     9dc:	2000      	movs	r0, #0
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
}
     9de:	b00b      	add	sp, #44	; 0x2c
     9e0:	bc0c      	pop	{r2, r3}
     9e2:	4690      	mov	r8, r2
     9e4:	4699      	mov	r9, r3
     9e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9e8:	000018ed 	.word	0x000018ed
     9ec:	00003609 	.word	0x00003609

000009f0 <_ZN5Print5printEmi>:
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
{
     9f0:	b508      	push	{r3, lr}
  if (base == 0) return write(n);
     9f2:	2a00      	cmp	r2, #0
     9f4:	d104      	bne.n	a00 <_ZN5Print5printEmi+0x10>
     9f6:	6803      	ldr	r3, [r0, #0]
     9f8:	b2c9      	uxtb	r1, r1
     9fa:	681b      	ldr	r3, [r3, #0]
     9fc:	4798      	blx	r3
     9fe:	e002      	b.n	a06 <_ZN5Print5printEmi+0x16>
  else return printNumber(n, base);
     a00:	b2d2      	uxtb	r2, r2
     a02:	4b01      	ldr	r3, [pc, #4]	; (a08 <_ZN5Print5printEmi+0x18>)
     a04:	4798      	blx	r3
}
     a06:	bd08      	pop	{r3, pc}
     a08:	00000975 	.word	0x00000975

00000a0c <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
     a0c:	b508      	push	{r3, lr}
  return print((unsigned long) b, base);
     a0e:	4b01      	ldr	r3, [pc, #4]	; (a14 <_ZN5Print5printEhi+0x8>)
     a10:	4798      	blx	r3
}
     a12:	bd08      	pop	{r3, pc}
     a14:	000009f1 	.word	0x000009f1

00000a18 <_ZN10RingBufferC1Ev>:
*/

#include "RingBuffer.h"
#include <string.h>

RingBuffer::RingBuffer( void )
     a18:	b510      	push	{r4, lr}
     a1a:	1c04      	adds	r4, r0, #0
{
    memset( _aucBuffer, 0, SERIAL_BUFFER_SIZE ) ;
     a1c:	2100      	movs	r1, #0
     a1e:	2240      	movs	r2, #64	; 0x40
     a20:	4b03      	ldr	r3, [pc, #12]	; (a30 <_ZN10RingBufferC1Ev+0x18>)
     a22:	4798      	blx	r3
  }
}

void RingBuffer::clear()
{
	_iHead = 0;
     a24:	2300      	movs	r3, #0
     a26:	6423      	str	r3, [r4, #64]	; 0x40
	_iTail = 0;
     a28:	6463      	str	r3, [r4, #68]	; 0x44

RingBuffer::RingBuffer( void )
{
    memset( _aucBuffer, 0, SERIAL_BUFFER_SIZE ) ;
    clear();
}
     a2a:	1c20      	adds	r0, r4, #0
     a2c:	bd10      	pop	{r4, pc}
     a2e:	46c0      	nop			; (mov r8, r8)
     a30:	00002fb5 	.word	0x00002fb5

00000a34 <_ZN10RingBuffer10store_charEh>:

void RingBuffer::store_char( uint8_t c )
{
     a34:	b510      	push	{r4, lr}
  int i = nextIndex(_iHead);
     a36:	6c02      	ldr	r2, [r0, #64]	; 0x40
	return _aucBuffer[_iTail];
}

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     a38:	1c53      	adds	r3, r2, #1
     a3a:	243f      	movs	r4, #63	; 0x3f
     a3c:	4023      	ands	r3, r4

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if ( i != _iTail )
     a3e:	6c44      	ldr	r4, [r0, #68]	; 0x44
     a40:	429c      	cmp	r4, r3
     a42:	d001      	beq.n	a48 <_ZN10RingBuffer10store_charEh+0x14>
  {
    _aucBuffer[_iHead] = c ;
     a44:	5481      	strb	r1, [r0, r2]
    _iHead = i ;
     a46:	6403      	str	r3, [r0, #64]	; 0x40
  }
}
     a48:	bd10      	pop	{r4, pc}
     a4a:	46c0      	nop			; (mov r8, r8)

00000a4c <_ZN10RingBuffer5clearEv>:

void RingBuffer::clear()
{
	_iHead = 0;
     a4c:	2300      	movs	r3, #0
     a4e:	6403      	str	r3, [r0, #64]	; 0x40
	_iTail = 0;
     a50:	6443      	str	r3, [r0, #68]	; 0x44
}
     a52:	4770      	bx	lr

00000a54 <_ZN10RingBuffer9read_charEv>:

int RingBuffer::read_char()
{
	if(_iTail == _iHead)
     a54:	6c43      	ldr	r3, [r0, #68]	; 0x44
     a56:	6c02      	ldr	r2, [r0, #64]	; 0x40
     a58:	4293      	cmp	r3, r2
     a5a:	d006      	beq.n	a6a <_ZN10RingBuffer9read_charEv+0x16>
		return -1;

	int value = _aucBuffer[_iTail];
     a5c:	5cc2      	ldrb	r2, [r0, r3]
	return _aucBuffer[_iTail];
}

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     a5e:	3301      	adds	r3, #1
     a60:	213f      	movs	r1, #63	; 0x3f
     a62:	400b      	ands	r3, r1
{
	if(_iTail == _iHead)
		return -1;

	int value = _aucBuffer[_iTail];
	_iTail = nextIndex(_iTail);
     a64:	6443      	str	r3, [r0, #68]	; 0x44

	return value;
     a66:	1c10      	adds	r0, r2, #0
     a68:	e001      	b.n	a6e <_ZN10RingBuffer9read_charEv+0x1a>
}

int RingBuffer::read_char()
{
	if(_iTail == _iHead)
		return -1;
     a6a:	2001      	movs	r0, #1
     a6c:	4240      	negs	r0, r0

	int value = _aucBuffer[_iTail];
	_iTail = nextIndex(_iTail);

	return value;
}
     a6e:	4770      	bx	lr

00000a70 <_ZN10RingBuffer9availableEv>:

int RingBuffer::available()
{
	int delta = _iHead - _iTail;
     a70:	6c02      	ldr	r2, [r0, #64]	; 0x40
     a72:	6c43      	ldr	r3, [r0, #68]	; 0x44
     a74:	1ad3      	subs	r3, r2, r3

	if(delta < 0)
		return SERIAL_BUFFER_SIZE + delta;
	else
		return delta;
     a76:	1e18      	subs	r0, r3, #0

int RingBuffer::available()
{
	int delta = _iHead - _iTail;

	if(delta < 0)
     a78:	da00      	bge.n	a7c <_ZN10RingBuffer9availableEv+0xc>
		return SERIAL_BUFFER_SIZE + delta;
     a7a:	3040      	adds	r0, #64	; 0x40
	else
		return delta;
}
     a7c:	4770      	bx	lr
     a7e:	46c0      	nop			; (mov r8, r8)

00000a80 <_ZN10RingBuffer4peekEv>:

int RingBuffer::peek()
{
	if(_iTail == _iHead)
     a80:	6c43      	ldr	r3, [r0, #68]	; 0x44
     a82:	6c02      	ldr	r2, [r0, #64]	; 0x40
     a84:	4293      	cmp	r3, r2
     a86:	d001      	beq.n	a8c <_ZN10RingBuffer4peekEv+0xc>
		return -1;

	return _aucBuffer[_iTail];
     a88:	5cc0      	ldrb	r0, [r0, r3]
     a8a:	e001      	b.n	a90 <_ZN10RingBuffer4peekEv+0x10>
}

int RingBuffer::peek()
{
	if(_iTail == _iHead)
		return -1;
     a8c:	2001      	movs	r0, #1
     a8e:	4240      	negs	r0, r0

	return _aucBuffer[_iTail];
}
     a90:	4770      	bx	lr
     a92:	46c0      	nop			; (mov r8, r8)

00000a94 <_ZN10RingBuffer6isFullEv>:

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     a94:	6c03      	ldr	r3, [r0, #64]	; 0x40
     a96:	3301      	adds	r3, #1
     a98:	223f      	movs	r2, #63	; 0x3f
     a9a:	4013      	ands	r3, r2
}

bool RingBuffer::isFull()
{
	return (nextIndex(_iHead) == _iTail);
     a9c:	6c40      	ldr	r0, [r0, #68]	; 0x44
     a9e:	1ac0      	subs	r0, r0, r3
     aa0:	4243      	negs	r3, r0
     aa2:	4158      	adcs	r0, r3
     aa4:	b2c0      	uxtb	r0, r0
}
     aa6:	4770      	bx	lr

00000aa8 <_ZN6SERCOMC1EP6Sercom>:
#include "SERCOM.h"
#include "variant.h"

SERCOM::SERCOM(Sercom* s)
{
	sercom = s;
     aa8:	6001      	str	r1, [r0, #0]
}
     aaa:	4770      	bx	lr

00000aac <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit>:
    // 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
    sercom->USART.BAUD.reg = 65535.0f * ( 1.0f - (float)(sampleRateValue) * (float)(baudrate) / (float)(SystemCoreClock));
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
     aac:	b5f0      	push	{r4, r5, r6, r7, lr}
     aae:	464f      	mov	r7, r9
     ab0:	4646      	mov	r6, r8
     ab2:	b4c0      	push	{r6, r7}
     ab4:	ac07      	add	r4, sp, #28
     ab6:	7826      	ldrb	r6, [r4, #0]
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     ab8:	6804      	ldr	r4, [r0, #0]
     aba:	46a1      	mov	r9, r4
     abc:	6827      	ldr	r7, [r4, #0]
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
     abe:	1e9c      	subs	r4, r3, #2
     ac0:	1e65      	subs	r5, r4, #1
     ac2:	41ac      	sbcs	r4, r5
     ac4:	b2e4      	uxtb	r4, r4
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     ac6:	0792      	lsls	r2, r2, #30
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
     ac8:	433a      	orrs	r2, r7
     aca:	0627      	lsls	r7, r4, #24
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     acc:	433a      	orrs	r2, r7
     ace:	464d      	mov	r5, r9
     ad0:	602a      	str	r2, [r5, #0]

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     ad2:	6802      	ldr	r2, [r0, #0]
     ad4:	6850      	ldr	r0, [r2, #4]
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
     ad6:	2507      	movs	r5, #7
     ad8:	4029      	ands	r1, r5
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
     ada:	01b5      	lsls	r5, r6, #6
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     adc:	2c00      	cmp	r4, #0
     ade:	d001      	beq.n	ae4 <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit+0x38>
     ae0:	035c      	lsls	r4, r3, #13
     ae2:	e000      	b.n	ae6 <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit+0x3a>
     ae4:	2400      	movs	r4, #0
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
     ae6:	4329      	orrs	r1, r5
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
     ae8:	1c0b      	adds	r3, r1, #0
     aea:	4303      	orrs	r3, r0
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     aec:	4323      	orrs	r3, r4
     aee:	6053      	str	r3, [r2, #4]
}
     af0:	bc0c      	pop	{r2, r3}
     af2:	4690      	mov	r8, r2
     af4:	4699      	mov	r9, r3
     af6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000af8 <_ZN6SERCOM8initPadsE15SercomUartTXPad11SercomRXPad>:

void SERCOM::initPads(SercomUartTXPad txPad, SercomRXPad rxPad)
{
     af8:	b530      	push	{r4, r5, lr}
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_TXPO(txPad) |
								SERCOM_USART_CTRLA_RXPO(rxPad);
     afa:	6803      	ldr	r3, [r0, #0]
     afc:	681c      	ldr	r4, [r3, #0]
     afe:	0512      	lsls	r2, r2, #20
     b00:	25c0      	movs	r5, #192	; 0xc0
     b02:	03ad      	lsls	r5, r5, #14
     b04:	402a      	ands	r2, r5
}

void SERCOM::initPads(SercomUartTXPad txPad, SercomRXPad rxPad)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_TXPO(txPad) |
     b06:	4322      	orrs	r2, r4
     b08:	0409      	lsls	r1, r1, #16
     b0a:	24c0      	movs	r4, #192	; 0xc0
     b0c:	02a4      	lsls	r4, r4, #10
     b0e:	4021      	ands	r1, r4
								SERCOM_USART_CTRLA_RXPO(rxPad);
     b10:	4311      	orrs	r1, r2
     b12:	6019      	str	r1, [r3, #0]

  // Enable Transceiver and Receiver
  sercom->USART.CTRLB.reg |= SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_RXEN ;
     b14:	6803      	ldr	r3, [r0, #0]
     b16:	685a      	ldr	r2, [r3, #4]
     b18:	4314      	orrs	r4, r2
     b1a:	605c      	str	r4, [r3, #4]
}
     b1c:	bd30      	pop	{r4, r5, pc}
     b1e:	46c0      	nop			; (mov r8, r8)

00000b20 <_ZN6SERCOM9resetUARTEv>:

void SERCOM::resetUART()
{
  // Start the Software Reset
  sercom->USART.CTRLA.bit.SWRST = 1 ;
     b20:	6803      	ldr	r3, [r0, #0]
     b22:	6819      	ldr	r1, [r3, #0]
     b24:	2201      	movs	r2, #1
     b26:	430a      	orrs	r2, r1
     b28:	601a      	str	r2, [r3, #0]

  while ( sercom->USART.CTRLA.bit.SWRST || sercom->USART.SYNCBUSY.bit.SWRST )
     b2a:	6802      	ldr	r2, [r0, #0]
     b2c:	6813      	ldr	r3, [r2, #0]
     b2e:	07d9      	lsls	r1, r3, #31
     b30:	d4fc      	bmi.n	b2c <_ZN6SERCOM9resetUARTEv+0xc>
     b32:	69d3      	ldr	r3, [r2, #28]
     b34:	07d9      	lsls	r1, r3, #31
     b36:	d4f9      	bmi.n	b2c <_ZN6SERCOM9resetUARTEv+0xc>
  {
    // Wait for both bits Software Reset from CTRLA and SYNCBUSY coming back to 0
  }
}
     b38:	4770      	bx	lr
     b3a:	46c0      	nop			; (mov r8, r8)

00000b3c <_ZN6SERCOM10enableUARTEv>:

void SERCOM::enableUART()
{
	//Setting  the enable bit to 1
	sercom->USART.CTRLA.bit.ENABLE = 0x1u;
     b3c:	6803      	ldr	r3, [r0, #0]
     b3e:	6819      	ldr	r1, [r3, #0]
     b40:	2202      	movs	r2, #2
     b42:	430a      	orrs	r2, r1
     b44:	601a      	str	r2, [r3, #0]

	//Wait for then enable bit from SYNCBUSY is equal to 0;
	while(sercom->USART.SYNCBUSY.bit.ENABLE);
     b46:	6802      	ldr	r2, [r0, #0]
     b48:	69d3      	ldr	r3, [r2, #28]
     b4a:	0799      	lsls	r1, r3, #30
     b4c:	d4fc      	bmi.n	b48 <_ZN6SERCOM10enableUARTEv+0xc>
}
     b4e:	4770      	bx	lr

00000b50 <_ZN6SERCOM9flushUARTEv>:

void SERCOM::flushUART()
{
	// Wait for transmission to complete
	while(sercom->USART.INTFLAG.bit.DRE != SERCOM_USART_INTFLAG_DRE);
     b50:	6802      	ldr	r2, [r0, #0]
     b52:	6993      	ldr	r3, [r2, #24]
     b54:	07d9      	lsls	r1, r3, #31
     b56:	d5fc      	bpl.n	b52 <_ZN6SERCOM9flushUARTEv+0x2>
}
     b58:	4770      	bx	lr
     b5a:	46c0      	nop			; (mov r8, r8)

00000b5c <_ZN6SERCOM15clearStatusUARTEv>:

void SERCOM::clearStatusUART()
{
	//Reset (with 0) the STATUS register
	sercom->USART.STATUS.reg = SERCOM_USART_STATUS_RESETVALUE;
     b5c:	6803      	ldr	r3, [r0, #0]
     b5e:	2200      	movs	r2, #0
     b60:	835a      	strh	r2, [r3, #26]
}
     b62:	4770      	bx	lr

00000b64 <_ZN6SERCOM17availableDataUARTEv>:

bool SERCOM::availableDataUART()
{
	//RXC : Receive Complete
	return sercom->USART.INTFLAG.bit.RXC;
     b64:	6803      	ldr	r3, [r0, #0]
     b66:	6998      	ldr	r0, [r3, #24]
     b68:	0740      	lsls	r0, r0, #29
     b6a:	0fc0      	lsrs	r0, r0, #31
}
     b6c:	4770      	bx	lr
     b6e:	46c0      	nop			; (mov r8, r8)

00000b70 <_ZN6SERCOM25isBufferOverflowErrorUARTEv>:

bool SERCOM::isBufferOverflowErrorUART()
{
	//BUFOVF : Buffer Overflow
	return sercom->USART.STATUS.bit.BUFOVF;
     b70:	6803      	ldr	r3, [r0, #0]
     b72:	6998      	ldr	r0, [r3, #24]
     b74:	0340      	lsls	r0, r0, #13
     b76:	0fc0      	lsrs	r0, r0, #31
}
     b78:	4770      	bx	lr
     b7a:	46c0      	nop			; (mov r8, r8)

00000b7c <_ZN6SERCOM16isFrameErrorUARTEv>:

bool SERCOM::isFrameErrorUART()
{
	//FERR : Frame Error
	return sercom->USART.STATUS.bit.FERR;
     b7c:	6803      	ldr	r3, [r0, #0]
     b7e:	6998      	ldr	r0, [r3, #24]
     b80:	0380      	lsls	r0, r0, #14
     b82:	0fc0      	lsrs	r0, r0, #31
}
     b84:	4770      	bx	lr
     b86:	46c0      	nop			; (mov r8, r8)

00000b88 <_ZN6SERCOM17isParityErrorUARTEv>:

bool SERCOM::isParityErrorUART()
{
	//PERR : Parity Error
	return sercom->USART.STATUS.bit.PERR;
     b88:	6803      	ldr	r3, [r0, #0]
     b8a:	6998      	ldr	r0, [r3, #24]
     b8c:	03c0      	lsls	r0, r0, #15
     b8e:	0fc0      	lsrs	r0, r0, #31
}
     b90:	4770      	bx	lr
     b92:	46c0      	nop			; (mov r8, r8)

00000b94 <_ZN6SERCOM12readDataUARTEv>:
	return sercom->USART.INTFLAG.bit.DRE;
}

uint8_t SERCOM::readDataUART()
{
	return sercom->USART.DATA.bit.DATA;
     b94:	6803      	ldr	r3, [r0, #0]
     b96:	6a98      	ldr	r0, [r3, #40]	; 0x28
     b98:	b2c0      	uxtb	r0, r0
}
     b9a:	4770      	bx	lr

00000b9c <_ZN6SERCOM13writeDataUARTEh>:

int SERCOM::writeDataUART(uint8_t data)
{
     b9c:	b538      	push	{r3, r4, r5, lr}
     b9e:	1c04      	adds	r4, r0, #0
     ba0:	1c0d      	adds	r5, r1, #0
	//Flush UART buffer
	flushUART();
     ba2:	4b03      	ldr	r3, [pc, #12]	; (bb0 <_ZN6SERCOM13writeDataUARTEh+0x14>)
     ba4:	4798      	blx	r3

	//Put data into DATA register
	sercom->USART.DATA.reg = (uint16_t)data;
     ba6:	6823      	ldr	r3, [r4, #0]
     ba8:	851d      	strh	r5, [r3, #40]	; 0x28
	return 1;
}
     baa:	2001      	movs	r0, #1
     bac:	bd38      	pop	{r3, r4, r5, pc}
     bae:	46c0      	nop			; (mov r8, r8)
     bb0:	00000b51 	.word	0x00000b51

00000bb4 <_ZN6SERCOM9resetWIREEv>:
void SERCOM::resetWIRE()
{
	//I2CM OR I2CS, no matter SWRST is the same bit.

	//Setting the Software bit to 1
	sercom->I2CM.CTRLA.bit.SWRST = 1;
     bb4:	6803      	ldr	r3, [r0, #0]
     bb6:	6819      	ldr	r1, [r3, #0]
     bb8:	2201      	movs	r2, #1
     bba:	430a      	orrs	r2, r1
     bbc:	601a      	str	r2, [r3, #0]

	//Wait both bits Software Reset from CTRLA and SYNCBUSY are equal to 0
	while(sercom->I2CM.CTRLA.bit.SWRST || sercom->I2CM.SYNCBUSY.bit.SWRST);
     bbe:	6802      	ldr	r2, [r0, #0]
     bc0:	6813      	ldr	r3, [r2, #0]
     bc2:	07d9      	lsls	r1, r3, #31
     bc4:	d4fc      	bmi.n	bc0 <_ZN6SERCOM9resetWIREEv+0xc>
     bc6:	69d3      	ldr	r3, [r2, #28]
     bc8:	07d9      	lsls	r1, r3, #31
     bca:	d4f9      	bmi.n	bc0 <_ZN6SERCOM9resetWIREEv+0xc>
}
     bcc:	4770      	bx	lr
     bce:	46c0      	nop			; (mov r8, r8)

00000bd0 <_ZN6SERCOM10enableWIREEv>:
void SERCOM::enableWIRE()
{
  // I2C Master and Slave modes share the ENABLE bit function.

  // Enable the IC master mode
  sercom->I2CM.CTRLA.bit.ENABLE = 1 ;
     bd0:	6803      	ldr	r3, [r0, #0]
     bd2:	6819      	ldr	r1, [r3, #0]
     bd4:	2202      	movs	r2, #2
     bd6:	430a      	orrs	r2, r1
     bd8:	601a      	str	r2, [r3, #0]

  while ( sercom->I2CM.SYNCBUSY.bit.ENABLE != 0 )
     bda:	6802      	ldr	r2, [r0, #0]
     bdc:	69d3      	ldr	r3, [r2, #28]
     bde:	0799      	lsls	r1, r3, #30
     be0:	d4fc      	bmi.n	bdc <_ZN6SERCOM10enableWIREEv+0xc>
  {
    // Waiting the enable bit from SYNCBUSY is equal to 0;
  }

  // Setting bus idle mode
  sercom->I2CM.STATUS.bit.BUSSTATE = 1 ;
     be2:	8b53      	ldrh	r3, [r2, #26]
     be4:	2130      	movs	r1, #48	; 0x30
     be6:	438b      	bics	r3, r1
     be8:	2110      	movs	r1, #16
     bea:	430b      	orrs	r3, r1
     bec:	8353      	strh	r3, [r2, #26]

  while ( sercom->I2CM.SYNCBUSY.bit.SYSOP != 0 )
     bee:	6802      	ldr	r2, [r0, #0]
     bf0:	69d3      	ldr	r3, [r2, #28]
     bf2:	0759      	lsls	r1, r3, #29
     bf4:	d4fc      	bmi.n	bf0 <_ZN6SERCOM10enableWIREEv+0x20>
  {
    // Wait the SYSOP bit from SYNCBUSY coming back to 0
  }
}
     bf6:	4770      	bx	lr

00000bf8 <_ZN6SERCOM18prepareNackBitWIREEv>:
}

void SERCOM::prepareNackBitWIRE( void )
{
  // Send a NACK
  sercom->I2CM.CTRLB.bit.ACKACT = 1;
     bf8:	6803      	ldr	r3, [r0, #0]
     bfa:	6859      	ldr	r1, [r3, #4]
     bfc:	2280      	movs	r2, #128	; 0x80
     bfe:	02d2      	lsls	r2, r2, #11
     c00:	430a      	orrs	r2, r1
     c02:	605a      	str	r2, [r3, #4]
}
     c04:	4770      	bx	lr
     c06:	46c0      	nop			; (mov r8, r8)

00000c08 <_ZN6SERCOM17prepareAckBitWIREEv>:

void SERCOM::prepareAckBitWIRE( void )
{
  // Send an ACK
  sercom->I2CM.CTRLB.bit.ACKACT = 0;
     c08:	6803      	ldr	r3, [r0, #0]
     c0a:	6859      	ldr	r1, [r3, #4]
     c0c:	4a01      	ldr	r2, [pc, #4]	; (c14 <_ZN6SERCOM17prepareAckBitWIREEv+0xc>)
     c0e:	400a      	ands	r2, r1
     c10:	605a      	str	r2, [r3, #4]
}
     c12:	4770      	bx	lr
     c14:	fffbffff 	.word	0xfffbffff

00000c18 <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire>:

void SERCOM::prepareCommandBitsWire(SercomMasterCommandWire cmd)
{
     c18:	b510      	push	{r4, lr}
  sercom->I2CM.CTRLB.bit.CMD = cmd;
     c1a:	6803      	ldr	r3, [r0, #0]
     c1c:	2203      	movs	r2, #3
     c1e:	4011      	ands	r1, r2
     c20:	040a      	lsls	r2, r1, #16
     c22:	685c      	ldr	r4, [r3, #4]
     c24:	4904      	ldr	r1, [pc, #16]	; (c38 <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire+0x20>)
     c26:	4021      	ands	r1, r4
     c28:	4311      	orrs	r1, r2
     c2a:	6059      	str	r1, [r3, #4]

  while(sercom->I2CM.SYNCBUSY.bit.SYSOP)
     c2c:	6802      	ldr	r2, [r0, #0]
     c2e:	69d3      	ldr	r3, [r2, #28]
     c30:	0759      	lsls	r1, r3, #29
     c32:	d4fc      	bmi.n	c2e <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire+0x16>
  {
    // Waiting for synchronization
  }
}
     c34:	bd10      	pop	{r4, pc}
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	fffcffff 	.word	0xfffcffff

00000c3c <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag>:

bool SERCOM::startTransmissionWIRE(uint8_t address, SercomWireReadWriteFlag flag)
{
     c3c:	b510      	push	{r4, lr}
  // 7-bits address + 1-bits R/W
  address = (address << 0x1ul) | flag;
     c3e:	0049      	lsls	r1, r1, #1
     c40:	4311      	orrs	r1, r2
     c42:	b2cc      	uxtb	r4, r1
	return sercom->I2CS.CTRLA.bit.MODE == I2C_SLAVE_OPERATION;
}

bool SERCOM::isBusIdleWIRE( void )
{
	return sercom->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
     c44:	6801      	ldr	r1, [r0, #0]
     c46:	698b      	ldr	r3, [r1, #24]
     c48:	029b      	lsls	r3, r3, #10
     c4a:	0f9b      	lsrs	r3, r3, #30
{
  // 7-bits address + 1-bits R/W
  address = (address << 0x1ul) | flag;

  // Wait idle bus mode
  while ( !isBusIdleWIRE() );
     c4c:	2b01      	cmp	r3, #1
     c4e:	d1fa      	bne.n	c46 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0xa>

  // Send start and address
  sercom->I2CM.ADDR.bit.ADDR = address;
     c50:	6a4b      	ldr	r3, [r1, #36]	; 0x24
     c52:	0adb      	lsrs	r3, r3, #11
     c54:	02db      	lsls	r3, r3, #11
     c56:	4323      	orrs	r3, r4
     c58:	624b      	str	r3, [r1, #36]	; 0x24

  // Address Transmitted
  if ( flag == WIRE_WRITE_FLAG ) // Write mode
     c5a:	2a00      	cmp	r2, #0
     c5c:	d104      	bne.n	c68 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x2c>
  {
    while( !sercom->I2CM.INTFLAG.bit.MB )
     c5e:	6802      	ldr	r2, [r0, #0]
     c60:	6993      	ldr	r3, [r2, #24]
     c62:	07d9      	lsls	r1, r3, #31
     c64:	d5fc      	bpl.n	c60 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x24>
     c66:	e007      	b.n	c78 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x3c>
      // Wait transmission complete
    }
  }
  else  // Read mode
  {
    while( !sercom->I2CM.INTFLAG.bit.SB )
     c68:	6802      	ldr	r2, [r0, #0]
     c6a:	6993      	ldr	r3, [r2, #24]
     c6c:	0799      	lsls	r1, r3, #30
     c6e:	d5fc      	bpl.n	c6a <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x2e>
    {
      // Wait transmission complete
    }

    // Clean the 'Slave on Bus' flag, for further usage.
    sercom->I2CM.INTFLAG.bit.SB = 0x1ul;
     c70:	7e11      	ldrb	r1, [r2, #24]
     c72:	2302      	movs	r3, #2
     c74:	430b      	orrs	r3, r1
     c76:	7613      	strb	r3, [r2, #24]
  }


  //ACK received (0: ACK, 1: NACK)
  if(sercom->I2CM.STATUS.bit.RXNACK)
     c78:	6803      	ldr	r3, [r0, #0]
     c7a:	6998      	ldr	r0, [r3, #24]
     c7c:	0340      	lsls	r0, r0, #13
     c7e:	0fc0      	lsrs	r0, r0, #31
     c80:	2301      	movs	r3, #1
     c82:	4058      	eors	r0, r3
  }
  else
  {
    return true;
  }
}
     c84:	bd10      	pop	{r4, pc}
     c86:	46c0      	nop			; (mov r8, r8)

00000c88 <_ZN6SERCOM18sendDataMasterWIREEh>:

bool SERCOM::sendDataMasterWIRE(uint8_t data)
{
	//Send data
	sercom->I2CM.DATA.bit.DATA = data;
     c88:	2328      	movs	r3, #40	; 0x28
     c8a:	6802      	ldr	r2, [r0, #0]
     c8c:	54d1      	strb	r1, [r2, r3]

	//Wait transmission successful
	while(!sercom->I2CM.INTFLAG.bit.MB);
     c8e:	6802      	ldr	r2, [r0, #0]
     c90:	6993      	ldr	r3, [r2, #24]
     c92:	07d9      	lsls	r1, r3, #31
     c94:	d5fc      	bpl.n	c90 <_ZN6SERCOM18sendDataMasterWIREEh+0x8>

	//Problems on line? nack received?
	if(sercom->I2CM.STATUS.bit.RXNACK)
     c96:	6990      	ldr	r0, [r2, #24]
     c98:	0340      	lsls	r0, r0, #13
     c9a:	0fc0      	lsrs	r0, r0, #31
     c9c:	2301      	movs	r3, #1
     c9e:	4058      	eors	r0, r3
		return false;
	else
		return true;
}
     ca0:	4770      	bx	lr
     ca2:	46c0      	nop			; (mov r8, r8)

00000ca4 <_ZN6SERCOM17sendDataSlaveWIREEh>:

bool SERCOM::sendDataSlaveWIRE(uint8_t data)
{
	//Send data
	sercom->I2CS.DATA.bit.DATA = data;
     ca4:	2328      	movs	r3, #40	; 0x28
     ca6:	6802      	ldr	r2, [r0, #0]
     ca8:	54d1      	strb	r1, [r2, r3]

	//Wait data transmission successful
	while(!sercom->I2CS.INTFLAG.bit.DRDY);
     caa:	6802      	ldr	r2, [r0, #0]
     cac:	6993      	ldr	r3, [r2, #24]
     cae:	0759      	lsls	r1, r3, #29
     cb0:	d5fc      	bpl.n	cac <_ZN6SERCOM17sendDataSlaveWIREEh+0x8>

	//Problems on line? nack received?
	if(sercom->I2CS.STATUS.bit.RXNACK)
     cb2:	6990      	ldr	r0, [r2, #24]
     cb4:	0340      	lsls	r0, r0, #13
     cb6:	0fc0      	lsrs	r0, r0, #31
     cb8:	2301      	movs	r3, #1
     cba:	4058      	eors	r0, r3
		return false;
	else
		return true;
}
     cbc:	4770      	bx	lr
     cbe:	46c0      	nop			; (mov r8, r8)

00000cc0 <_ZN6SERCOM12isMasterWIREEv>:

bool SERCOM::isMasterWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
     cc0:	6803      	ldr	r3, [r0, #0]
     cc2:	6818      	ldr	r0, [r3, #0]
     cc4:	06c0      	lsls	r0, r0, #27
     cc6:	0f40      	lsrs	r0, r0, #29
     cc8:	3805      	subs	r0, #5
     cca:	4243      	negs	r3, r0
     ccc:	4158      	adcs	r0, r3
     cce:	b2c0      	uxtb	r0, r0
}
     cd0:	4770      	bx	lr
     cd2:	46c0      	nop			; (mov r8, r8)

00000cd4 <_ZN6SERCOM11isSlaveWIREEv>:

bool SERCOM::isSlaveWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_SLAVE_OPERATION;
     cd4:	6803      	ldr	r3, [r0, #0]
     cd6:	6818      	ldr	r0, [r3, #0]
     cd8:	06c0      	lsls	r0, r0, #27
     cda:	0f40      	lsrs	r0, r0, #29
     cdc:	3804      	subs	r0, #4
     cde:	4243      	negs	r3, r0
     ce0:	4158      	adcs	r0, r3
     ce2:	b2c0      	uxtb	r0, r0
}
     ce4:	4770      	bx	lr
     ce6:	46c0      	nop			; (mov r8, r8)

00000ce8 <_ZN6SERCOM15isDataReadyWIREEv>:
	return sercom->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
}

bool SERCOM::isDataReadyWIRE( void )
{
	return sercom->I2CS.INTFLAG.bit.DRDY;
     ce8:	6803      	ldr	r3, [r0, #0]
     cea:	6998      	ldr	r0, [r3, #24]
     cec:	0740      	lsls	r0, r0, #29
     cee:	0fc0      	lsrs	r0, r0, #31
}
     cf0:	4770      	bx	lr
     cf2:	46c0      	nop			; (mov r8, r8)

00000cf4 <_ZN6SERCOM18isStopDetectedWIREEv>:

bool SERCOM::isStopDetectedWIRE( void )
{
	return sercom->I2CS.INTFLAG.bit.PREC;
     cf4:	6803      	ldr	r3, [r0, #0]
     cf6:	6998      	ldr	r0, [r3, #24]
     cf8:	07c0      	lsls	r0, r0, #31
     cfa:	0fc0      	lsrs	r0, r0, #31
     cfc:	b2c0      	uxtb	r0, r0
}
     cfe:	4770      	bx	lr

00000d00 <_ZN6SERCOM21isRestartDetectedWIREEv>:

bool SERCOM::isRestartDetectedWIRE( void )
{
	return sercom->I2CS.STATUS.bit.SR;
     d00:	6803      	ldr	r3, [r0, #0]
     d02:	6998      	ldr	r0, [r3, #24]
     d04:	02c0      	lsls	r0, r0, #11
     d06:	0fc0      	lsrs	r0, r0, #31
}
     d08:	4770      	bx	lr
     d0a:	46c0      	nop			; (mov r8, r8)

00000d0c <_ZN6SERCOM14isAddressMatchEv>:

bool SERCOM::isAddressMatch( void )
{
	return sercom->I2CS.INTFLAG.bit.AMATCH;
     d0c:	6803      	ldr	r3, [r0, #0]
     d0e:	6998      	ldr	r0, [r3, #24]
     d10:	0780      	lsls	r0, r0, #30
     d12:	0fc0      	lsrs	r0, r0, #31
}
     d14:	4770      	bx	lr
     d16:	46c0      	nop			; (mov r8, r8)

00000d18 <_ZN6SERCOM25isMasterReadOperationWIREEv>:

bool SERCOM::isMasterReadOperationWIRE( void )
{
  return sercom->I2CS.STATUS.bit.DIR;
     d18:	6803      	ldr	r3, [r0, #0]
     d1a:	6998      	ldr	r0, [r3, #24]
     d1c:	0300      	lsls	r0, r0, #12
     d1e:	0fc0      	lsrs	r0, r0, #31
}
     d20:	4770      	bx	lr
     d22:	46c0      	nop			; (mov r8, r8)

00000d24 <_ZN6SERCOM12readDataWIREEv>:
		return true;
}

bool SERCOM::isMasterWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
     d24:	6802      	ldr	r2, [r0, #0]
     d26:	6813      	ldr	r3, [r2, #0]
     d28:	06db      	lsls	r3, r3, #27
     d2a:	0f5b      	lsrs	r3, r3, #29
		return sercom->I2CS.INTFLAG.bit.DRDY;
}

uint8_t SERCOM::readDataWIRE( void )
{
  if(isMasterWIRE())
     d2c:	2b05      	cmp	r3, #5
     d2e:	d108      	bne.n	d42 <_ZN6SERCOM12readDataWIREEv+0x1e>
  {
    while( sercom->I2CM.INTFLAG.bit.SB == 0 || sercom->I2CM.STATUS.bit.CLKHOLD == 0 )
     d30:	6993      	ldr	r3, [r2, #24]
     d32:	0799      	lsls	r1, r3, #30
     d34:	d5fc      	bpl.n	d30 <_ZN6SERCOM12readDataWIREEv+0xc>
     d36:	6993      	ldr	r3, [r2, #24]
     d38:	0219      	lsls	r1, r3, #8
     d3a:	d5f9      	bpl.n	d30 <_ZN6SERCOM12readDataWIREEv+0xc>
    {
      // Waiting complete receive, Clock holding & synchronization finished
    }

    return sercom->I2CM.DATA.bit.DATA ;
     d3c:	6a90      	ldr	r0, [r2, #40]	; 0x28
     d3e:	b2c0      	uxtb	r0, r0
     d40:	e001      	b.n	d46 <_ZN6SERCOM12readDataWIREEv+0x22>
  }
  else
  {
    return sercom->I2CS.DATA.reg ;
     d42:	6a90      	ldr	r0, [r2, #40]	; 0x28
     d44:	b2c0      	uxtb	r0, r0
  }
}
     d46:	4770      	bx	lr

00000d48 <_ZN6SERCOM13initClockNVICEv>:


void SERCOM::initClockNVIC( void )
{
     d48:	b530      	push	{r4, r5, lr}
	uint8_t clockId = 0;
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
     d4a:	6803      	ldr	r3, [r0, #0]
     d4c:	4924      	ldr	r1, [pc, #144]	; (de0 <_ZN6SERCOM13initClockNVICEv+0x98>)
     d4e:	428b      	cmp	r3, r1
     d50:	d010      	beq.n	d74 <_ZN6SERCOM13initClockNVICEv+0x2c>
	{
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
     d52:	4924      	ldr	r1, [pc, #144]	; (de4 <_ZN6SERCOM13initClockNVICEv+0x9c>)
     d54:	428b      	cmp	r3, r1
     d56:	d010      	beq.n	d7a <_ZN6SERCOM13initClockNVICEv+0x32>
	{
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
     d58:	4923      	ldr	r1, [pc, #140]	; (de8 <_ZN6SERCOM13initClockNVICEv+0xa0>)
     d5a:	428b      	cmp	r3, r1
     d5c:	d010      	beq.n	d80 <_ZN6SERCOM13initClockNVICEv+0x38>
	{
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
     d5e:	4923      	ldr	r1, [pc, #140]	; (dec <_ZN6SERCOM13initClockNVICEv+0xa4>)
     d60:	428b      	cmp	r3, r1
     d62:	d010      	beq.n	d86 <_ZN6SERCOM13initClockNVICEv+0x3e>
	{
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
     d64:	4922      	ldr	r1, [pc, #136]	; (df0 <_ZN6SERCOM13initClockNVICEv+0xa8>)
     d66:	428b      	cmp	r3, r1
     d68:	d010      	beq.n	d8c <_ZN6SERCOM13initClockNVICEv+0x44>
	{
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
     d6a:	4922      	ldr	r1, [pc, #136]	; (df4 <_ZN6SERCOM13initClockNVICEv+0xac>)
     d6c:	428b      	cmp	r3, r1
     d6e:	d010      	beq.n	d92 <_ZN6SERCOM13initClockNVICEv+0x4a>
}


void SERCOM::initClockNVIC( void )
{
	uint8_t clockId = 0;
     d70:	2500      	movs	r5, #0
     d72:	e010      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
	{
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
     d74:	2209      	movs	r2, #9
	uint8_t clockId = 0;
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
	{
		clockId = GCM_SERCOM0_CORE;
     d76:	2514      	movs	r5, #20
     d78:	e00d      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
	{
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
     d7a:	220a      	movs	r2, #10
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
	{
		clockId = GCM_SERCOM1_CORE;
     d7c:	2515      	movs	r5, #21
     d7e:	e00a      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
	{
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
     d80:	220b      	movs	r2, #11
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
	{
		clockId = GCM_SERCOM2_CORE;
     d82:	2516      	movs	r5, #22
     d84:	e007      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
	{
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
     d86:	220c      	movs	r2, #12
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
	{
		clockId = GCM_SERCOM3_CORE;
     d88:	2517      	movs	r5, #23
     d8a:	e004      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
	{
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
     d8c:	220d      	movs	r2, #13
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
	{
		clockId = GCM_SERCOM4_CORE;
     d8e:	2518      	movs	r5, #24
     d90:	e001      	b.n	d96 <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
	{
		clockId = GCM_SERCOM5_CORE;
		IdNvic = SERCOM5_IRQn;
     d92:	220e      	movs	r2, #14
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
	{
		clockId = GCM_SERCOM5_CORE;
     d94:	2519      	movs	r5, #25

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     d96:	b2d0      	uxtb	r0, r2
     d98:	211f      	movs	r1, #31
     d9a:	4001      	ands	r1, r0
     d9c:	2301      	movs	r3, #1
     d9e:	408b      	lsls	r3, r1
     da0:	1c19      	adds	r1, r3, #0
     da2:	4b15      	ldr	r3, [pc, #84]	; (df8 <_ZN6SERCOM13initClockNVICEv+0xb0>)
     da4:	6019      	str	r1, [r3, #0]
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     da6:	b252      	sxtb	r2, r2
     da8:	0892      	lsrs	r2, r2, #2
     daa:	0092      	lsls	r2, r2, #2
     dac:	18d2      	adds	r2, r2, r3
     dae:	23c0      	movs	r3, #192	; 0xc0
     db0:	009b      	lsls	r3, r3, #2
     db2:	58d4      	ldr	r4, [r2, r3]
     db4:	2103      	movs	r1, #3
     db6:	4008      	ands	r0, r1
     db8:	00c1      	lsls	r1, r0, #3
     dba:	20ff      	movs	r0, #255	; 0xff
     dbc:	4088      	lsls	r0, r1
     dbe:	4384      	bics	r4, r0
     dc0:	1c20      	adds	r0, r4, #0
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
     dc2:	24c0      	movs	r4, #192	; 0xc0
     dc4:	408c      	lsls	r4, r1
     dc6:	1c21      	adds	r1, r4, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     dc8:	4301      	orrs	r1, r0
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
     dca:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority (IdNvic, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority */

	//Setting clock
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( clockId ) | // Generic Clock 0 (SERCOMx)
						GCLK_CLKCTRL_GEN_GCLK0 | // Generic Clock Generator 0 is source
						GCLK_CLKCTRL_CLKEN ;
     dcc:	2380      	movs	r3, #128	; 0x80
     dce:	01da      	lsls	r2, r3, #7
     dd0:	432a      	orrs	r2, r5
     dd2:	4b0a      	ldr	r3, [pc, #40]	; (dfc <_ZN6SERCOM13initClockNVICEv+0xb4>)
     dd4:	805a      	strh	r2, [r3, #2]

	while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     dd6:	1c1a      	adds	r2, r3, #0
     dd8:	6813      	ldr	r3, [r2, #0]
     dda:	0419      	lsls	r1, r3, #16
     ddc:	d4fc      	bmi.n	dd8 <_ZN6SERCOM13initClockNVICEv+0x90>
	{
		/* Wait for synchronization */
	}

}
     dde:	bd30      	pop	{r4, r5, pc}
     de0:	42000800 	.word	0x42000800
     de4:	42000c00 	.word	0x42000c00
     de8:	42001000 	.word	0x42001000
     dec:	42001400 	.word	0x42001400
     df0:	42001800 	.word	0x42001800
     df4:	42001c00 	.word	0x42001c00
     df8:	e000e100 	.word	0xe000e100
     dfc:	40000c00 	.word	0x40000c00

00000e00 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem>:
/* 	=========================
 *	===== Sercom UART
 *	=========================
*/
void SERCOM::initUART(SercomUartMode mode, SercomUartSampleRate sampleRate, uint32_t baudrate)
{
     e00:	b5f0      	push	{r4, r5, r6, r7, lr}
     e02:	4647      	mov	r7, r8
     e04:	b480      	push	{r7}
     e06:	1c04      	adds	r4, r0, #0
     e08:	1c0d      	adds	r5, r1, #0
     e0a:	1c16      	adds	r6, r2, #0
     e0c:	1c1f      	adds	r7, r3, #0
  resetUART();
     e0e:	4a1c      	ldr	r2, [pc, #112]	; (e80 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x80>)
     e10:	4790      	blx	r2
  initClockNVIC();
     e12:	1c20      	adds	r0, r4, #0
     e14:	4a1b      	ldr	r2, [pc, #108]	; (e84 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x84>)
     e16:	4790      	blx	r2

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     e18:	6822      	ldr	r2, [r4, #0]
{
  resetUART();
  initClockNVIC();

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
     e1a:	00ab      	lsls	r3, r5, #2
     e1c:	211c      	movs	r1, #28
     e1e:	400b      	ands	r3, r1
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     e20:	0771      	lsls	r1, r6, #29
     e22:	0c09      	lsrs	r1, r1, #16
{
  resetUART();
  initClockNVIC();

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
     e24:	430b      	orrs	r3, r1
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     e26:	6013      	str	r3, [r2, #0]

  //Setting the Interrupt register
  sercom->USART.INTENSET.reg =	SERCOM_USART_INTENSET_RXC |  //Received complete
                                SERCOM_USART_INTENSET_ERROR; //All others errors
     e28:	2284      	movs	r2, #132	; 0x84
     e2a:	6823      	ldr	r3, [r4, #0]
     e2c:	759a      	strb	r2, [r3, #22]

  if ( mode == UART_INT_CLOCK )
     e2e:	2d01      	cmp	r5, #1
     e30:	d123      	bne.n	e7a <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x7a>
  {
    uint16_t sampleRateValue ;

    if ( sampleRate == SAMPLE_RATE_x16 )
    {
      sampleRateValue = 16 ;
     e32:	2010      	movs	r0, #16

  if ( mode == UART_INT_CLOCK )
  {
    uint16_t sampleRateValue ;

    if ( sampleRate == SAMPLE_RATE_x16 )
     e34:	2e00      	cmp	r6, #0
     e36:	d003      	beq.n	e40 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x40>
      {
        sampleRateValue = 8 ;
      }
      else
      {
        sampleRateValue = 3 ;
     e38:	2003      	movs	r0, #3
    {
      sampleRateValue = 16 ;
    }
    else
    {
      if ( sampleRate == SAMPLE_RATE_x8 )
     e3a:	2e02      	cmp	r6, #2
     e3c:	d100      	bne.n	e40 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x40>
      {
        sampleRateValue = 8 ;
     e3e:	2008      	movs	r0, #8
    }

    // Asynchronous arithmetic mode
    // 65535 * ( 1 - sampleRateValue * baudrate / SystemCoreClock);
    // 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
    sercom->USART.BAUD.reg = 65535.0f * ( 1.0f - (float)(sampleRateValue) * (float)(baudrate) / (float)(SystemCoreClock));
     e40:	6826      	ldr	r6, [r4, #0]
     e42:	4c11      	ldr	r4, [pc, #68]	; (e88 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x88>)
     e44:	47a0      	blx	r4
     e46:	4680      	mov	r8, r0
     e48:	1c38      	adds	r0, r7, #0
     e4a:	47a0      	blx	r4
     e4c:	1c01      	adds	r1, r0, #0
     e4e:	4d0f      	ldr	r5, [pc, #60]	; (e8c <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x8c>)
     e50:	4640      	mov	r0, r8
     e52:	47a8      	blx	r5
     e54:	1c07      	adds	r7, r0, #0
     e56:	4b0e      	ldr	r3, [pc, #56]	; (e90 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x90>)
     e58:	6818      	ldr	r0, [r3, #0]
     e5a:	47a0      	blx	r4
     e5c:	1c01      	adds	r1, r0, #0
     e5e:	1c38      	adds	r0, r7, #0
     e60:	4b0c      	ldr	r3, [pc, #48]	; (e94 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x94>)
     e62:	4798      	blx	r3
     e64:	1c01      	adds	r1, r0, #0
     e66:	20fe      	movs	r0, #254	; 0xfe
     e68:	0580      	lsls	r0, r0, #22
     e6a:	4b0b      	ldr	r3, [pc, #44]	; (e98 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x98>)
     e6c:	4798      	blx	r3
     e6e:	490b      	ldr	r1, [pc, #44]	; (e9c <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x9c>)
     e70:	47a8      	blx	r5
     e72:	4b0b      	ldr	r3, [pc, #44]	; (ea0 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0xa0>)
     e74:	4798      	blx	r3
     e76:	b280      	uxth	r0, r0
     e78:	81b0      	strh	r0, [r6, #12]
  }
}
     e7a:	bc04      	pop	{r2}
     e7c:	4690      	mov	r8, r2
     e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e80:	00000b21 	.word	0x00000b21
     e84:	00000d49 	.word	0x00000d49
     e88:	0000224d 	.word	0x0000224d
     e8c:	00001cc9 	.word	0x00001cc9
     e90:	20000000 	.word	0x20000000
     e94:	00001a7d 	.word	0x00001a7d
     e98:	00001f21 	.word	0x00001f21
     e9c:	477fff00 	.word	0x477fff00
     ea0:	00001a4d 	.word	0x00001a4d

00000ea4 <_ZN6SERCOM14initMasterWIREEm>:
    // Wait the SYSOP bit from SYNCBUSY to come back to 0
  }
}

void SERCOM::initMasterWIRE( uint32_t baudrate )
{
     ea4:	b538      	push	{r3, r4, r5, lr}
     ea6:	1c04      	adds	r4, r0, #0
     ea8:	1c0d      	adds	r5, r1, #0
  // Initialize the peripheral clock and interruption
  initClockNVIC() ;
     eaa:	4b0b      	ldr	r3, [pc, #44]	; (ed8 <_ZN6SERCOM14initMasterWIREEm+0x34>)
     eac:	4798      	blx	r3

  resetWIRE() ;
     eae:	1c20      	adds	r0, r4, #0
     eb0:	4b0a      	ldr	r3, [pc, #40]	; (edc <_ZN6SERCOM14initMasterWIREEm+0x38>)
     eb2:	4798      	blx	r3

  // Set master mode and enable SCL Clock Stretch mode (stretch after ACK bit)
  sercom->I2CM.CTRLA.reg =  SERCOM_I2CM_CTRLA_MODE( I2C_MASTER_OPERATION )/* |
                            SERCOM_I2CM_CTRLA_SCLSM*/ ;
     eb4:	6823      	ldr	r3, [r4, #0]
     eb6:	2214      	movs	r2, #20
     eb8:	601a      	str	r2, [r3, #0]

  // Enable all interrupts
//  sercom->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB | SERCOM_I2CM_INTENSET_ERROR ;

  // Synchronous arithmetic baudrate
  sercom->I2CM.BAUD.bit.BAUD = SystemCoreClock / ( 2 * baudrate) - 1 ;
     eba:	6824      	ldr	r4, [r4, #0]
     ebc:	0069      	lsls	r1, r5, #1
     ebe:	4b08      	ldr	r3, [pc, #32]	; (ee0 <_ZN6SERCOM14initMasterWIREEm+0x3c>)
     ec0:	6818      	ldr	r0, [r3, #0]
     ec2:	4b08      	ldr	r3, [pc, #32]	; (ee4 <_ZN6SERCOM14initMasterWIREEm+0x40>)
     ec4:	4798      	blx	r3
     ec6:	1e42      	subs	r2, r0, #1
     ec8:	23ff      	movs	r3, #255	; 0xff
     eca:	401a      	ands	r2, r3
     ecc:	68e0      	ldr	r0, [r4, #12]
     ece:	4398      	bics	r0, r3
     ed0:	4310      	orrs	r0, r2
     ed2:	60e0      	str	r0, [r4, #12]
}
     ed4:	bd38      	pop	{r3, r4, r5, pc}
     ed6:	46c0      	nop			; (mov r8, r8)
     ed8:	00000d49 	.word	0x00000d49
     edc:	00000bb5 	.word	0x00000bb5
     ee0:	20000000 	.word	0x20000000
     ee4:	000018ed 	.word	0x000018ed

00000ee8 <NMI_Handler>:
void Dummy_Handler(void);

/* Cortex-M0+ core handlers */
#if defined DEBUG
void NMI_Handler( void )
{
     ee8:	e7fe      	b.n	ee8 <NMI_Handler>
     eea:	46c0      	nop			; (mov r8, r8)

00000eec <HardFault_Handler>:
  {
  }
}

void HardFault_Handler( void )
{
     eec:	e7fe      	b.n	eec <HardFault_Handler>
     eee:	46c0      	nop			; (mov r8, r8)

00000ef0 <SVC_Handler>:
  {
  }
}

void SVC_Handler( void )
{
     ef0:	e7fe      	b.n	ef0 <SVC_Handler>
     ef2:	46c0      	nop			; (mov r8, r8)

00000ef4 <PendSV_Handler>:
  {
  }
}

void PendSV_Handler( void )
{
     ef4:	e7fe      	b.n	ef4 <PendSV_Handler>
     ef6:	46c0      	nop			; (mov r8, r8)

00000ef8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler( void )
{
     ef8:	e7fe      	b.n	ef8 <Dummy_Handler>
     efa:	46c0      	nop			; (mov r8, r8)

00000efc <SystemInit>:
#define GENERIC_CLOCK_MULTIPLEXER_DFLL48M (0u)

void SystemInit( void )
{
  /* Set 1 Flash Wait State for 48MHz, cf tables 20.9 and 35.27 in SAMD21 Datasheet */
  NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val ;
     efc:	4b49      	ldr	r3, [pc, #292]	; (1024 <SystemInit+0x128>)
     efe:	685a      	ldr	r2, [r3, #4]
     f00:	211e      	movs	r1, #30
     f02:	438a      	bics	r2, r1
     f04:	2102      	movs	r1, #2
     f06:	430a      	orrs	r2, r1
     f08:	605a      	str	r2, [r3, #4]

  /* Turn on the digital interface clock */
  PM->APBAMASK.reg |= PM_APBAMASK_GCLK ;
     f0a:	4b47      	ldr	r3, [pc, #284]	; (1028 <SystemInit+0x12c>)
     f0c:	6999      	ldr	r1, [r3, #24]
     f0e:	2208      	movs	r2, #8
     f10:	430a      	orrs	r2, r1
     f12:	619a      	str	r2, [r3, #24]

  /* ----------------------------------------------------------------------------------------------
   * 1) Enable XOSC32K clock (External on-board 32.768Hz oscillator)
   */
  SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_STARTUP( 0x6u ) | /* cf table 15.10 of product datasheet in chapter 15.8.6 */
     f14:	4b45      	ldr	r3, [pc, #276]	; (102c <SystemInit+0x130>)
     f16:	4a46      	ldr	r2, [pc, #280]	; (1030 <SystemInit+0x134>)
     f18:	829a      	strh	r2, [r3, #20]
                         SYSCTRL_XOSC32K_XTALEN | SYSCTRL_XOSC32K_EN32K ;
  SYSCTRL->XOSC32K.bit.ENABLE = 1 ; /* separate call, as described in chapter 15.6.3 */
     f1a:	8a99      	ldrh	r1, [r3, #20]
     f1c:	2202      	movs	r2, #2
     f1e:	430a      	orrs	r2, r1
     f20:	829a      	strh	r2, [r3, #20]

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_XOSC32KRDY) == 0 )
     f22:	1c19      	adds	r1, r3, #0
     f24:	2202      	movs	r2, #2
     f26:	68cb      	ldr	r3, [r1, #12]
     f28:	421a      	tst	r2, r3
     f2a:	d0fc      	beq.n	f26 <SystemInit+0x2a>

  /* Software reset the module to ensure it is re-initialized correctly */
  /* Note: Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete.
   * CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete, as described in chapter 13.8.1
   */
  GCLK->CTRL.reg = GCLK_CTRL_SWRST ;
     f2c:	2201      	movs	r2, #1
     f2e:	4b41      	ldr	r3, [pc, #260]	; (1034 <SystemInit+0x138>)
     f30:	701a      	strb	r2, [r3, #0]

  while ( (GCLK->CTRL.reg & GCLK_CTRL_SWRST) && (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) )
     f32:	2101      	movs	r1, #1
     f34:	681a      	ldr	r2, [r3, #0]
     f36:	420a      	tst	r2, r1
     f38:	d002      	beq.n	f40 <SystemInit+0x44>
     f3a:	681a      	ldr	r2, [r3, #0]
     f3c:	0410      	lsls	r0, r2, #16
     f3e:	d4f9      	bmi.n	f34 <SystemInit+0x38>
  }

  /* ----------------------------------------------------------------------------------------------
   * 2) Put XOSC32K as source of Generic Clock Generator 1
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) ; // Generic Clock Generator 1
     f40:	2201      	movs	r2, #1
     f42:	4b3c      	ldr	r3, [pc, #240]	; (1034 <SystemInit+0x138>)
     f44:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     f46:	1c1a      	adds	r2, r3, #0
     f48:	6813      	ldr	r3, [r2, #0]
     f4a:	0419      	lsls	r1, r3, #16
     f4c:	d4fc      	bmi.n	f48 <SystemInit+0x4c>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 1 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) | // Generic Clock Generator 1
     f4e:	4a3a      	ldr	r2, [pc, #232]	; (1038 <SystemInit+0x13c>)
     f50:	4b38      	ldr	r3, [pc, #224]	; (1034 <SystemInit+0x138>)
     f52:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_XOSC32K | // Selected source is External 32KHz Oscillator
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     f54:	1c1a      	adds	r2, r3, #0
     f56:	6813      	ldr	r3, [r2, #0]
     f58:	0418      	lsls	r0, r3, #16
     f5a:	d4fc      	bmi.n	f56 <SystemInit+0x5a>
  }

  /* ----------------------------------------------------------------------------------------------
   * 3) Put Generic Clock Generator 1 as source for Generic Clock Multiplexer 0 (DFLL48M reference)
   */
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GENERIC_CLOCK_MULTIPLEXER_DFLL48M ) | // Generic Clock Multiplexer 0
     f5c:	2282      	movs	r2, #130	; 0x82
     f5e:	01d2      	lsls	r2, r2, #7
     f60:	4b34      	ldr	r3, [pc, #208]	; (1034 <SystemInit+0x138>)
     f62:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK1 | // Generic Clock Generator 1 is source
                      GCLK_CLKCTRL_CLKEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     f64:	1c1a      	adds	r2, r3, #0
     f66:	6813      	ldr	r3, [r2, #0]
     f68:	0419      	lsls	r1, r3, #16
     f6a:	d4fc      	bmi.n	f66 <SystemInit+0x6a>
   */

  /* DFLL Configuration in Closed Loop mode, cf product datasheet chapter 15.6.7.1 - Closed-Loop Operation */

  /* Remove the OnDemand mode, Bug http://avr32.icgroup.norway.atmel.com/bugzilla/show_bug.cgi?id=9905 */
  SYSCTRL->DFLLCTRL.bit.ONDEMAND = 0 ;
     f6c:	4b2f      	ldr	r3, [pc, #188]	; (102c <SystemInit+0x130>)
     f6e:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
     f70:	2180      	movs	r1, #128	; 0x80
     f72:	438a      	bics	r2, r1
     f74:	849a      	strh	r2, [r3, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     f76:	1c19      	adds	r1, r3, #0
     f78:	2210      	movs	r2, #16
     f7a:	68cb      	ldr	r3, [r1, #12]
     f7c:	421a      	tst	r2, r3
     f7e:	d0fc      	beq.n	f7a <SystemInit+0x7e>
  {
    /* Wait for synchronization */
  }

  SYSCTRL->DFLLMUL.reg = SYSCTRL_DFLLMUL_CSTEP( 31 ) | // Coarse step is 31, half of the max value
     f80:	4a2e      	ldr	r2, [pc, #184]	; (103c <SystemInit+0x140>)
     f82:	4b2a      	ldr	r3, [pc, #168]	; (102c <SystemInit+0x130>)
     f84:	62da      	str	r2, [r3, #44]	; 0x2c
                         SYSCTRL_DFLLMUL_FSTEP( 511 ) | // Fine step is 511, half of the max value
                         SYSCTRL_DFLLMUL_MUL( (VARIANT_MCK/VARIANT_MAINOSC) ) ; // External 32KHz is the reference

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     f86:	1c19      	adds	r1, r3, #0
     f88:	2210      	movs	r2, #16
     f8a:	68cb      	ldr	r3, [r1, #12]
     f8c:	421a      	tst	r2, r3
     f8e:	d0fc      	beq.n	f8a <SystemInit+0x8e>
  {
    /* Wait for synchronization */
  }

  /* Write full configuration to DFLL control register */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_MODE | /* Enable the closed loop mode */
     f90:	4b26      	ldr	r3, [pc, #152]	; (102c <SystemInit+0x130>)
     f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
     f94:	b292      	uxth	r2, r2
     f96:	492a      	ldr	r1, [pc, #168]	; (1040 <SystemInit+0x144>)
     f98:	430a      	orrs	r2, r1
     f9a:	849a      	strh	r2, [r3, #36]	; 0x24
                           SYSCTRL_DFLLCTRL_WAITLOCK |
                           SYSCTRL_DFLLCTRL_QLDIS ; /* Disable Quick lock */

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     f9c:	1c19      	adds	r1, r3, #0
     f9e:	2210      	movs	r2, #16
     fa0:	68cb      	ldr	r3, [r1, #12]
     fa2:	421a      	tst	r2, r3
     fa4:	d0fc      	beq.n	fa0 <SystemInit+0xa4>
  {
    /* Wait for synchronization */
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;
     fa6:	4b21      	ldr	r3, [pc, #132]	; (102c <SystemInit+0x130>)
     fa8:	6a59      	ldr	r1, [r3, #36]	; 0x24
     faa:	b289      	uxth	r1, r1
     fac:	2202      	movs	r2, #2
     fae:	430a      	orrs	r2, r1
     fb0:	849a      	strh	r2, [r3, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     fb2:	1c1a      	adds	r2, r3, #0
     fb4:	2180      	movs	r1, #128	; 0x80
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     fb6:	2040      	movs	r0, #64	; 0x40
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     fb8:	68d3      	ldr	r3, [r2, #12]
     fba:	4219      	tst	r1, r3
     fbc:	d0fc      	beq.n	fb8 <SystemInit+0xbc>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     fbe:	68d3      	ldr	r3, [r2, #12]
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     fc0:	4218      	tst	r0, r3
     fc2:	d0f9      	beq.n	fb8 <SystemInit+0xbc>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
  {
    /* Wait for locks flags */
  }

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     fc4:	4919      	ldr	r1, [pc, #100]	; (102c <SystemInit+0x130>)
     fc6:	2210      	movs	r2, #16
     fc8:	68cb      	ldr	r3, [r1, #12]
     fca:	421a      	tst	r2, r3
     fcc:	d0fc      	beq.n	fc8 <SystemInit+0xcc>
  }

  /* ----------------------------------------------------------------------------------------------
   * 5) Switch Generic Clock Generator 0 to DFLL48M. CPU will run at 48MHz.
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_MAIN ) ; // Generic Clock Generator 0
     fce:	2200      	movs	r2, #0
     fd0:	4b18      	ldr	r3, [pc, #96]	; (1034 <SystemInit+0x138>)
     fd2:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     fd4:	1c1a      	adds	r2, r3, #0
     fd6:	6813      	ldr	r3, [r2, #0]
     fd8:	0418      	lsls	r0, r3, #16
     fda:	d4fc      	bmi.n	fd6 <SystemInit+0xda>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 0 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_MAIN ) | // Generic Clock Generator 0
     fdc:	4a19      	ldr	r2, [pc, #100]	; (1044 <SystemInit+0x148>)
     fde:	4b15      	ldr	r3, [pc, #84]	; (1034 <SystemInit+0x138>)
     fe0:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_DFLL48M | // Selected source is DFLL 48MHz
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_IDC | // Set 50/50 duty cycle
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     fe2:	1c1a      	adds	r2, r3, #0
     fe4:	6813      	ldr	r3, [r2, #0]
     fe6:	0419      	lsls	r1, r3, #16
     fe8:	d4fc      	bmi.n	fe4 <SystemInit+0xe8>
  }

  /* ----------------------------------------------------------------------------------------------
   * 6) Modify PRESCaler value of OSC8M to have 8MHz
   */
  SYSCTRL->OSC8M.bit.PRESC = SYSCTRL_OSC8M_PRESC_0_Val ;
     fea:	4b10      	ldr	r3, [pc, #64]	; (102c <SystemInit+0x130>)
     fec:	6a19      	ldr	r1, [r3, #32]
     fee:	4a16      	ldr	r2, [pc, #88]	; (1048 <SystemInit+0x14c>)
     ff0:	400a      	ands	r2, r1
     ff2:	621a      	str	r2, [r3, #32]
  SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;
     ff4:	6a1a      	ldr	r2, [r3, #32]
     ff6:	2180      	movs	r1, #128	; 0x80
     ff8:	438a      	bics	r2, r1
     ffa:	621a      	str	r2, [r3, #32]

  /* ----------------------------------------------------------------------------------------------
   * 7) Put OSC8M as source for Generic Clock Generator 3
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) ; // Generic Clock Generator 3
     ffc:	4b0d      	ldr	r3, [pc, #52]	; (1034 <SystemInit+0x138>)
     ffe:	2203      	movs	r2, #3
    1000:	609a      	str	r2, [r3, #8]

  /* Write Generic Clock Generator 3 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) | // Generic Clock Generator 3
    1002:	4a12      	ldr	r2, [pc, #72]	; (104c <SystemInit+0x150>)
    1004:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_OSC8M | // Selected source is RC OSC 8MHz (already enabled at reset)
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
    1006:	1c1a      	adds	r2, r3, #0
    1008:	6813      	ldr	r3, [r2, #0]
    100a:	0418      	lsls	r0, r3, #16
    100c:	d4fc      	bmi.n	1008 <SystemInit+0x10c>

  /*
   * Now that all system clocks are configured, we can set CPU and APBx BUS clocks.
   * There values are normally the one present after Reset.
   */
  PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
    100e:	4b06      	ldr	r3, [pc, #24]	; (1028 <SystemInit+0x12c>)
    1010:	2200      	movs	r2, #0
    1012:	721a      	strb	r2, [r3, #8]
  PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
    1014:	725a      	strb	r2, [r3, #9]
  PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
    1016:	729a      	strb	r2, [r3, #10]
  PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
    1018:	72da      	strb	r2, [r3, #11]

  SystemCoreClock=VARIANT_MCK ;
    101a:	4a0d      	ldr	r2, [pc, #52]	; (1050 <SystemInit+0x154>)
    101c:	4b0d      	ldr	r3, [pc, #52]	; (1054 <SystemInit+0x158>)
    101e:	601a      	str	r2, [r3, #0]
}
    1020:	4770      	bx	lr
    1022:	46c0      	nop			; (mov r8, r8)
    1024:	41004000 	.word	0x41004000
    1028:	40000400 	.word	0x40000400
    102c:	40000800 	.word	0x40000800
    1030:	0000060c 	.word	0x0000060c
    1034:	40000c00 	.word	0x40000c00
    1038:	00010501 	.word	0x00010501
    103c:	7dff05b8 	.word	0x7dff05b8
    1040:	00000a04 	.word	0x00000a04
    1044:	00030700 	.word	0x00030700
    1048:	fffffcff 	.word	0xfffffcff
    104c:	00010603 	.word	0x00010603
    1050:	02dc6c00 	.word	0x02dc6c00
    1054:	20000000 	.word	0x20000000

00001058 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler( void )
{
    1058:	b510      	push	{r4, lr}

  /* Initialize the initialized data section */
  pSrc = &__etext;
  pDest = &__data_start__;

  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
    105a:	4b1c      	ldr	r3, [pc, #112]	; (10cc <Reset_Handler+0x74>)
    105c:	4a1c      	ldr	r2, [pc, #112]	; (10d0 <Reset_Handler+0x78>)
    105e:	429a      	cmp	r2, r3
    1060:	d028      	beq.n	10b4 <Reset_Handler+0x5c>
    1062:	1c13      	adds	r3, r2, #0
    1064:	4a1b      	ldr	r2, [pc, #108]	; (10d4 <Reset_Handler+0x7c>)
    1066:	429a      	cmp	r2, r3
    1068:	d024      	beq.n	10b4 <Reset_Handler+0x5c>
  {
    for (; pDest < &__data_end__ ; pDest++, pSrc++ )
    106a:	4b18      	ldr	r3, [pc, #96]	; (10cc <Reset_Handler+0x74>)
    106c:	4a18      	ldr	r2, [pc, #96]	; (10d0 <Reset_Handler+0x78>)
    106e:	429a      	cmp	r2, r3
    1070:	d20f      	bcs.n	1092 <Reset_Handler+0x3a>
    1072:	4b19      	ldr	r3, [pc, #100]	; (10d8 <Reset_Handler+0x80>)
    1074:	4815      	ldr	r0, [pc, #84]	; (10cc <Reset_Handler+0x74>)
    1076:	3003      	adds	r0, #3
    1078:	1ac0      	subs	r0, r0, r3
    107a:	0880      	lsrs	r0, r0, #2
    107c:	3001      	adds	r0, #1
    107e:	0080      	lsls	r0, r0, #2
    1080:	2300      	movs	r3, #0
    {
      *pDest = *pSrc ;
    1082:	1c11      	adds	r1, r2, #0
    1084:	4a13      	ldr	r2, [pc, #76]	; (10d4 <Reset_Handler+0x7c>)
    1086:	58d4      	ldr	r4, [r2, r3]
    1088:	50cc      	str	r4, [r1, r3]
    108a:	3304      	adds	r3, #4
  pSrc = &__etext;
  pDest = &__data_start__;

  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for (; pDest < &__data_end__ ; pDest++, pSrc++ )
    108c:	4283      	cmp	r3, r0
    108e:	d1fa      	bne.n	1086 <Reset_Handler+0x2e>
    1090:	e017      	b.n	10c2 <Reset_Handler+0x6a>
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for ( pDest = &__bss_start__ ; pDest < &__bss_end__ ; pDest++ )
    1092:	4b12      	ldr	r3, [pc, #72]	; (10dc <Reset_Handler+0x84>)
    1094:	4a12      	ldr	r2, [pc, #72]	; (10e0 <Reset_Handler+0x88>)
    1096:	429a      	cmp	r2, r3
    1098:	d20c      	bcs.n	10b4 <Reset_Handler+0x5c>
    109a:	4b12      	ldr	r3, [pc, #72]	; (10e4 <Reset_Handler+0x8c>)
    109c:	490f      	ldr	r1, [pc, #60]	; (10dc <Reset_Handler+0x84>)
    109e:	3103      	adds	r1, #3
    10a0:	1ac9      	subs	r1, r1, r3
    10a2:	0889      	lsrs	r1, r1, #2
    10a4:	3101      	adds	r1, #1
    10a6:	0089      	lsls	r1, r1, #2
    10a8:	3b04      	subs	r3, #4
    10aa:	18c9      	adds	r1, r1, r3
    {
      *pDest = 0 ;
    10ac:	2200      	movs	r2, #0
    10ae:	c304      	stmia	r3!, {r2}
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for ( pDest = &__bss_start__ ; pDest < &__bss_end__ ; pDest++ )
    10b0:	428b      	cmp	r3, r1
    10b2:	d1fc      	bne.n	10ae <Reset_Handler+0x56>
      *pDest = 0 ;
    }
  }

  /* Initialize the C library */
  __libc_init_array();
    10b4:	4b0c      	ldr	r3, [pc, #48]	; (10e8 <Reset_Handler+0x90>)
    10b6:	4798      	blx	r3

  SystemInit() ;
    10b8:	4b0c      	ldr	r3, [pc, #48]	; (10ec <Reset_Handler+0x94>)
    10ba:	4798      	blx	r3

  /* Branch to main function */
  main() ;
    10bc:	4b0c      	ldr	r3, [pc, #48]	; (10f0 <Reset_Handler+0x98>)
    10be:	4798      	blx	r3
    10c0:	e7fe      	b.n	10c0 <Reset_Handler+0x68>
      *pDest = *pSrc ;
    }
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
    10c2:	4b04      	ldr	r3, [pc, #16]	; (10d4 <Reset_Handler+0x7c>)
    10c4:	4a02      	ldr	r2, [pc, #8]	; (10d0 <Reset_Handler+0x78>)
    10c6:	429a      	cmp	r2, r3
    10c8:	d1e3      	bne.n	1092 <Reset_Handler+0x3a>
    10ca:	e7f3      	b.n	10b4 <Reset_Handler+0x5c>
    10cc:	200005a8 	.word	0x200005a8
    10d0:	20000000 	.word	0x20000000
    10d4:	000052f8 	.word	0x000052f8
    10d8:	20000004 	.word	0x20000004
    10dc:	2000083c 	.word	0x2000083c
    10e0:	200005a8 	.word	0x200005a8
    10e4:	200005ac 	.word	0x200005ac
    10e8:	000028b9 	.word	0x000028b9
    10ec:	00000efd 	.word	0x00000efd
    10f0:	000008a1 	.word	0x000008a1

000010f4 <_sbrk>:
{
  static unsigned char *heap = NULL ;
  unsigned char *prev_heap ;
  int ramend = (int)&__ram_end__ ;

  if ( heap == NULL )
    10f4:	4b0a      	ldr	r3, [pc, #40]	; (1120 <_sbrk+0x2c>)
    10f6:	681b      	ldr	r3, [r3, #0]
    10f8:	2b00      	cmp	r3, #0
    10fa:	d102      	bne.n	1102 <_sbrk+0xe>
  {
    heap = (unsigned char *)&__end__ ;
    10fc:	4a09      	ldr	r2, [pc, #36]	; (1124 <_sbrk+0x30>)
    10fe:	4b08      	ldr	r3, [pc, #32]	; (1120 <_sbrk+0x2c>)
    1100:	601a      	str	r2, [r3, #0]
  }
  prev_heap = heap ;
    1102:	4b07      	ldr	r3, [pc, #28]	; (1120 <_sbrk+0x2c>)
    1104:	681b      	ldr	r3, [r3, #0]

  if ( ((int)prev_heap + incr) > ramend )
    1106:	181a      	adds	r2, r3, r0
    1108:	4907      	ldr	r1, [pc, #28]	; (1128 <_sbrk+0x34>)
    110a:	4291      	cmp	r1, r2
    110c:	db04      	blt.n	1118 <_sbrk+0x24>
  {
    return (caddr_t) -1 ;
  }

  heap += incr ;
    110e:	1c10      	adds	r0, r2, #0
    1110:	4a03      	ldr	r2, [pc, #12]	; (1120 <_sbrk+0x2c>)
    1112:	6010      	str	r0, [r2, #0]

  return (caddr_t) prev_heap ;
    1114:	1c18      	adds	r0, r3, #0
    1116:	e001      	b.n	111c <_sbrk+0x28>
  }
  prev_heap = heap ;

  if ( ((int)prev_heap + incr) > ramend )
  {
    return (caddr_t) -1 ;
    1118:	2001      	movs	r0, #1
    111a:	4240      	negs	r0, r0
  }

  heap += incr ;

  return (caddr_t) prev_heap ;
}
    111c:	4770      	bx	lr
    111e:	46c0      	nop			; (mov r8, r8)
    1120:	20000758 	.word	0x20000758
    1124:	2000083c 	.word	0x2000083c
    1128:	20007fff 	.word	0x20007fff

0000112c <_close>:
    return -1 ;
}

extern int _close( int file )
{
    return -1 ;
    112c:	2001      	movs	r0, #1
}
    112e:	4240      	negs	r0, r0
    1130:	4770      	bx	lr
    1132:	46c0      	nop			; (mov r8, r8)

00001134 <_fstat>:

extern int _fstat( int file, struct stat *st )
{
    st->st_mode = S_IFCHR ;
    1134:	2380      	movs	r3, #128	; 0x80
    1136:	019b      	lsls	r3, r3, #6
    1138:	604b      	str	r3, [r1, #4]

    return 0 ;
}
    113a:	2000      	movs	r0, #0
    113c:	4770      	bx	lr
    113e:	46c0      	nop			; (mov r8, r8)

00001140 <_isatty>:

extern int _isatty( int file )
{
    return 1 ;
}
    1140:	2001      	movs	r0, #1
    1142:	4770      	bx	lr

00001144 <_lseek>:

extern int _lseek( int file, int ptr, int dir )
{
    return 0 ;
}
    1144:	2000      	movs	r0, #0
    1146:	4770      	bx	lr

00001148 <_read>:

extern int _read(int file, char *ptr, int len)
{
    return 0 ;
}
    1148:	2000      	movs	r0, #0
    114a:	4770      	bx	lr

0000114c <_write>:
// todo
extern int _write( int file, char *ptr, int len )
{
  int iIndex=0 ;

  switch ( file )
    114c:	2801      	cmp	r0, #1
    114e:	d106      	bne.n	115e <_write+0x12>
  {
    case 1 /*STDOUT_FILENO*/:
      for ( ; len >= 0 ; len--, ptr++, iIndex++ )
    1150:	2a00      	cmp	r2, #0
    1152:	db0a      	blt.n	116a <_write+0x1e>
    1154:	1c13      	adds	r3, r2, #0
    1156:	3b01      	subs	r3, #1
    1158:	d2fd      	bcs.n	1156 <_write+0xa>
    115a:	1c50      	adds	r0, r2, #1
    115c:	e006      	b.n	116c <_write+0x20>
//        UART->UART_THR = *ptr;
      }
    break;

    default:
      errno = EBADF ;
    115e:	2209      	movs	r2, #9
    1160:	4b03      	ldr	r3, [pc, #12]	; (1170 <_write+0x24>)
    1162:	601a      	str	r2, [r3, #0]
      iIndex = -1 ;
    1164:	2001      	movs	r0, #1
    1166:	4240      	negs	r0, r0
    break;
    1168:	e000      	b.n	116c <_write+0x20>
  int iIndex=0 ;

  switch ( file )
  {
    case 1 /*STDOUT_FILENO*/:
      for ( ; len >= 0 ; len--, ptr++, iIndex++ )
    116a:	2000      	movs	r0, #0
      iIndex = -1 ;
    break;
  }

  return iIndex ;
}
    116c:	4770      	bx	lr
    116e:	46c0      	nop			; (mov r8, r8)
    1170:	20000838 	.word	0x20000838

00001174 <_exit>:

extern void _exit( int status )
{
    1174:	b508      	push	{r3, lr}
    1176:	1c01      	adds	r1, r0, #0
    printf( "Exiting with status %d.\n", status ) ;
    1178:	4801      	ldr	r0, [pc, #4]	; (1180 <_exit+0xc>)
    117a:	4b02      	ldr	r3, [pc, #8]	; (1184 <_exit+0x10>)
    117c:	4798      	blx	r3
    117e:	e7fe      	b.n	117e <_exit+0xa>
    1180:	000050d0 	.word	0x000050d0
    1184:	000030a9 	.word	0x000030a9

00001188 <_kill>:
}

extern void _kill( int pid, int sig )
{
    return ;
}
    1188:	4770      	bx	lr
    118a:	46c0      	nop			; (mov r8, r8)

0000118c <_getpid>:

extern int _getpid ( void )
{
    return -1 ;
    118c:	2001      	movs	r0, #1
}
    118e:	4240      	negs	r0, r0
    1190:	4770      	bx	lr
    1192:	46c0      	nop			; (mov r8, r8)

00001194 <_ZN4UartcvbEv>:
		size_t write(const uint8_t data);
		size_t write(const char * data);

		void IrqHandler();

		operator bool() { return true; }
    1194:	2001      	movs	r0, #1
    1196:	4770      	bx	lr

00001198 <_ZN4Uart3endEv>:
	
	sercom->enableUART();
}

void Uart::end()
{
    1198:	b510      	push	{r4, lr}
    119a:	1c04      	adds	r4, r0, #0
	sercom->resetUART();
    119c:	6900      	ldr	r0, [r0, #16]
    119e:	4b03      	ldr	r3, [pc, #12]	; (11ac <_ZN4Uart3endEv+0x14>)
    11a0:	4798      	blx	r3
	rxBuffer.clear();
    11a2:	1c20      	adds	r0, r4, #0
    11a4:	3014      	adds	r0, #20
    11a6:	4b02      	ldr	r3, [pc, #8]	; (11b0 <_ZN4Uart3endEv+0x18>)
    11a8:	4798      	blx	r3
}
    11aa:	bd10      	pop	{r4, pc}
    11ac:	00000b21 	.word	0x00000b21
    11b0:	00000a4d 	.word	0x00000a4d

000011b4 <_ZN4Uart5flushEv>:

void Uart::flush()
{
    11b4:	b508      	push	{r3, lr}
	sercom->flushUART();
    11b6:	6900      	ldr	r0, [r0, #16]
    11b8:	4b01      	ldr	r3, [pc, #4]	; (11c0 <_ZN4Uart5flushEv+0xc>)
    11ba:	4798      	blx	r3
}
    11bc:	bd08      	pop	{r3, pc}
    11be:	46c0      	nop			; (mov r8, r8)
    11c0:	00000b51 	.word	0x00000b51

000011c4 <_ZN4Uart9availableEv>:
		sercom->clearStatusUART();
	}
}

int Uart::available()
{
    11c4:	b508      	push	{r3, lr}
	return rxBuffer.available();
    11c6:	3014      	adds	r0, #20
    11c8:	4b01      	ldr	r3, [pc, #4]	; (11d0 <_ZN4Uart9availableEv+0xc>)
    11ca:	4798      	blx	r3
}
    11cc:	bd08      	pop	{r3, pc}
    11ce:	46c0      	nop			; (mov r8, r8)
    11d0:	00000a71 	.word	0x00000a71

000011d4 <_ZN4Uart4peekEv>:

int Uart::peek()
{
    11d4:	b508      	push	{r3, lr}
	return rxBuffer.peek();
    11d6:	3014      	adds	r0, #20
    11d8:	4b01      	ldr	r3, [pc, #4]	; (11e0 <_ZN4Uart4peekEv+0xc>)
    11da:	4798      	blx	r3
}
    11dc:	bd08      	pop	{r3, pc}
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	00000a81 	.word	0x00000a81

000011e4 <_ZN4Uart4readEv>:

int Uart::read()
{
    11e4:	b508      	push	{r3, lr}
	return rxBuffer.read_char();
    11e6:	3014      	adds	r0, #20
    11e8:	4b01      	ldr	r3, [pc, #4]	; (11f0 <_ZN4Uart4readEv+0xc>)
    11ea:	4798      	blx	r3
}
    11ec:	bd08      	pop	{r3, pc}
    11ee:	46c0      	nop			; (mov r8, r8)
    11f0:	00000a55 	.word	0x00000a55

000011f4 <_ZN4Uart5writeEh>:

size_t Uart::write(const uint8_t data)
{
    11f4:	b508      	push	{r3, lr}
	sercom->writeDataUART(data);
    11f6:	6900      	ldr	r0, [r0, #16]
    11f8:	4b01      	ldr	r3, [pc, #4]	; (1200 <_ZN4Uart5writeEh+0xc>)
    11fa:	4798      	blx	r3
	return 1;
}
    11fc:	2001      	movs	r0, #1
    11fe:	bd08      	pop	{r3, pc}
    1200:	00000b9d 	.word	0x00000b9d

00001204 <_ZN4UartC1EP6SERCOMhh>:
#include "Uart.h"
#include "WVariant.h"
#include "wiring_digital.h"

Uart::Uart(SERCOM *s, uint8_t pinRX, uint8_t pinTX)
    1204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1206:	1c04      	adds	r4, r0, #0
    1208:	1c0f      	adds	r7, r1, #0
    120a:	1c16      	adds	r6, r2, #0
    120c:	1c1d      	adds	r5, r3, #0
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    120e:	2300      	movs	r3, #0
    1210:	6043      	str	r3, [r0, #4]
    1212:	23fa      	movs	r3, #250	; 0xfa
    1214:	009b      	lsls	r3, r3, #2
    1216:	6083      	str	r3, [r0, #8]
    1218:	4b0d      	ldr	r3, [pc, #52]	; (1250 <_ZN4UartC1EP6SERCOMhh+0x4c>)
    121a:	3308      	adds	r3, #8
    121c:	6003      	str	r3, [r0, #0]
    121e:	3014      	adds	r0, #20
    1220:	4b0c      	ldr	r3, [pc, #48]	; (1254 <_ZN4UartC1EP6SERCOMhh+0x50>)
    1222:	4798      	blx	r3
{
	sercom = s;
    1224:	6127      	str	r7, [r4, #16]
	pinPeripheral(pinRX, g_APinDescription[pinRX].ulPinType);
    1226:	4f0c      	ldr	r7, [pc, #48]	; (1258 <_ZN4UartC1EP6SERCOMhh+0x54>)
    1228:	0073      	lsls	r3, r6, #1
    122a:	199b      	adds	r3, r3, r6
    122c:	00db      	lsls	r3, r3, #3
    122e:	18fb      	adds	r3, r7, r3
    1230:	2108      	movs	r1, #8
    1232:	5659      	ldrsb	r1, [r3, r1]
    1234:	1c30      	adds	r0, r6, #0
    1236:	4e09      	ldr	r6, [pc, #36]	; (125c <_ZN4UartC1EP6SERCOMhh+0x58>)
    1238:	47b0      	blx	r6
	pinPeripheral(pinTX, g_APinDescription[pinTX].ulPinType);
    123a:	006b      	lsls	r3, r5, #1
    123c:	195b      	adds	r3, r3, r5
    123e:	00db      	lsls	r3, r3, #3
    1240:	18ff      	adds	r7, r7, r3
    1242:	2108      	movs	r1, #8
    1244:	5679      	ldrsb	r1, [r7, r1]
    1246:	1c28      	adds	r0, r5, #0
    1248:	47b0      	blx	r6
}
    124a:	1c20      	adds	r0, r4, #0
    124c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    124e:	46c0      	nop			; (mov r8, r8)
    1250:	000050f0 	.word	0x000050f0
    1254:	00000a19 	.word	0x00000a19
    1258:	00004c40 	.word	0x00004c40
    125c:	00001569 	.word	0x00001569

00001260 <_ZN4Uart10IrqHandlerEv>:
{
	sercom->flushUART();
}

void Uart::IrqHandler()
{
    1260:	b510      	push	{r4, lr}
    1262:	1c04      	adds	r4, r0, #0
	if(sercom->availableDataUART())
    1264:	6900      	ldr	r0, [r0, #16]
    1266:	4b0f      	ldr	r3, [pc, #60]	; (12a4 <_ZN4Uart10IrqHandlerEv+0x44>)
    1268:	4798      	blx	r3
    126a:	2800      	cmp	r0, #0
    126c:	d007      	beq.n	127e <_ZN4Uart10IrqHandlerEv+0x1e>
	{
		rxBuffer.store_char(sercom->readDataUART());
    126e:	6920      	ldr	r0, [r4, #16]
    1270:	4b0d      	ldr	r3, [pc, #52]	; (12a8 <_ZN4Uart10IrqHandlerEv+0x48>)
    1272:	4798      	blx	r3
    1274:	1c01      	adds	r1, r0, #0
    1276:	1c20      	adds	r0, r4, #0
    1278:	3014      	adds	r0, #20
    127a:	4b0c      	ldr	r3, [pc, #48]	; (12ac <_ZN4Uart10IrqHandlerEv+0x4c>)
    127c:	4798      	blx	r3
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    127e:	6920      	ldr	r0, [r4, #16]
    1280:	4b0b      	ldr	r3, [pc, #44]	; (12b0 <_ZN4Uart10IrqHandlerEv+0x50>)
    1282:	4798      	blx	r3
		sercom->isFrameErrorUART() ||
    1284:	2800      	cmp	r0, #0
    1286:	d109      	bne.n	129c <_ZN4Uart10IrqHandlerEv+0x3c>
    1288:	6920      	ldr	r0, [r4, #16]
    128a:	4b0a      	ldr	r3, [pc, #40]	; (12b4 <_ZN4Uart10IrqHandlerEv+0x54>)
    128c:	4798      	blx	r3
	if(sercom->availableDataUART())
	{
		rxBuffer.store_char(sercom->readDataUART());
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    128e:	2800      	cmp	r0, #0
    1290:	d104      	bne.n	129c <_ZN4Uart10IrqHandlerEv+0x3c>
		sercom->isFrameErrorUART() ||
		sercom->isParityErrorUART())
    1292:	6920      	ldr	r0, [r4, #16]
    1294:	4b08      	ldr	r3, [pc, #32]	; (12b8 <_ZN4Uart10IrqHandlerEv+0x58>)
    1296:	4798      	blx	r3
	if(sercom->availableDataUART())
	{
		rxBuffer.store_char(sercom->readDataUART());
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    1298:	2800      	cmp	r0, #0
    129a:	d002      	beq.n	12a2 <_ZN4Uart10IrqHandlerEv+0x42>
		sercom->isFrameErrorUART() ||
		sercom->isParityErrorUART())
	{
		sercom->clearStatusUART();
    129c:	6920      	ldr	r0, [r4, #16]
    129e:	4b07      	ldr	r3, [pc, #28]	; (12bc <_ZN4Uart10IrqHandlerEv+0x5c>)
    12a0:	4798      	blx	r3
	}
}
    12a2:	bd10      	pop	{r4, pc}
    12a4:	00000b65 	.word	0x00000b65
    12a8:	00000b95 	.word	0x00000b95
    12ac:	00000a35 	.word	0x00000a35
    12b0:	00000b71 	.word	0x00000b71
    12b4:	00000b7d 	.word	0x00000b7d
    12b8:	00000b89 	.word	0x00000b89
    12bc:	00000b5d 	.word	0x00000b5d

000012c0 <_ZN4Uart16extractNbStopBitEh>:
	return writed;
}

SercomNumberStopBit Uart::extractNbStopBit(uint8_t config)
{
	switch(config & HARDSER_STOP_BIT_MASK)
    12c0:	230f      	movs	r3, #15
    12c2:	1c08      	adds	r0, r1, #0
    12c4:	4398      	bics	r0, r3
	{
		case HARDSER_STOP_BIT_1:	
		default:
			return SERCOM_STOP_BIT_1;
    12c6:	3830      	subs	r0, #48	; 0x30
    12c8:	4243      	negs	r3, r0
    12ca:	4158      	adcs	r0, r3

		case HARDSER_STOP_BIT_2:	
			return SERCOM_STOP_BITS_2;
	}
}
    12cc:	4770      	bx	lr
    12ce:	46c0      	nop			; (mov r8, r8)

000012d0 <_ZN4Uart15extractCharSizeEh>:
		case HARDSER_DATA_8:
		default:
			return UART_CHAR_SIZE_8_BITS;

	}
}
    12d0:	2000      	movs	r0, #0
    12d2:	4770      	bx	lr

000012d4 <_ZN4Uart13extractParityEh>:

SercomParityMode Uart::extractParity(uint8_t config)
{
	switch(config & HARDSER_PARITY_MASK)
    12d4:	230f      	movs	r3, #15
    12d6:	4019      	ands	r1, r3
    12d8:	2901      	cmp	r1, #1
    12da:	d005      	beq.n	12e8 <_ZN4Uart13extractParityEh+0x14>
	{
		case HARDSER_PARITY_NONE:
		default:
			return SERCOM_NO_PARITY;
    12dc:	3902      	subs	r1, #2
    12de:	424b      	negs	r3, r1
    12e0:	414b      	adcs	r3, r1
    12e2:	2002      	movs	r0, #2
    12e4:	1ac0      	subs	r0, r0, r3
    12e6:	e000      	b.n	12ea <_ZN4Uart13extractParityEh+0x16>

		case HARDSER_PARITY_EVEN:
			return SERCOM_EVEN_PARITY;
    12e8:	2000      	movs	r0, #0

		case HARDSER_PARITY_ODD:
			return SERCOM_ODD_PARITY;
	}
}
    12ea:	4770      	bx	lr

000012ec <_ZN4Uart5beginEmh>:
{
	begin(baudrate, (uint8_t)SERIAL_8N1);
}

void Uart::begin(unsigned long baudrate, uint8_t config)
{
    12ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ee:	b083      	sub	sp, #12
    12f0:	1c04      	adds	r4, r0, #0
    12f2:	1c0b      	adds	r3, r1, #0
    12f4:	1c15      	adds	r5, r2, #0
	sercom->initUART(UART_INT_CLOCK, SAMPLE_RATE_x16, baudrate);
    12f6:	6900      	ldr	r0, [r0, #16]
    12f8:	2101      	movs	r1, #1
    12fa:	2200      	movs	r2, #0
    12fc:	4e10      	ldr	r6, [pc, #64]	; (1340 <_ZN4Uart5beginEmh+0x54>)
    12fe:	47b0      	blx	r6
	sercom->initFrame(extractCharSize(config), LSB_FIRST, extractParity(config), extractNbStopBit(config));
    1300:	1c20      	adds	r0, r4, #0
    1302:	1c29      	adds	r1, r5, #0
    1304:	4b0f      	ldr	r3, [pc, #60]	; (1344 <_ZN4Uart5beginEmh+0x58>)
    1306:	4798      	blx	r3
    1308:	1c07      	adds	r7, r0, #0
    130a:	1c20      	adds	r0, r4, #0
    130c:	1c29      	adds	r1, r5, #0
    130e:	4b0e      	ldr	r3, [pc, #56]	; (1348 <_ZN4Uart5beginEmh+0x5c>)
    1310:	4798      	blx	r3
    1312:	1c06      	adds	r6, r0, #0
    1314:	1c20      	adds	r0, r4, #0
    1316:	1c29      	adds	r1, r5, #0
    1318:	4b0c      	ldr	r3, [pc, #48]	; (134c <_ZN4Uart5beginEmh+0x60>)
    131a:	4798      	blx	r3
    131c:	9000      	str	r0, [sp, #0]
    131e:	6920      	ldr	r0, [r4, #16]
    1320:	1c39      	adds	r1, r7, #0
    1322:	2201      	movs	r2, #1
    1324:	1c33      	adds	r3, r6, #0
    1326:	4d0a      	ldr	r5, [pc, #40]	; (1350 <_ZN4Uart5beginEmh+0x64>)
    1328:	47a8      	blx	r5
	sercom->initPads(UART_TX_PAD_2, SERCOM_RX_PAD_3);
    132a:	6920      	ldr	r0, [r4, #16]
    132c:	2101      	movs	r1, #1
    132e:	2203      	movs	r2, #3
    1330:	4b08      	ldr	r3, [pc, #32]	; (1354 <_ZN4Uart5beginEmh+0x68>)
    1332:	4798      	blx	r3
	
	
	sercom->enableUART();
    1334:	6920      	ldr	r0, [r4, #16]
    1336:	4b08      	ldr	r3, [pc, #32]	; (1358 <_ZN4Uart5beginEmh+0x6c>)
    1338:	4798      	blx	r3
}
    133a:	b003      	add	sp, #12
    133c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    133e:	46c0      	nop			; (mov r8, r8)
    1340:	00000e01 	.word	0x00000e01
    1344:	000012d1 	.word	0x000012d1
    1348:	000012d5 	.word	0x000012d5
    134c:	000012c1 	.word	0x000012c1
    1350:	00000aad 	.word	0x00000aad
    1354:	00000af9 	.word	0x00000af9
    1358:	00000b3d 	.word	0x00000b3d

0000135c <_ZN4Uart5beginEm>:
	pinPeripheral(pinRX, g_APinDescription[pinRX].ulPinType);
	pinPeripheral(pinTX, g_APinDescription[pinTX].ulPinType);
}

void Uart::begin(unsigned long baudrate)
{
    135c:	b508      	push	{r3, lr}
	begin(baudrate, (uint8_t)SERIAL_8N1);
    135e:	2213      	movs	r2, #19
    1360:	4b01      	ldr	r3, [pc, #4]	; (1368 <_ZN4Uart5beginEm+0xc>)
    1362:	4798      	blx	r3
}
    1364:	bd08      	pop	{r3, pc}
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	000012ed 	.word	0x000012ed

0000136c <SERCOM0_Handler>:
			return SERCOM_ODD_PARITY;
	}
}

void SERCOM0_Handler()
{
    136c:	b508      	push	{r3, lr}
	Serial.IrqHandler();
    136e:	4802      	ldr	r0, [pc, #8]	; (1378 <SERCOM0_Handler+0xc>)
    1370:	4b02      	ldr	r3, [pc, #8]	; (137c <SERCOM0_Handler+0x10>)
    1372:	4798      	blx	r3
}
    1374:	bd08      	pop	{r3, pc}
    1376:	46c0      	nop			; (mov r8, r8)
    1378:	2000067c 	.word	0x2000067c
    137c:	00001261 	.word	0x00001261

00001380 <SERCOM5_Handler>:
void SERCOM5_Handler()
{
    1380:	b508      	push	{r3, lr}
	Serial5.IrqHandler();
    1382:	4802      	ldr	r0, [pc, #8]	; (138c <SERCOM5_Handler+0xc>)
    1384:	4b02      	ldr	r3, [pc, #8]	; (1390 <SERCOM5_Handler+0x10>)
    1386:	4798      	blx	r3
}
    1388:	bd08      	pop	{r3, pc}
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	200006d8 	.word	0x200006d8
    1390:	00001261 	.word	0x00001261

00001394 <EIC_Handler>:

/*
 * External Interrupt Controller NVIC Interrupt Handler
 */
void EIC_Handler( void )
{
    1394:	b5f0      	push	{r4, r5, r6, r7, lr}
    1396:	4647      	mov	r7, r8
    1398:	b480      	push	{r7}
  uint32_t ul ;

  // Test NMI first
  if ( (EIC->NMIFLAG.reg & EIC_NMIFLAG_NMI) == EIC_NMIFLAG_NMI )
    139a:	4b13      	ldr	r3, [pc, #76]	; (13e8 <EIC_Handler+0x54>)
    139c:	681b      	ldr	r3, [r3, #0]
    139e:	01da      	lsls	r2, r3, #7
    13a0:	d518      	bpl.n	13d4 <EIC_Handler+0x40>
  {
    // Call the callback function if assigned
    if ( callbacksInt[EXTERNAL_INT_NMI]._callback != NULL )
    13a2:	2384      	movs	r3, #132	; 0x84
    13a4:	4a11      	ldr	r2, [pc, #68]	; (13ec <EIC_Handler+0x58>)
    13a6:	58d3      	ldr	r3, [r2, r3]
    13a8:	2b00      	cmp	r3, #0
    13aa:	d000      	beq.n	13ae <EIC_Handler+0x1a>
    {
      callbacksInt[EXTERNAL_INT_NMI]._callback() ;
    13ac:	4798      	blx	r3
    }

    // Clear the interrupt
    EIC->NMIFLAG.reg = EIC_NMIFLAG_NMI ;
    13ae:	2201      	movs	r2, #1
    13b0:	4b0d      	ldr	r3, [pc, #52]	; (13e8 <EIC_Handler+0x54>)
    13b2:	70da      	strb	r2, [r3, #3]
    13b4:	e00e      	b.n	13d4 <EIC_Handler+0x40>
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
  {
    if ( (EIC->INTFLAG.reg & 1 << ul) != 0 )
    13b6:	693b      	ldr	r3, [r7, #16]
    13b8:	4646      	mov	r6, r8
    13ba:	40a6      	lsls	r6, r4
    13bc:	4233      	tst	r3, r6
    13be:	d004      	beq.n	13ca <EIC_Handler+0x36>
    {
      // Call the callback function if assigned
      if ( callbacksInt[ul]._callback != NULL )
    13c0:	682b      	ldr	r3, [r5, #0]
    13c2:	2b00      	cmp	r3, #0
    13c4:	d000      	beq.n	13c8 <EIC_Handler+0x34>
      {
        callbacksInt[ul]._callback() ;
    13c6:	4798      	blx	r3
      }

      // Clear the interrupt
      EIC->INTFLAG.reg = 1 << ul ;
    13c8:	613e      	str	r6, [r7, #16]
    // Clear the interrupt
    EIC->NMIFLAG.reg = EIC_NMIFLAG_NMI ;
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
    13ca:	3401      	adds	r4, #1
    13cc:	3508      	adds	r5, #8
    13ce:	2c0f      	cmp	r4, #15
    13d0:	d1f1      	bne.n	13b6 <EIC_Handler+0x22>
    13d2:	e006      	b.n	13e2 <EIC_Handler+0x4e>
    13d4:	4d05      	ldr	r5, [pc, #20]	; (13ec <EIC_Handler+0x58>)
    13d6:	3504      	adds	r5, #4

/*
 * External Interrupt Controller NVIC Interrupt Handler
 */
void EIC_Handler( void )
{
    13d8:	2400      	movs	r4, #0
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
  {
    if ( (EIC->INTFLAG.reg & 1 << ul) != 0 )
    13da:	4f03      	ldr	r7, [pc, #12]	; (13e8 <EIC_Handler+0x54>)
    13dc:	2301      	movs	r3, #1
    13de:	4698      	mov	r8, r3
    13e0:	e7e9      	b.n	13b6 <EIC_Handler+0x22>

      // Clear the interrupt
      EIC->INTFLAG.reg = 1 << ul ;
    }
  }
}
    13e2:	bc04      	pop	{r2}
    13e4:	4690      	mov	r8, r2
    13e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13e8:	40001800 	.word	0x40001800
    13ec:	2000075c 	.word	0x2000075c

000013f0 <init>:
 *   - At reset, ResetHandler did the system clock configuration. Core is running at 48MHz.
 *   - Watchdog is disabled by default, unless someone plays with NVM User page
 *   - During reset, all PORT lines are configured as inputs with input buffers, output buffers and pull disabled.
 */
void init( void )
{
    13f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t ul ;

  // Set Systick to 1ms interval, common to all Cortex-M variants
  if ( SysTick_Config( SystemCoreClock / 1000 ) )
    13f2:	4b23      	ldr	r3, [pc, #140]	; (1480 <init+0x90>)
    13f4:	6818      	ldr	r0, [r3, #0]
    13f6:	21fa      	movs	r1, #250	; 0xfa
    13f8:	0089      	lsls	r1, r1, #2
    13fa:	4b22      	ldr	r3, [pc, #136]	; (1484 <init+0x94>)
    13fc:	4798      	blx	r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
    13fe:	3801      	subs	r0, #1
    1400:	4b21      	ldr	r3, [pc, #132]	; (1488 <init+0x98>)
    1402:	4298      	cmp	r0, r3
    1404:	d81f      	bhi.n	1446 <init+0x56>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
    1406:	4b21      	ldr	r3, [pc, #132]	; (148c <init+0x9c>)
    1408:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    140a:	4a21      	ldr	r2, [pc, #132]	; (1490 <init+0xa0>)
    140c:	6a10      	ldr	r0, [r2, #32]
    140e:	0200      	lsls	r0, r0, #8
    1410:	0a00      	lsrs	r0, r0, #8
    1412:	21c0      	movs	r1, #192	; 0xc0
    1414:	0609      	lsls	r1, r1, #24
    1416:	4301      	orrs	r1, r0
    1418:	6211      	str	r1, [r2, #32]
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    141a:	2200      	movs	r2, #0
    141c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    141e:	2207      	movs	r2, #7
    1420:	601a      	str	r2, [r3, #0]
//
//  // Clock EIC for I/O interrupts
//	PM->APBAMASK.reg |= PM_APBAMASK_EIC ;

  // Clock SERCOM for Serial
  PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0 | PM_APBCMASK_SERCOM1 | PM_APBCMASK_SERCOM2 | PM_APBCMASK_SERCOM3 | PM_APBCMASK_SERCOM4 | PM_APBCMASK_SERCOM5 ;
    1422:	4b1c      	ldr	r3, [pc, #112]	; (1494 <init+0xa4>)
    1424:	6a19      	ldr	r1, [r3, #32]
    1426:	22fc      	movs	r2, #252	; 0xfc
    1428:	430a      	orrs	r2, r1
    142a:	621a      	str	r2, [r3, #32]

  // Clock TC/TCC for Pulse and Analog
  PM->APBCMASK.reg |= PM_APBCMASK_TCC0 | PM_APBCMASK_TCC1 | PM_APBCMASK_TCC2 | PM_APBCMASK_TC3 | PM_APBCMASK_TC4 | PM_APBCMASK_TC5 | PM_APBCMASK_TC6 | PM_APBCMASK_TC7 ;
    142c:	6a19      	ldr	r1, [r3, #32]
    142e:	22ff      	movs	r2, #255	; 0xff
    1430:	0212      	lsls	r2, r2, #8
    1432:	430a      	orrs	r2, r1
    1434:	621a      	str	r2, [r3, #32]

  // Clock ADC/DAC for Analog
  PM->APBCMASK.reg |= PM_APBCMASK_ADC | PM_APBCMASK_DAC ;
    1436:	6a19      	ldr	r1, [r3, #32]
    1438:	22a0      	movs	r2, #160	; 0xa0
    143a:	02d2      	lsls	r2, r2, #11
    143c:	430a      	orrs	r2, r1
    143e:	621a      	str	r2, [r3, #32]

  // Setup all pins (digital and analog) in INPUT mode (default is nothing)
	for ( ul = 0 ; ul < NUM_DIGITAL_PINS ; ul++ )
    1440:	2400      	movs	r4, #0
  {
	  pinMode( ul, INPUT ) ;
    1442:	4d15      	ldr	r5, [pc, #84]	; (1498 <init+0xa8>)
    1444:	e000      	b.n	1448 <init+0x58>
    1446:	e7fe      	b.n	1446 <init+0x56>
    1448:	1c20      	adds	r0, r4, #0
    144a:	2100      	movs	r1, #0
    144c:	47a8      	blx	r5

  // Clock ADC/DAC for Analog
  PM->APBCMASK.reg |= PM_APBCMASK_ADC | PM_APBCMASK_DAC ;

  // Setup all pins (digital and analog) in INPUT mode (default is nothing)
	for ( ul = 0 ; ul < NUM_DIGITAL_PINS ; ul++ )
    144e:	3401      	adds	r4, #1
    1450:	2c13      	cmp	r4, #19
    1452:	d1f9      	bne.n	1448 <init+0x58>
  // Initialize USB pins
  // Todo

  // Initialize Analog Controller
  //Setting clock
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GCM_ADC ) | // Generic Clock ADC
    1454:	4a11      	ldr	r2, [pc, #68]	; (149c <init+0xac>)
    1456:	4b12      	ldr	r3, [pc, #72]	; (14a0 <init+0xb0>)
    1458:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK0 | // Generic Clock Generator 0 is source
                      GCLK_CLKCTRL_CLKEN ;

  ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV128 |     // Divide Clock by 512.
    145a:	4b12      	ldr	r3, [pc, #72]	; (14a4 <init+0xb4>)
    145c:	22a4      	movs	r2, #164	; 0xa4
    145e:	00d2      	lsls	r2, r2, #3
    1460:	809a      	strh	r2, [r3, #4]
                   ADC_CTRLB_RESSEL_10BIT;        // Result on 10 bits

  ADC->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND;   // No Negative input (Internal Ground)
    1462:	22c0      	movs	r2, #192	; 0xc0
    1464:	0152      	lsls	r2, r2, #5
    1466:	611a      	str	r2, [r3, #16]

  // Averaging (see table 31-2 p.816 datasheet)
  ADC->AVGCTRL.reg = ADC_AVGCTRL_SAMPLENUM_2 |    // 2 samples
    1468:	2211      	movs	r2, #17
    146a:	709a      	strb	r2, [r3, #2]
                     ADC_AVGCTRL_ADJRES(0x01ul);  // Adjusting result by 1
  
  ADC->REFCTRL.reg = ADC_REFCTRL_REFSEL_AREFA; // RReference AREFA (pin AREF) [default]
    146c:	2203      	movs	r2, #3
    146e:	705a      	strb	r2, [r3, #1]

  ADC->CTRLA.bit.ENABLE = 1; // Enable ADC
    1470:	7819      	ldrb	r1, [r3, #0]
    1472:	2202      	movs	r2, #2
    1474:	430a      	orrs	r2, r1
    1476:	701a      	strb	r2, [r3, #0]
  while( ADC->STATUS.bit.SYNCBUSY == 1 )
    1478:	699a      	ldr	r2, [r3, #24]
    147a:	0411      	lsls	r1, r2, #16
    147c:	d4fc      	bmi.n	1478 <init+0x88>
  {
    // Waiting for synchroinization
  }
}
    147e:	bd38      	pop	{r3, r4, r5, pc}
    1480:	20000000 	.word	0x20000000
    1484:	000018ed 	.word	0x000018ed
    1488:	00ffffff 	.word	0x00ffffff
    148c:	e000e010 	.word	0xe000e010
    1490:	e000ed00 	.word	0xe000ed00
    1494:	40000400 	.word	0x40000400
    1498:	000014a9 	.word	0x000014a9
    149c:	0000401e 	.word	0x0000401e
    14a0:	40000c00 	.word	0x40000c00
    14a4:	42004000 	.word	0x42004000

000014a8 <pinMode>:

  return 0l ;
}

void pinMode( uint32_t ulPin, uint32_t ulMode )
{
    14a8:	b570      	push	{r4, r5, r6, lr}
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
    14aa:	0043      	lsls	r3, r0, #1
    14ac:	181b      	adds	r3, r3, r0
    14ae:	00db      	lsls	r3, r3, #3
    14b0:	4a2b      	ldr	r2, [pc, #172]	; (1560 <pinMode+0xb8>)
    14b2:	18d3      	adds	r3, r2, r3
    14b4:	7a1b      	ldrb	r3, [r3, #8]
    14b6:	b25b      	sxtb	r3, r3
    14b8:	3301      	adds	r3, #1
    14ba:	d04f      	beq.n	155c <pinMode+0xb4>
  {
    return ;
  }

  switch ( ulMode )
    14bc:	2901      	cmp	r1, #1
    14be:	d034      	beq.n	152a <pinMode+0x82>
    14c0:	2900      	cmp	r1, #0
    14c2:	d002      	beq.n	14ca <pinMode+0x22>
    14c4:	2902      	cmp	r1, #2
    14c6:	d018      	beq.n	14fa <pinMode+0x52>
    14c8:	e048      	b.n	155c <pinMode+0xb4>
  {
    case INPUT:
      // Set pin to input mode
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg=(uint8_t)(PORT_PINCFG_INEN) ;
    14ca:	4b25      	ldr	r3, [pc, #148]	; (1560 <pinMode+0xb8>)
    14cc:	0042      	lsls	r2, r0, #1
    14ce:	1811      	adds	r1, r2, r0
    14d0:	00c9      	lsls	r1, r1, #3
    14d2:	56c9      	ldrsb	r1, [r1, r3]
    14d4:	1814      	adds	r4, r2, r0
    14d6:	00e4      	lsls	r4, r4, #3
    14d8:	191c      	adds	r4, r3, r4
    14da:	6864      	ldr	r4, [r4, #4]
    14dc:	01c9      	lsls	r1, r1, #7
    14de:	4d21      	ldr	r5, [pc, #132]	; (1564 <pinMode+0xbc>)
    14e0:	1949      	adds	r1, r1, r5
    14e2:	190c      	adds	r4, r1, r4
    14e4:	3440      	adds	r4, #64	; 0x40
    14e6:	2502      	movs	r5, #2
    14e8:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRCLR.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    14ea:	1812      	adds	r2, r2, r0
    14ec:	00d2      	lsls	r2, r2, #3
    14ee:	189b      	adds	r3, r3, r2
    14f0:	685b      	ldr	r3, [r3, #4]
    14f2:	2201      	movs	r2, #1
    14f4:	409a      	lsls	r2, r3
    14f6:	604a      	str	r2, [r1, #4]
    break ;
    14f8:	e030      	b.n	155c <pinMode+0xb4>

    case INPUT_PULLUP:
      // Set pin to input mode with pull-up resistor enabled
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg=(uint8_t)(PORT_PINCFG_INEN|PORT_PINCFG_PULLEN) ;
    14fa:	4b19      	ldr	r3, [pc, #100]	; (1560 <pinMode+0xb8>)
    14fc:	0042      	lsls	r2, r0, #1
    14fe:	1811      	adds	r1, r2, r0
    1500:	00c9      	lsls	r1, r1, #3
    1502:	56c9      	ldrsb	r1, [r1, r3]
    1504:	1814      	adds	r4, r2, r0
    1506:	00e4      	lsls	r4, r4, #3
    1508:	191c      	adds	r4, r3, r4
    150a:	6864      	ldr	r4, [r4, #4]
    150c:	01c9      	lsls	r1, r1, #7
    150e:	4d15      	ldr	r5, [pc, #84]	; (1564 <pinMode+0xbc>)
    1510:	1949      	adds	r1, r1, r5
    1512:	190c      	adds	r4, r1, r4
    1514:	3440      	adds	r4, #64	; 0x40
    1516:	2506      	movs	r5, #6
    1518:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRCLR.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    151a:	1812      	adds	r2, r2, r0
    151c:	00d2      	lsls	r2, r2, #3
    151e:	189b      	adds	r3, r3, r2
    1520:	685b      	ldr	r3, [r3, #4]
    1522:	2201      	movs	r2, #1
    1524:	409a      	lsls	r2, r3
    1526:	604a      	str	r2, [r1, #4]
    break ;
    1528:	e018      	b.n	155c <pinMode+0xb4>

    case OUTPUT:
      // Set pin to output mode
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg&=~(uint8_t)(PORT_PINCFG_INEN) ;
    152a:	4b0d      	ldr	r3, [pc, #52]	; (1560 <pinMode+0xb8>)
    152c:	0042      	lsls	r2, r0, #1
    152e:	1811      	adds	r1, r2, r0
    1530:	00c9      	lsls	r1, r1, #3
    1532:	56c9      	ldrsb	r1, [r1, r3]
    1534:	1814      	adds	r4, r2, r0
    1536:	00e4      	lsls	r4, r4, #3
    1538:	191c      	adds	r4, r3, r4
    153a:	6864      	ldr	r4, [r4, #4]
    153c:	01c9      	lsls	r1, r1, #7
    153e:	4d09      	ldr	r5, [pc, #36]	; (1564 <pinMode+0xbc>)
    1540:	1949      	adds	r1, r1, r5
    1542:	190c      	adds	r4, r1, r4
    1544:	3440      	adds	r4, #64	; 0x40
    1546:	7825      	ldrb	r5, [r4, #0]
    1548:	2602      	movs	r6, #2
    154a:	43b5      	bics	r5, r6
    154c:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRSET.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    154e:	1812      	adds	r2, r2, r0
    1550:	00d2      	lsls	r2, r2, #3
    1552:	189b      	adds	r3, r3, r2
    1554:	685b      	ldr	r3, [r3, #4]
    1556:	2201      	movs	r2, #1
    1558:	409a      	lsls	r2, r3
    155a:	608a      	str	r2, [r1, #8]

    default:
      // do nothing
    break ;
  }
}
    155c:	bd70      	pop	{r4, r5, r6, pc}
    155e:	46c0      	nop			; (mov r8, r8)
    1560:	00004c40 	.word	0x00004c40
    1564:	41004400 	.word	0x41004400

00001568 <pinPeripheral>:
#ifdef __cplusplus
 extern "C" {
#endif

int pinPeripheral( uint32_t ulPin, EPioType ulPeripheral )
{
    1568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
    156a:	0043      	lsls	r3, r0, #1
    156c:	181b      	adds	r3, r3, r0
    156e:	00db      	lsls	r3, r3, #3
    1570:	4a37      	ldr	r2, [pc, #220]	; (1650 <pinPeripheral+0xe8>)
    1572:	18d3      	adds	r3, r2, r3
    1574:	7a1b      	ldrb	r3, [r3, #8]
    1576:	b25b      	sxtb	r3, r3
    1578:	3301      	adds	r3, #1
    157a:	d063      	beq.n	1644 <pinPeripheral+0xdc>
  {
    return -1 ;
  }

  switch ( ulPeripheral )
    157c:	1c4b      	adds	r3, r1, #1
    157e:	b2da      	uxtb	r2, r3
    1580:	2a0c      	cmp	r2, #12
    1582:	d862      	bhi.n	164a <pinPeripheral+0xe2>
    1584:	0093      	lsls	r3, r2, #2
    1586:	4a33      	ldr	r2, [pc, #204]	; (1654 <pinPeripheral+0xec>)
    1588:	58d3      	ldr	r3, [r2, r3]
    158a:	469f      	mov	pc, r3
      }
#endif
    break ;

    case PIO_NOT_A_PIN:
      return -1l ;
    158c:	2301      	movs	r3, #1
    158e:	425b      	negs	r3, r3
    1590:	e05c      	b.n	164c <pinPeripheral+0xe4>
    case PIO_OUTPUT:
      // Disable peripheral muxing, done in pinMode
//			PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].bit.PMUXEN = 0 ;

      // Configure pin mode, if requested
      if ( ulPeripheral == PIO_INPUT )
    1592:	2909      	cmp	r1, #9
    1594:	d104      	bne.n	15a0 <pinPeripheral+0x38>
      {
        pinMode( ulPin, INPUT ) ;
    1596:	2100      	movs	r1, #0
    1598:	4b2f      	ldr	r3, [pc, #188]	; (1658 <pinPeripheral+0xf0>)
    159a:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    159c:	2300      	movs	r3, #0
    159e:	e055      	b.n	164c <pinPeripheral+0xe4>
      {
        pinMode( ulPin, INPUT ) ;
      }
      else
      {
        if ( ulPeripheral == PIO_INPUT_PULLUP )
    15a0:	290a      	cmp	r1, #10
    15a2:	d104      	bne.n	15ae <pinPeripheral+0x46>
        {
          pinMode( ulPin, INPUT_PULLUP ) ;
    15a4:	2102      	movs	r1, #2
    15a6:	4b2c      	ldr	r3, [pc, #176]	; (1658 <pinPeripheral+0xf0>)
    15a8:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    15aa:	2300      	movs	r3, #0
    15ac:	e04e      	b.n	164c <pinPeripheral+0xe4>
    15ae:	2300      	movs	r3, #0
        {
          pinMode( ulPin, INPUT_PULLUP ) ;
        }
        else
        {
          if ( ulPeripheral == PIO_OUTPUT )
    15b0:	290b      	cmp	r1, #11
    15b2:	d14b      	bne.n	164c <pinPeripheral+0xe4>
          {
            pinMode( ulPin, OUTPUT ) ;
    15b4:	2101      	movs	r1, #1
    15b6:	4b28      	ldr	r3, [pc, #160]	; (1658 <pinPeripheral+0xf0>)
    15b8:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    15ba:	2300      	movs	r3, #0
    15bc:	e046      	b.n	164c <pinPeripheral+0xe4>
                                                                    PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_PMUXEN | PORT_WRCONFIG_PMUX( ulPeripheral ) |
                                                                    PORT_WRCONFIG_WRPINCFG |
                                                                    PORT_WRCONFIG_PINMASK( g_APinDescription[ulPin].ulPin - 16 ) ;
      }
#else
      if ( g_APinDescription[ulPin].ulPin & 1 ) // is pin odd?
    15be:	0043      	lsls	r3, r0, #1
    15c0:	181b      	adds	r3, r3, r0
    15c2:	00db      	lsls	r3, r3, #3
    15c4:	4a22      	ldr	r2, [pc, #136]	; (1650 <pinPeripheral+0xe8>)
    15c6:	18d3      	adds	r3, r2, r3
    15c8:	685b      	ldr	r3, [r3, #4]
    15ca:	07da      	lsls	r2, r3, #31
    15cc:	d51d      	bpl.n	160a <pinPeripheral+0xa2>
      {
        uint32_t temp ;

        // Get whole current setup for both odd and even pins and remove odd one
        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXE( 0xF ) ;
    15ce:	4c20      	ldr	r4, [pc, #128]	; (1650 <pinPeripheral+0xe8>)
    15d0:	0045      	lsls	r5, r0, #1
    15d2:	182a      	adds	r2, r5, r0
    15d4:	00d2      	lsls	r2, r2, #3
    15d6:	5712      	ldrsb	r2, [r2, r4]
    15d8:	085b      	lsrs	r3, r3, #1
    15da:	01d2      	lsls	r2, r2, #7
    15dc:	4e1f      	ldr	r6, [pc, #124]	; (165c <pinPeripheral+0xf4>)
    15de:	1992      	adds	r2, r2, r6
    15e0:	18d3      	adds	r3, r2, r3
    15e2:	3330      	adds	r3, #48	; 0x30
    15e4:	781f      	ldrb	r7, [r3, #0]
        // Set new muxing
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXO( ulPeripheral ) ;
    15e6:	010e      	lsls	r6, r1, #4
      if ( g_APinDescription[ulPin].ulPin & 1 ) // is pin odd?
      {
        uint32_t temp ;

        // Get whole current setup for both odd and even pins and remove odd one
        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXE( 0xF ) ;
    15e8:	210f      	movs	r1, #15
    15ea:	4039      	ands	r1, r7
        // Set new muxing
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXO( ulPeripheral ) ;
    15ec:	4331      	orrs	r1, r6
    15ee:	b2c9      	uxtb	r1, r1
    15f0:	7019      	strb	r1, [r3, #0]
        // Enable port mux
        PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN ;
    15f2:	1828      	adds	r0, r5, r0
    15f4:	00c0      	lsls	r0, r0, #3
    15f6:	1824      	adds	r4, r4, r0
    15f8:	6863      	ldr	r3, [r4, #4]
    15fa:	18d3      	adds	r3, r2, r3
    15fc:	3340      	adds	r3, #64	; 0x40
    15fe:	7819      	ldrb	r1, [r3, #0]
    1600:	2201      	movs	r2, #1
    1602:	430a      	orrs	r2, r1
    1604:	701a      	strb	r2, [r3, #0]
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    1606:	2300      	movs	r3, #0
    1608:	e020      	b.n	164c <pinPeripheral+0xe4>
      }
      else // even pin
      {
        uint32_t temp ;

        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXO( 0xF ) ;
    160a:	4c11      	ldr	r4, [pc, #68]	; (1650 <pinPeripheral+0xe8>)
    160c:	0045      	lsls	r5, r0, #1
    160e:	182a      	adds	r2, r5, r0
    1610:	00d2      	lsls	r2, r2, #3
    1612:	5712      	ldrsb	r2, [r2, r4]
    1614:	085b      	lsrs	r3, r3, #1
    1616:	01d2      	lsls	r2, r2, #7
    1618:	4e10      	ldr	r6, [pc, #64]	; (165c <pinPeripheral+0xf4>)
    161a:	1992      	adds	r2, r2, r6
    161c:	18d3      	adds	r3, r2, r3
    161e:	3330      	adds	r3, #48	; 0x30
    1620:	781e      	ldrb	r6, [r3, #0]
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXE( ulPeripheral ) ;
    1622:	270f      	movs	r7, #15
    1624:	4039      	ands	r1, r7
      }
      else // even pin
      {
        uint32_t temp ;

        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXO( 0xF ) ;
    1626:	43be      	bics	r6, r7
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXE( ulPeripheral ) ;
    1628:	4331      	orrs	r1, r6
    162a:	7019      	strb	r1, [r3, #0]
        PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN ; // Enable port mux
    162c:	1828      	adds	r0, r5, r0
    162e:	00c0      	lsls	r0, r0, #3
    1630:	1824      	adds	r4, r4, r0
    1632:	6863      	ldr	r3, [r4, #4]
    1634:	18d3      	adds	r3, r2, r3
    1636:	3340      	adds	r3, #64	; 0x40
    1638:	7819      	ldrb	r1, [r3, #0]
    163a:	2201      	movs	r2, #1
    163c:	430a      	orrs	r2, r1
    163e:	701a      	strb	r2, [r3, #0]
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    1640:	2300      	movs	r3, #0
    1642:	e003      	b.n	164c <pinPeripheral+0xe4>

int pinPeripheral( uint32_t ulPin, EPioType ulPeripheral )
{
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
  {
    return -1 ;
    1644:	2301      	movs	r3, #1
    1646:	425b      	negs	r3, r3
    1648:	e000      	b.n	164c <pinPeripheral+0xe4>
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    164a:	2300      	movs	r3, #0
}
    164c:	1c18      	adds	r0, r3, #0
    164e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1650:	00004c40 	.word	0x00004c40
    1654:	00005120 	.word	0x00005120
    1658:	000014a9 	.word	0x000014a9
    165c:	41004400 	.word	0x41004400

00001660 <_Z8bcdToDech>:
}

// Convert binary coded decimal to normal decimal numbers
uint8_t bcdToDec(byte val)
{
  return ( (val/16*10) + (val%16) );
    1660:	0903      	lsrs	r3, r0, #4
    1662:	009a      	lsls	r2, r3, #2
    1664:	189b      	adds	r3, r3, r2
    1666:	005b      	lsls	r3, r3, #1
    1668:	220f      	movs	r2, #15
    166a:	4010      	ands	r0, r2
    166c:	1818      	adds	r0, r3, r0
    166e:	b2c0      	uxtb	r0, r0
}
    1670:	4770      	bx	lr
    1672:	46c0      	nop			; (mov r8, r8)

00001674 <_Z15LCDSpecialPrinth>:
  lcd.backlight();
  lcd.home();
}

void LCDSpecialPrint(uint8_t value)
{
    1674:	b510      	push	{r4, lr}
    1676:	1e04      	subs	r4, r0, #0
  if(value < 10)
    1678:	2c09      	cmp	r4, #9
    167a:	d803      	bhi.n	1684 <_Z15LCDSpecialPrinth+0x10>
  {
    lcd.print('0');
    167c:	4804      	ldr	r0, [pc, #16]	; (1690 <_Z15LCDSpecialPrinth+0x1c>)
    167e:	2130      	movs	r1, #48	; 0x30
    1680:	4b04      	ldr	r3, [pc, #16]	; (1694 <_Z15LCDSpecialPrinth+0x20>)
    1682:	4798      	blx	r3
  }

  lcd.print(value);
    1684:	4802      	ldr	r0, [pc, #8]	; (1690 <_Z15LCDSpecialPrinth+0x1c>)
    1686:	1c21      	adds	r1, r4, #0
    1688:	220a      	movs	r2, #10
    168a:	4b03      	ldr	r3, [pc, #12]	; (1698 <_Z15LCDSpecialPrinth+0x24>)
    168c:	4798      	blx	r3
}
    168e:	bd10      	pop	{r4, pc}
    1690:	200007f4 	.word	0x200007f4
    1694:	00000931 	.word	0x00000931
    1698:	00000a0d 	.word	0x00000a0d

0000169c <_GLOBAL__sub_I_lcd>:
  LCDSpecialPrint(timeRtc.hour);
  lcd.print(":");
  LCDSpecialPrint(timeRtc.minute);
  lcd.print(":");
  LCDSpecialPrint(timeRtc.second);
}
    169c:	b510      	push	{r4, lr}
#include "Arduino.h"
#include <Wire.h>
#include <LiquidCrystal_I2C.h>

LiquidCrystal_I2C lcd(0x20,16,2);  // set the LCD address to 0x20(Cooperate with 3 short circuit caps) for a 16 chars and 2 line display
    169e:	4803      	ldr	r0, [pc, #12]	; (16ac <_GLOBAL__sub_I_lcd+0x10>)
    16a0:	2120      	movs	r1, #32
    16a2:	2210      	movs	r2, #16
    16a4:	2302      	movs	r3, #2
    16a6:	4c02      	ldr	r4, [pc, #8]	; (16b0 <_GLOBAL__sub_I_lcd+0x14>)
    16a8:	47a0      	blx	r4
  LCDSpecialPrint(timeRtc.hour);
  lcd.print(":");
  LCDSpecialPrint(timeRtc.minute);
  lcd.print(":");
  LCDSpecialPrint(timeRtc.second);
}
    16aa:	bd10      	pop	{r4, pc}
    16ac:	200007f4 	.word	0x200007f4
    16b0:	0000016d 	.word	0x0000016d

000016b4 <_Z10updateTimev>:
{
  return ( (val/16*10) + (val%16) );
}

void updateTime()
{
    16b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Wire.beginTransmission(addressRTC);
    16b6:	4c1d      	ldr	r4, [pc, #116]	; (172c <_Z10updateTimev+0x78>)
    16b8:	1c20      	adds	r0, r4, #0
    16ba:	2168      	movs	r1, #104	; 0x68
    16bc:	4b1c      	ldr	r3, [pc, #112]	; (1730 <_Z10updateTimev+0x7c>)
    16be:	4798      	blx	r3
      Wire.write((uint8_t)0x3F);
    16c0:	1c20      	adds	r0, r4, #0
    16c2:	213f      	movs	r1, #63	; 0x3f
    16c4:	4b1b      	ldr	r3, [pc, #108]	; (1734 <_Z10updateTimev+0x80>)
    16c6:	4798      	blx	r3
    Wire.endTransmission();
    16c8:	1c20      	adds	r0, r4, #0
    16ca:	4b1b      	ldr	r3, [pc, #108]	; (1738 <_Z10updateTimev+0x84>)
    16cc:	4798      	blx	r3

    delay(10);
    16ce:	200a      	movs	r0, #10
    16d0:	4b1a      	ldr	r3, [pc, #104]	; (173c <_Z10updateTimev+0x88>)
    16d2:	4798      	blx	r3

    Wire.requestFrom(addressRTC, 7);
    16d4:	1c20      	adds	r0, r4, #0
    16d6:	2168      	movs	r1, #104	; 0x68
    16d8:	2207      	movs	r2, #7
    16da:	4b19      	ldr	r3, [pc, #100]	; (1740 <_Z10updateTimev+0x8c>)
    16dc:	4798      	blx	r3
    
    timeRtc.second = bcdToDec(Wire.read());
    16de:	1c20      	adds	r0, r4, #0
    16e0:	4f18      	ldr	r7, [pc, #96]	; (1744 <_Z10updateTimev+0x90>)
    16e2:	47b8      	blx	r7
    16e4:	b2c0      	uxtb	r0, r0
    16e6:	4e18      	ldr	r6, [pc, #96]	; (1748 <_Z10updateTimev+0x94>)
    16e8:	47b0      	blx	r6
    16ea:	4d18      	ldr	r5, [pc, #96]	; (174c <_Z10updateTimev+0x98>)
    16ec:	70a8      	strb	r0, [r5, #2]
    timeRtc.minute = bcdToDec(Wire.read());
    16ee:	1c20      	adds	r0, r4, #0
    16f0:	47b8      	blx	r7
    16f2:	b2c0      	uxtb	r0, r0
    16f4:	47b0      	blx	r6
    16f6:	7068      	strb	r0, [r5, #1]
    timeRtc.hour = bcdToDec(Wire.read());
    16f8:	1c20      	adds	r0, r4, #0
    16fa:	47b8      	blx	r7
    16fc:	b2c0      	uxtb	r0, r0
    16fe:	47b0      	blx	r6
    1700:	7028      	strb	r0, [r5, #0]
    
    timeRtc.dayWeek = bcdToDec(Wire.read());
    1702:	1c20      	adds	r0, r4, #0
    1704:	47b8      	blx	r7
    1706:	b2c0      	uxtb	r0, r0
    1708:	47b0      	blx	r6
    170a:	7128      	strb	r0, [r5, #4]
    timeRtc.dayMonth = bcdToDec(Wire.read());
    170c:	1c20      	adds	r0, r4, #0
    170e:	47b8      	blx	r7
    1710:	b2c0      	uxtb	r0, r0
    1712:	47b0      	blx	r6
    1714:	70e8      	strb	r0, [r5, #3]
    timeRtc.month = bcdToDec(Wire.read());
    1716:	1c20      	adds	r0, r4, #0
    1718:	47b8      	blx	r7
    171a:	b2c0      	uxtb	r0, r0
    171c:	47b0      	blx	r6
    171e:	7168      	strb	r0, [r5, #5]
    timeRtc.year = bcdToDec(Wire.read());
    1720:	1c20      	adds	r0, r4, #0
    1722:	47b8      	blx	r7
    1724:	b2c0      	uxtb	r0, r0
    1726:	47b0      	blx	r6
    1728:	71a8      	strb	r0, [r5, #6]
}
    172a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    172c:	200005c8 	.word	0x200005c8
    1730:	000005d1 	.word	0x000005d1
    1734:	00000461 	.word	0x00000461
    1738:	00000685 	.word	0x00000685
    173c:	000007d5 	.word	0x000007d5
    1740:	000005c1 	.word	0x000005c1
    1744:	00000451 	.word	0x00000451
    1748:	00001661 	.word	0x00001661
    174c:	200007e8 	.word	0x200007e8

00001750 <loop>:

  lcd.print(value);
}

void loop()
{
    1750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1752:	464f      	mov	r7, r9
    1754:	4646      	mov	r6, r8
    1756:	b4c0      	push	{r6, r7}
  Wire.beginTransmission(addressTemp);
    1758:	4c35      	ldr	r4, [pc, #212]	; (1830 <loop+0xe0>)
    175a:	1c20      	adds	r0, r4, #0
    175c:	214f      	movs	r1, #79	; 0x4f
    175e:	4b35      	ldr	r3, [pc, #212]	; (1834 <loop+0xe4>)
    1760:	4798      	blx	r3
    Wire.write((uint8_t) 0x00);
    1762:	1c20      	adds	r0, r4, #0
    1764:	2100      	movs	r1, #0
    1766:	4b34      	ldr	r3, [pc, #208]	; (1838 <loop+0xe8>)
    1768:	4798      	blx	r3
  Wire.endTransmission();
    176a:	1c20      	adds	r0, r4, #0
    176c:	4b33      	ldr	r3, [pc, #204]	; (183c <loop+0xec>)
    176e:	4798      	blx	r3

  delay(10);
    1770:	200a      	movs	r0, #10
    1772:	4b33      	ldr	r3, [pc, #204]	; (1840 <loop+0xf0>)
    1774:	4798      	blx	r3

  Wire.requestFrom(addressTemp, 2);
    1776:	1c20      	adds	r0, r4, #0
    1778:	214f      	movs	r1, #79	; 0x4f
    177a:	2202      	movs	r2, #2
    177c:	4b31      	ldr	r3, [pc, #196]	; (1844 <loop+0xf4>)
    177e:	4798      	blx	r3
  Serial5.print((char)13);  // Erase current line
    1780:	4d31      	ldr	r5, [pc, #196]	; (1848 <loop+0xf8>)
    1782:	1c28      	adds	r0, r5, #0
    1784:	210d      	movs	r1, #13
    1786:	4f31      	ldr	r7, [pc, #196]	; (184c <loop+0xfc>)
    1788:	47b8      	blx	r7
  Serial5.print("Temperature : ");
    178a:	1c28      	adds	r0, r5, #0
    178c:	4930      	ldr	r1, [pc, #192]	; (1850 <loop+0x100>)
    178e:	4d31      	ldr	r5, [pc, #196]	; (1854 <loop+0x104>)
    1790:	47a8      	blx	r5

  a = Wire.read();
    1792:	1c20      	adds	r0, r4, #0
    1794:	4e30      	ldr	r6, [pc, #192]	; (1858 <loop+0x108>)
    1796:	47b0      	blx	r6
    1798:	4a30      	ldr	r2, [pc, #192]	; (185c <loop+0x10c>)
    179a:	4690      	mov	r8, r2
    179c:	7010      	strb	r0, [r2, #0]
  b = Wire.read();
    179e:	1c20      	adds	r0, r4, #0
    17a0:	47b0      	blx	r6
    17a2:	b2c0      	uxtb	r0, r0
    17a4:	4b2e      	ldr	r3, [pc, #184]	; (1860 <loop+0x110>)
    17a6:	7018      	strb	r0, [r3, #0]

  valueTemp = b << 7;
  valueTemp |= a;
  valueTemp >>= 7;
    17a8:	4e2e      	ldr	r6, [pc, #184]	; (1864 <loop+0x114>)
  Serial5.print("Temperature : ");

  a = Wire.read();
  b = Wire.read();

  valueTemp = b << 7;
    17aa:	01c0      	lsls	r0, r0, #7
  valueTemp |= a;
    17ac:	4642      	mov	r2, r8
    17ae:	7813      	ldrb	r3, [r2, #0]
  valueTemp >>= 7;
    17b0:	4318      	orrs	r0, r3
    17b2:	11c0      	asrs	r0, r0, #7
    17b4:	8030      	strh	r0, [r6, #0]
  
  updateTime();
    17b6:	4b2c      	ldr	r3, [pc, #176]	; (1868 <loop+0x118>)
    17b8:	4798      	blx	r3
  lcd.setCursor(0, 0);
    17ba:	4c2c      	ldr	r4, [pc, #176]	; (186c <loop+0x11c>)
    17bc:	1c20      	adds	r0, r4, #0
    17be:	2100      	movs	r1, #0
    17c0:	2200      	movs	r2, #0
    17c2:	4b2b      	ldr	r3, [pc, #172]	; (1870 <loop+0x120>)
    17c4:	4698      	mov	r8, r3
    17c6:	4798      	blx	r3
  lcd.print(" ");
    17c8:	1c20      	adds	r0, r4, #0
    17ca:	492a      	ldr	r1, [pc, #168]	; (1874 <loop+0x124>)
    17cc:	47a8      	blx	r5
  LCDSpecialPrint(valueTemp);
    17ce:	7830      	ldrb	r0, [r6, #0]
    17d0:	4e29      	ldr	r6, [pc, #164]	; (1878 <loop+0x128>)
    17d2:	47b0      	blx	r6
  lcd.print((char)0xDF);
    17d4:	1c20      	adds	r0, r4, #0
    17d6:	21df      	movs	r1, #223	; 0xdf
    17d8:	47b8      	blx	r7
  lcd.print("C  ");
    17da:	1c20      	adds	r0, r4, #0
    17dc:	4927      	ldr	r1, [pc, #156]	; (187c <loop+0x12c>)
    17de:	47a8      	blx	r5

  LCDSpecialPrint(timeRtc.month);
    17e0:	4f27      	ldr	r7, [pc, #156]	; (1880 <loop+0x130>)
    17e2:	7978      	ldrb	r0, [r7, #5]
    17e4:	47b0      	blx	r6
  lcd.print("/");
    17e6:	4a27      	ldr	r2, [pc, #156]	; (1884 <loop+0x134>)
    17e8:	4691      	mov	r9, r2
    17ea:	1c20      	adds	r0, r4, #0
    17ec:	1c11      	adds	r1, r2, #0
    17ee:	47a8      	blx	r5
  LCDSpecialPrint(timeRtc.dayMonth);
    17f0:	78f8      	ldrb	r0, [r7, #3]
    17f2:	47b0      	blx	r6
  lcd.print("/");
    17f4:	1c20      	adds	r0, r4, #0
    17f6:	4649      	mov	r1, r9
    17f8:	47a8      	blx	r5
  LCDSpecialPrint(timeRtc.year);
    17fa:	79b8      	ldrb	r0, [r7, #6]
    17fc:	47b0      	blx	r6

  lcd.setCursor(0, 1);
    17fe:	1c20      	adds	r0, r4, #0
    1800:	2100      	movs	r1, #0
    1802:	2201      	movs	r2, #1
    1804:	47c0      	blx	r8
  lcd.print("    ");
    1806:	1c20      	adds	r0, r4, #0
    1808:	491f      	ldr	r1, [pc, #124]	; (1888 <loop+0x138>)
    180a:	47a8      	blx	r5
  LCDSpecialPrint(timeRtc.hour);
    180c:	7838      	ldrb	r0, [r7, #0]
    180e:	47b0      	blx	r6
  lcd.print(":");
    1810:	4b1e      	ldr	r3, [pc, #120]	; (188c <loop+0x13c>)
    1812:	4698      	mov	r8, r3
    1814:	1c20      	adds	r0, r4, #0
    1816:	1c19      	adds	r1, r3, #0
    1818:	47a8      	blx	r5
  LCDSpecialPrint(timeRtc.minute);
    181a:	7878      	ldrb	r0, [r7, #1]
    181c:	47b0      	blx	r6
  lcd.print(":");
    181e:	1c20      	adds	r0, r4, #0
    1820:	4641      	mov	r1, r8
    1822:	47a8      	blx	r5
  LCDSpecialPrint(timeRtc.second);
    1824:	78b8      	ldrb	r0, [r7, #2]
    1826:	47b0      	blx	r6
}
    1828:	bc0c      	pop	{r2, r3}
    182a:	4690      	mov	r8, r2
    182c:	4699      	mov	r9, r3
    182e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1830:	200005c8 	.word	0x200005c8
    1834:	000005d1 	.word	0x000005d1
    1838:	00000461 	.word	0x00000461
    183c:	00000685 	.word	0x00000685
    1840:	000007d5 	.word	0x000007d5
    1844:	000005c1 	.word	0x000005c1
    1848:	200006d8 	.word	0x200006d8
    184c:	00000931 	.word	0x00000931
    1850:	00005154 	.word	0x00005154
    1854:	0000090d 	.word	0x0000090d
    1858:	00000451 	.word	0x00000451
    185c:	200007f0 	.word	0x200007f0
    1860:	200007f1 	.word	0x200007f1
    1864:	200007e4 	.word	0x200007e4
    1868:	000016b5 	.word	0x000016b5
    186c:	200007f4 	.word	0x200007f4
    1870:	0000027d 	.word	0x0000027d
    1874:	00005278 	.word	0x00005278
    1878:	00001675 	.word	0x00001675
    187c:	00005164 	.word	0x00005164
    1880:	200007e8 	.word	0x200007e8
    1884:	00005168 	.word	0x00005168
    1888:	0000516c 	.word	0x0000516c
    188c:	00005174 	.word	0x00005174

00001890 <setup>:
    timeRtc.month = bcdToDec(Wire.read());
    timeRtc.year = bcdToDec(Wire.read());
}

void setup()
{
    1890:	b510      	push	{r4, lr}
  Serial5.begin( 115200 );
    1892:	4c0c      	ldr	r4, [pc, #48]	; (18c4 <setup+0x34>)
    1894:	1c20      	adds	r0, r4, #0
    1896:	21e1      	movs	r1, #225	; 0xe1
    1898:	0249      	lsls	r1, r1, #9
    189a:	4b0b      	ldr	r3, [pc, #44]	; (18c8 <setup+0x38>)
    189c:	4798      	blx	r3
  Serial5.println("Wire init");
    189e:	1c20      	adds	r0, r4, #0
    18a0:	490a      	ldr	r1, [pc, #40]	; (18cc <setup+0x3c>)
    18a2:	4b0b      	ldr	r3, [pc, #44]	; (18d0 <setup+0x40>)
    18a4:	4798      	blx	r3
  Wire.begin();
    18a6:	480b      	ldr	r0, [pc, #44]	; (18d4 <setup+0x44>)
    18a8:	4b0b      	ldr	r3, [pc, #44]	; (18d8 <setup+0x48>)
    18aa:	4798      	blx	r3

  lcd.init();
    18ac:	4c0b      	ldr	r4, [pc, #44]	; (18dc <setup+0x4c>)
    18ae:	1c20      	adds	r0, r4, #0
    18b0:	4b0b      	ldr	r3, [pc, #44]	; (18e0 <setup+0x50>)
    18b2:	4798      	blx	r3
  lcd.backlight();
    18b4:	1c20      	adds	r0, r4, #0
    18b6:	4b0b      	ldr	r3, [pc, #44]	; (18e4 <setup+0x54>)
    18b8:	4798      	blx	r3
  lcd.home();
    18ba:	1c20      	adds	r0, r4, #0
    18bc:	4b0a      	ldr	r3, [pc, #40]	; (18e8 <setup+0x58>)
    18be:	4798      	blx	r3
}
    18c0:	bd10      	pop	{r4, pc}
    18c2:	46c0      	nop			; (mov r8, r8)
    18c4:	200006d8 	.word	0x200006d8
    18c8:	0000135d 	.word	0x0000135d
    18cc:	00005178 	.word	0x00005178
    18d0:	00000959 	.word	0x00000959
    18d4:	200005c8 	.word	0x200005c8
    18d8:	000004f5 	.word	0x000004f5
    18dc:	200007f4 	.word	0x200007f4
    18e0:	000003c1 	.word	0x000003c1
    18e4:	000001b9 	.word	0x000001b9
    18e8:	00000261 	.word	0x00000261

000018ec <__aeabi_uidiv>:
    18ec:	2900      	cmp	r1, #0
    18ee:	d034      	beq.n	195a <.udivsi3_skip_div0_test+0x6a>

000018f0 <.udivsi3_skip_div0_test>:
    18f0:	2301      	movs	r3, #1
    18f2:	2200      	movs	r2, #0
    18f4:	b410      	push	{r4}
    18f6:	4288      	cmp	r0, r1
    18f8:	d32c      	bcc.n	1954 <.udivsi3_skip_div0_test+0x64>
    18fa:	2401      	movs	r4, #1
    18fc:	0724      	lsls	r4, r4, #28
    18fe:	42a1      	cmp	r1, r4
    1900:	d204      	bcs.n	190c <.udivsi3_skip_div0_test+0x1c>
    1902:	4281      	cmp	r1, r0
    1904:	d202      	bcs.n	190c <.udivsi3_skip_div0_test+0x1c>
    1906:	0109      	lsls	r1, r1, #4
    1908:	011b      	lsls	r3, r3, #4
    190a:	e7f8      	b.n	18fe <.udivsi3_skip_div0_test+0xe>
    190c:	00e4      	lsls	r4, r4, #3
    190e:	42a1      	cmp	r1, r4
    1910:	d204      	bcs.n	191c <.udivsi3_skip_div0_test+0x2c>
    1912:	4281      	cmp	r1, r0
    1914:	d202      	bcs.n	191c <.udivsi3_skip_div0_test+0x2c>
    1916:	0049      	lsls	r1, r1, #1
    1918:	005b      	lsls	r3, r3, #1
    191a:	e7f8      	b.n	190e <.udivsi3_skip_div0_test+0x1e>
    191c:	4288      	cmp	r0, r1
    191e:	d301      	bcc.n	1924 <.udivsi3_skip_div0_test+0x34>
    1920:	1a40      	subs	r0, r0, r1
    1922:	431a      	orrs	r2, r3
    1924:	084c      	lsrs	r4, r1, #1
    1926:	42a0      	cmp	r0, r4
    1928:	d302      	bcc.n	1930 <.udivsi3_skip_div0_test+0x40>
    192a:	1b00      	subs	r0, r0, r4
    192c:	085c      	lsrs	r4, r3, #1
    192e:	4322      	orrs	r2, r4
    1930:	088c      	lsrs	r4, r1, #2
    1932:	42a0      	cmp	r0, r4
    1934:	d302      	bcc.n	193c <.udivsi3_skip_div0_test+0x4c>
    1936:	1b00      	subs	r0, r0, r4
    1938:	089c      	lsrs	r4, r3, #2
    193a:	4322      	orrs	r2, r4
    193c:	08cc      	lsrs	r4, r1, #3
    193e:	42a0      	cmp	r0, r4
    1940:	d302      	bcc.n	1948 <.udivsi3_skip_div0_test+0x58>
    1942:	1b00      	subs	r0, r0, r4
    1944:	08dc      	lsrs	r4, r3, #3
    1946:	4322      	orrs	r2, r4
    1948:	2800      	cmp	r0, #0
    194a:	d003      	beq.n	1954 <.udivsi3_skip_div0_test+0x64>
    194c:	091b      	lsrs	r3, r3, #4
    194e:	d001      	beq.n	1954 <.udivsi3_skip_div0_test+0x64>
    1950:	0909      	lsrs	r1, r1, #4
    1952:	e7e3      	b.n	191c <.udivsi3_skip_div0_test+0x2c>
    1954:	1c10      	adds	r0, r2, #0
    1956:	bc10      	pop	{r4}
    1958:	4770      	bx	lr
    195a:	2800      	cmp	r0, #0
    195c:	d001      	beq.n	1962 <.udivsi3_skip_div0_test+0x72>
    195e:	2000      	movs	r0, #0
    1960:	43c0      	mvns	r0, r0
    1962:	b407      	push	{r0, r1, r2}
    1964:	4802      	ldr	r0, [pc, #8]	; (1970 <.udivsi3_skip_div0_test+0x80>)
    1966:	a102      	add	r1, pc, #8	; (adr r1, 1970 <.udivsi3_skip_div0_test+0x80>)
    1968:	1840      	adds	r0, r0, r1
    196a:	9002      	str	r0, [sp, #8]
    196c:	bd03      	pop	{r0, r1, pc}
    196e:	46c0      	nop			; (mov r8, r8)
    1970:	000000d9 	.word	0x000000d9

00001974 <__aeabi_uidivmod>:
    1974:	2900      	cmp	r1, #0
    1976:	d0f0      	beq.n	195a <.udivsi3_skip_div0_test+0x6a>
    1978:	b503      	push	{r0, r1, lr}
    197a:	f7ff ffb9 	bl	18f0 <.udivsi3_skip_div0_test>
    197e:	bc0e      	pop	{r1, r2, r3}
    1980:	4342      	muls	r2, r0
    1982:	1a89      	subs	r1, r1, r2
    1984:	4718      	bx	r3
    1986:	46c0      	nop			; (mov r8, r8)

00001988 <__aeabi_idiv>:
    1988:	2900      	cmp	r1, #0
    198a:	d041      	beq.n	1a10 <.divsi3_skip_div0_test+0x84>

0000198c <.divsi3_skip_div0_test>:
    198c:	b410      	push	{r4}
    198e:	1c04      	adds	r4, r0, #0
    1990:	404c      	eors	r4, r1
    1992:	46a4      	mov	ip, r4
    1994:	2301      	movs	r3, #1
    1996:	2200      	movs	r2, #0
    1998:	2900      	cmp	r1, #0
    199a:	d500      	bpl.n	199e <.divsi3_skip_div0_test+0x12>
    199c:	4249      	negs	r1, r1
    199e:	2800      	cmp	r0, #0
    19a0:	d500      	bpl.n	19a4 <.divsi3_skip_div0_test+0x18>
    19a2:	4240      	negs	r0, r0
    19a4:	4288      	cmp	r0, r1
    19a6:	d32c      	bcc.n	1a02 <.divsi3_skip_div0_test+0x76>
    19a8:	2401      	movs	r4, #1
    19aa:	0724      	lsls	r4, r4, #28
    19ac:	42a1      	cmp	r1, r4
    19ae:	d204      	bcs.n	19ba <.divsi3_skip_div0_test+0x2e>
    19b0:	4281      	cmp	r1, r0
    19b2:	d202      	bcs.n	19ba <.divsi3_skip_div0_test+0x2e>
    19b4:	0109      	lsls	r1, r1, #4
    19b6:	011b      	lsls	r3, r3, #4
    19b8:	e7f8      	b.n	19ac <.divsi3_skip_div0_test+0x20>
    19ba:	00e4      	lsls	r4, r4, #3
    19bc:	42a1      	cmp	r1, r4
    19be:	d204      	bcs.n	19ca <.divsi3_skip_div0_test+0x3e>
    19c0:	4281      	cmp	r1, r0
    19c2:	d202      	bcs.n	19ca <.divsi3_skip_div0_test+0x3e>
    19c4:	0049      	lsls	r1, r1, #1
    19c6:	005b      	lsls	r3, r3, #1
    19c8:	e7f8      	b.n	19bc <.divsi3_skip_div0_test+0x30>
    19ca:	4288      	cmp	r0, r1
    19cc:	d301      	bcc.n	19d2 <.divsi3_skip_div0_test+0x46>
    19ce:	1a40      	subs	r0, r0, r1
    19d0:	431a      	orrs	r2, r3
    19d2:	084c      	lsrs	r4, r1, #1
    19d4:	42a0      	cmp	r0, r4
    19d6:	d302      	bcc.n	19de <.divsi3_skip_div0_test+0x52>
    19d8:	1b00      	subs	r0, r0, r4
    19da:	085c      	lsrs	r4, r3, #1
    19dc:	4322      	orrs	r2, r4
    19de:	088c      	lsrs	r4, r1, #2
    19e0:	42a0      	cmp	r0, r4
    19e2:	d302      	bcc.n	19ea <.divsi3_skip_div0_test+0x5e>
    19e4:	1b00      	subs	r0, r0, r4
    19e6:	089c      	lsrs	r4, r3, #2
    19e8:	4322      	orrs	r2, r4
    19ea:	08cc      	lsrs	r4, r1, #3
    19ec:	42a0      	cmp	r0, r4
    19ee:	d302      	bcc.n	19f6 <.divsi3_skip_div0_test+0x6a>
    19f0:	1b00      	subs	r0, r0, r4
    19f2:	08dc      	lsrs	r4, r3, #3
    19f4:	4322      	orrs	r2, r4
    19f6:	2800      	cmp	r0, #0
    19f8:	d003      	beq.n	1a02 <.divsi3_skip_div0_test+0x76>
    19fa:	091b      	lsrs	r3, r3, #4
    19fc:	d001      	beq.n	1a02 <.divsi3_skip_div0_test+0x76>
    19fe:	0909      	lsrs	r1, r1, #4
    1a00:	e7e3      	b.n	19ca <.divsi3_skip_div0_test+0x3e>
    1a02:	1c10      	adds	r0, r2, #0
    1a04:	4664      	mov	r4, ip
    1a06:	2c00      	cmp	r4, #0
    1a08:	d500      	bpl.n	1a0c <.divsi3_skip_div0_test+0x80>
    1a0a:	4240      	negs	r0, r0
    1a0c:	bc10      	pop	{r4}
    1a0e:	4770      	bx	lr
    1a10:	2800      	cmp	r0, #0
    1a12:	d006      	beq.n	1a22 <.divsi3_skip_div0_test+0x96>
    1a14:	db03      	blt.n	1a1e <.divsi3_skip_div0_test+0x92>
    1a16:	2000      	movs	r0, #0
    1a18:	43c0      	mvns	r0, r0
    1a1a:	0840      	lsrs	r0, r0, #1
    1a1c:	e001      	b.n	1a22 <.divsi3_skip_div0_test+0x96>
    1a1e:	2080      	movs	r0, #128	; 0x80
    1a20:	0600      	lsls	r0, r0, #24
    1a22:	b407      	push	{r0, r1, r2}
    1a24:	4802      	ldr	r0, [pc, #8]	; (1a30 <.divsi3_skip_div0_test+0xa4>)
    1a26:	a102      	add	r1, pc, #8	; (adr r1, 1a30 <.divsi3_skip_div0_test+0xa4>)
    1a28:	1840      	adds	r0, r0, r1
    1a2a:	9002      	str	r0, [sp, #8]
    1a2c:	bd03      	pop	{r0, r1, pc}
    1a2e:	46c0      	nop			; (mov r8, r8)
    1a30:	00000019 	.word	0x00000019

00001a34 <__aeabi_idivmod>:
    1a34:	2900      	cmp	r1, #0
    1a36:	d0eb      	beq.n	1a10 <.divsi3_skip_div0_test+0x84>
    1a38:	b503      	push	{r0, r1, lr}
    1a3a:	f7ff ffa7 	bl	198c <.divsi3_skip_div0_test>
    1a3e:	bc0e      	pop	{r1, r2, r3}
    1a40:	4342      	muls	r2, r0
    1a42:	1a89      	subs	r1, r1, r2
    1a44:	4718      	bx	r3
    1a46:	46c0      	nop			; (mov r8, r8)

00001a48 <__aeabi_idiv0>:
    1a48:	4770      	bx	lr
    1a4a:	46c0      	nop			; (mov r8, r8)

00001a4c <__aeabi_f2uiz>:
    1a4c:	219e      	movs	r1, #158	; 0x9e
    1a4e:	b510      	push	{r4, lr}
    1a50:	05c9      	lsls	r1, r1, #23
    1a52:	1c04      	adds	r4, r0, #0
    1a54:	f000 fc7a 	bl	234c <__aeabi_fcmpge>
    1a58:	2800      	cmp	r0, #0
    1a5a:	d103      	bne.n	1a64 <__aeabi_f2uiz+0x18>
    1a5c:	1c20      	adds	r0, r4, #0
    1a5e:	f000 fbd5 	bl	220c <__aeabi_f2iz>
    1a62:	bd10      	pop	{r4, pc}
    1a64:	219e      	movs	r1, #158	; 0x9e
    1a66:	05c9      	lsls	r1, r1, #23
    1a68:	1c20      	adds	r0, r4, #0
    1a6a:	f000 fa59 	bl	1f20 <__aeabi_fsub>
    1a6e:	f000 fbcd 	bl	220c <__aeabi_f2iz>
    1a72:	2380      	movs	r3, #128	; 0x80
    1a74:	061b      	lsls	r3, r3, #24
    1a76:	18c0      	adds	r0, r0, r3
    1a78:	e7f3      	b.n	1a62 <__aeabi_f2uiz+0x16>
    1a7a:	46c0      	nop			; (mov r8, r8)

00001a7c <__aeabi_fdiv>:
    1a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a7e:	465f      	mov	r7, fp
    1a80:	4656      	mov	r6, sl
    1a82:	464d      	mov	r5, r9
    1a84:	4644      	mov	r4, r8
    1a86:	b4f0      	push	{r4, r5, r6, r7}
    1a88:	0246      	lsls	r6, r0, #9
    1a8a:	0045      	lsls	r5, r0, #1
    1a8c:	0fc0      	lsrs	r0, r0, #31
    1a8e:	b085      	sub	sp, #20
    1a90:	1c0f      	adds	r7, r1, #0
    1a92:	0a76      	lsrs	r6, r6, #9
    1a94:	0e2d      	lsrs	r5, r5, #24
    1a96:	4680      	mov	r8, r0
    1a98:	d041      	beq.n	1b1e <__aeabi_fdiv+0xa2>
    1a9a:	2dff      	cmp	r5, #255	; 0xff
    1a9c:	d026      	beq.n	1aec <__aeabi_fdiv+0x70>
    1a9e:	2480      	movs	r4, #128	; 0x80
    1aa0:	0424      	lsls	r4, r4, #16
    1aa2:	2100      	movs	r1, #0
    1aa4:	4326      	orrs	r6, r4
    1aa6:	00f6      	lsls	r6, r6, #3
    1aa8:	3d7f      	subs	r5, #127	; 0x7f
    1aaa:	4689      	mov	r9, r1
    1aac:	468b      	mov	fp, r1
    1aae:	0ff9      	lsrs	r1, r7, #31
    1ab0:	027c      	lsls	r4, r7, #9
    1ab2:	0078      	lsls	r0, r7, #1
    1ab4:	0a64      	lsrs	r4, r4, #9
    1ab6:	0e00      	lsrs	r0, r0, #24
    1ab8:	9100      	str	r1, [sp, #0]
    1aba:	468a      	mov	sl, r1
    1abc:	d03c      	beq.n	1b38 <__aeabi_fdiv+0xbc>
    1abe:	28ff      	cmp	r0, #255	; 0xff
    1ac0:	d034      	beq.n	1b2c <__aeabi_fdiv+0xb0>
    1ac2:	2380      	movs	r3, #128	; 0x80
    1ac4:	041b      	lsls	r3, r3, #16
    1ac6:	431c      	orrs	r4, r3
    1ac8:	2300      	movs	r3, #0
    1aca:	00e4      	lsls	r4, r4, #3
    1acc:	387f      	subs	r0, #127	; 0x7f
    1ace:	9301      	str	r3, [sp, #4]
    1ad0:	9f00      	ldr	r7, [sp, #0]
    1ad2:	4643      	mov	r3, r8
    1ad4:	9a01      	ldr	r2, [sp, #4]
    1ad6:	407b      	eors	r3, r7
    1ad8:	4649      	mov	r1, r9
    1ada:	469c      	mov	ip, r3
    1adc:	4311      	orrs	r1, r2
    1ade:	290f      	cmp	r1, #15
    1ae0:	d900      	bls.n	1ae4 <__aeabi_fdiv+0x68>
    1ae2:	e070      	b.n	1bc6 <__aeabi_fdiv+0x14a>
    1ae4:	4f75      	ldr	r7, [pc, #468]	; (1cbc <__aeabi_fdiv+0x240>)
    1ae6:	0089      	lsls	r1, r1, #2
    1ae8:	587f      	ldr	r7, [r7, r1]
    1aea:	46bf      	mov	pc, r7
    1aec:	2e00      	cmp	r6, #0
    1aee:	d13e      	bne.n	1b6e <__aeabi_fdiv+0xf2>
    1af0:	2208      	movs	r2, #8
    1af2:	2302      	movs	r3, #2
    1af4:	4691      	mov	r9, r2
    1af6:	469b      	mov	fp, r3
    1af8:	e7d9      	b.n	1aae <__aeabi_fdiv+0x32>
    1afa:	465a      	mov	r2, fp
    1afc:	1c34      	adds	r4, r6, #0
    1afe:	46c2      	mov	sl, r8
    1b00:	9201      	str	r2, [sp, #4]
    1b02:	9901      	ldr	r1, [sp, #4]
    1b04:	2902      	cmp	r1, #2
    1b06:	d037      	beq.n	1b78 <__aeabi_fdiv+0xfc>
    1b08:	2903      	cmp	r1, #3
    1b0a:	d100      	bne.n	1b0e <__aeabi_fdiv+0x92>
    1b0c:	e0ce      	b.n	1cac <__aeabi_fdiv+0x230>
    1b0e:	2901      	cmp	r1, #1
    1b10:	d000      	beq.n	1b14 <__aeabi_fdiv+0x98>
    1b12:	e0aa      	b.n	1c6a <__aeabi_fdiv+0x1ee>
    1b14:	4653      	mov	r3, sl
    1b16:	400b      	ands	r3, r1
    1b18:	2200      	movs	r2, #0
    1b1a:	2600      	movs	r6, #0
    1b1c:	e032      	b.n	1b84 <__aeabi_fdiv+0x108>
    1b1e:	2e00      	cmp	r6, #0
    1b20:	d119      	bne.n	1b56 <__aeabi_fdiv+0xda>
    1b22:	2104      	movs	r1, #4
    1b24:	2201      	movs	r2, #1
    1b26:	4689      	mov	r9, r1
    1b28:	4693      	mov	fp, r2
    1b2a:	e7c0      	b.n	1aae <__aeabi_fdiv+0x32>
    1b2c:	1c22      	adds	r2, r4, #0
    1b2e:	1e53      	subs	r3, r2, #1
    1b30:	419a      	sbcs	r2, r3
    1b32:	3202      	adds	r2, #2
    1b34:	9201      	str	r2, [sp, #4]
    1b36:	e7cb      	b.n	1ad0 <__aeabi_fdiv+0x54>
    1b38:	2701      	movs	r7, #1
    1b3a:	9701      	str	r7, [sp, #4]
    1b3c:	2c00      	cmp	r4, #0
    1b3e:	d0c7      	beq.n	1ad0 <__aeabi_fdiv+0x54>
    1b40:	1c20      	adds	r0, r4, #0
    1b42:	f000 fc0d 	bl	2360 <__clzsi2>
    1b46:	1f43      	subs	r3, r0, #5
    1b48:	409c      	lsls	r4, r3
    1b4a:	2376      	movs	r3, #118	; 0x76
    1b4c:	425b      	negs	r3, r3
    1b4e:	2100      	movs	r1, #0
    1b50:	1a18      	subs	r0, r3, r0
    1b52:	9101      	str	r1, [sp, #4]
    1b54:	e7bc      	b.n	1ad0 <__aeabi_fdiv+0x54>
    1b56:	1c30      	adds	r0, r6, #0
    1b58:	f000 fc02 	bl	2360 <__clzsi2>
    1b5c:	2576      	movs	r5, #118	; 0x76
    1b5e:	1f43      	subs	r3, r0, #5
    1b60:	409e      	lsls	r6, r3
    1b62:	426d      	negs	r5, r5
    1b64:	2300      	movs	r3, #0
    1b66:	1a2d      	subs	r5, r5, r0
    1b68:	4699      	mov	r9, r3
    1b6a:	469b      	mov	fp, r3
    1b6c:	e79f      	b.n	1aae <__aeabi_fdiv+0x32>
    1b6e:	230c      	movs	r3, #12
    1b70:	2103      	movs	r1, #3
    1b72:	4699      	mov	r9, r3
    1b74:	468b      	mov	fp, r1
    1b76:	e79a      	b.n	1aae <__aeabi_fdiv+0x32>
    1b78:	46d4      	mov	ip, sl
    1b7a:	2301      	movs	r3, #1
    1b7c:	4667      	mov	r7, ip
    1b7e:	403b      	ands	r3, r7
    1b80:	22ff      	movs	r2, #255	; 0xff
    1b82:	2600      	movs	r6, #0
    1b84:	0276      	lsls	r6, r6, #9
    1b86:	05d2      	lsls	r2, r2, #23
    1b88:	0a70      	lsrs	r0, r6, #9
    1b8a:	07db      	lsls	r3, r3, #31
    1b8c:	4310      	orrs	r0, r2
    1b8e:	4318      	orrs	r0, r3
    1b90:	b005      	add	sp, #20
    1b92:	bc3c      	pop	{r2, r3, r4, r5}
    1b94:	4690      	mov	r8, r2
    1b96:	4699      	mov	r9, r3
    1b98:	46a2      	mov	sl, r4
    1b9a:	46ab      	mov	fp, r5
    1b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b9e:	2300      	movs	r3, #0
    1ba0:	4e47      	ldr	r6, [pc, #284]	; (1cc0 <__aeabi_fdiv+0x244>)
    1ba2:	22ff      	movs	r2, #255	; 0xff
    1ba4:	e7ee      	b.n	1b84 <__aeabi_fdiv+0x108>
    1ba6:	2200      	movs	r2, #0
    1ba8:	2600      	movs	r6, #0
    1baa:	e7eb      	b.n	1b84 <__aeabi_fdiv+0x108>
    1bac:	2080      	movs	r0, #128	; 0x80
    1bae:	03c0      	lsls	r0, r0, #15
    1bb0:	4206      	tst	r6, r0
    1bb2:	d03b      	beq.n	1c2c <__aeabi_fdiv+0x1b0>
    1bb4:	4204      	tst	r4, r0
    1bb6:	d139      	bne.n	1c2c <__aeabi_fdiv+0x1b0>
    1bb8:	1c06      	adds	r6, r0, #0
    1bba:	4326      	orrs	r6, r4
    1bbc:	0276      	lsls	r6, r6, #9
    1bbe:	0a76      	lsrs	r6, r6, #9
    1bc0:	9b00      	ldr	r3, [sp, #0]
    1bc2:	22ff      	movs	r2, #255	; 0xff
    1bc4:	e7de      	b.n	1b84 <__aeabi_fdiv+0x108>
    1bc6:	1a28      	subs	r0, r5, r0
    1bc8:	9003      	str	r0, [sp, #12]
    1bca:	0176      	lsls	r6, r6, #5
    1bcc:	0164      	lsls	r4, r4, #5
    1bce:	42a6      	cmp	r6, r4
    1bd0:	d339      	bcc.n	1c46 <__aeabi_fdiv+0x1ca>
    1bd2:	1b36      	subs	r6, r6, r4
    1bd4:	221a      	movs	r2, #26
    1bd6:	2301      	movs	r3, #1
    1bd8:	2001      	movs	r0, #1
    1bda:	1c31      	adds	r1, r6, #0
    1bdc:	005b      	lsls	r3, r3, #1
    1bde:	0076      	lsls	r6, r6, #1
    1be0:	2900      	cmp	r1, #0
    1be2:	db01      	blt.n	1be8 <__aeabi_fdiv+0x16c>
    1be4:	42b4      	cmp	r4, r6
    1be6:	d801      	bhi.n	1bec <__aeabi_fdiv+0x170>
    1be8:	1b36      	subs	r6, r6, r4
    1bea:	4303      	orrs	r3, r0
    1bec:	3a01      	subs	r2, #1
    1bee:	2a00      	cmp	r2, #0
    1bf0:	dcf3      	bgt.n	1bda <__aeabi_fdiv+0x15e>
    1bf2:	1e74      	subs	r4, r6, #1
    1bf4:	41a6      	sbcs	r6, r4
    1bf6:	1c34      	adds	r4, r6, #0
    1bf8:	431c      	orrs	r4, r3
    1bfa:	9a03      	ldr	r2, [sp, #12]
    1bfc:	327f      	adds	r2, #127	; 0x7f
    1bfe:	2a00      	cmp	r2, #0
    1c00:	dd27      	ble.n	1c52 <__aeabi_fdiv+0x1d6>
    1c02:	0763      	lsls	r3, r4, #29
    1c04:	d004      	beq.n	1c10 <__aeabi_fdiv+0x194>
    1c06:	230f      	movs	r3, #15
    1c08:	4023      	ands	r3, r4
    1c0a:	2b04      	cmp	r3, #4
    1c0c:	d000      	beq.n	1c10 <__aeabi_fdiv+0x194>
    1c0e:	3404      	adds	r4, #4
    1c10:	0127      	lsls	r7, r4, #4
    1c12:	d503      	bpl.n	1c1c <__aeabi_fdiv+0x1a0>
    1c14:	4b2b      	ldr	r3, [pc, #172]	; (1cc4 <__aeabi_fdiv+0x248>)
    1c16:	9a03      	ldr	r2, [sp, #12]
    1c18:	401c      	ands	r4, r3
    1c1a:	3280      	adds	r2, #128	; 0x80
    1c1c:	2afe      	cmp	r2, #254	; 0xfe
    1c1e:	dd0b      	ble.n	1c38 <__aeabi_fdiv+0x1bc>
    1c20:	2301      	movs	r3, #1
    1c22:	4661      	mov	r1, ip
    1c24:	400b      	ands	r3, r1
    1c26:	22ff      	movs	r2, #255	; 0xff
    1c28:	2600      	movs	r6, #0
    1c2a:	e7ab      	b.n	1b84 <__aeabi_fdiv+0x108>
    1c2c:	4306      	orrs	r6, r0
    1c2e:	0276      	lsls	r6, r6, #9
    1c30:	0a76      	lsrs	r6, r6, #9
    1c32:	4643      	mov	r3, r8
    1c34:	22ff      	movs	r2, #255	; 0xff
    1c36:	e7a5      	b.n	1b84 <__aeabi_fdiv+0x108>
    1c38:	01a4      	lsls	r4, r4, #6
    1c3a:	2301      	movs	r3, #1
    1c3c:	4667      	mov	r7, ip
    1c3e:	0a66      	lsrs	r6, r4, #9
    1c40:	b2d2      	uxtb	r2, r2
    1c42:	403b      	ands	r3, r7
    1c44:	e79e      	b.n	1b84 <__aeabi_fdiv+0x108>
    1c46:	9f03      	ldr	r7, [sp, #12]
    1c48:	221b      	movs	r2, #27
    1c4a:	3f01      	subs	r7, #1
    1c4c:	9703      	str	r7, [sp, #12]
    1c4e:	2300      	movs	r3, #0
    1c50:	e7c2      	b.n	1bd8 <__aeabi_fdiv+0x15c>
    1c52:	237e      	movs	r3, #126	; 0x7e
    1c54:	9f03      	ldr	r7, [sp, #12]
    1c56:	425b      	negs	r3, r3
    1c58:	1bdb      	subs	r3, r3, r7
    1c5a:	2b1b      	cmp	r3, #27
    1c5c:	dd07      	ble.n	1c6e <__aeabi_fdiv+0x1f2>
    1c5e:	2301      	movs	r3, #1
    1c60:	4661      	mov	r1, ip
    1c62:	400b      	ands	r3, r1
    1c64:	2200      	movs	r2, #0
    1c66:	2600      	movs	r6, #0
    1c68:	e78c      	b.n	1b84 <__aeabi_fdiv+0x108>
    1c6a:	46d4      	mov	ip, sl
    1c6c:	e7c5      	b.n	1bfa <__aeabi_fdiv+0x17e>
    1c6e:	1c22      	adds	r2, r4, #0
    1c70:	40da      	lsrs	r2, r3
    1c72:	9b03      	ldr	r3, [sp, #12]
    1c74:	339e      	adds	r3, #158	; 0x9e
    1c76:	409c      	lsls	r4, r3
    1c78:	1c23      	adds	r3, r4, #0
    1c7a:	1e5c      	subs	r4, r3, #1
    1c7c:	41a3      	sbcs	r3, r4
    1c7e:	4313      	orrs	r3, r2
    1c80:	075a      	lsls	r2, r3, #29
    1c82:	d004      	beq.n	1c8e <__aeabi_fdiv+0x212>
    1c84:	220f      	movs	r2, #15
    1c86:	401a      	ands	r2, r3
    1c88:	2a04      	cmp	r2, #4
    1c8a:	d000      	beq.n	1c8e <__aeabi_fdiv+0x212>
    1c8c:	3304      	adds	r3, #4
    1c8e:	015f      	lsls	r7, r3, #5
    1c90:	d505      	bpl.n	1c9e <__aeabi_fdiv+0x222>
    1c92:	2301      	movs	r3, #1
    1c94:	4661      	mov	r1, ip
    1c96:	400b      	ands	r3, r1
    1c98:	2201      	movs	r2, #1
    1c9a:	2600      	movs	r6, #0
    1c9c:	e772      	b.n	1b84 <__aeabi_fdiv+0x108>
    1c9e:	019e      	lsls	r6, r3, #6
    1ca0:	4662      	mov	r2, ip
    1ca2:	2301      	movs	r3, #1
    1ca4:	4013      	ands	r3, r2
    1ca6:	0a76      	lsrs	r6, r6, #9
    1ca8:	2200      	movs	r2, #0
    1caa:	e76b      	b.n	1b84 <__aeabi_fdiv+0x108>
    1cac:	2680      	movs	r6, #128	; 0x80
    1cae:	03f6      	lsls	r6, r6, #15
    1cb0:	4326      	orrs	r6, r4
    1cb2:	0276      	lsls	r6, r6, #9
    1cb4:	0a76      	lsrs	r6, r6, #9
    1cb6:	4653      	mov	r3, sl
    1cb8:	22ff      	movs	r2, #255	; 0xff
    1cba:	e763      	b.n	1b84 <__aeabi_fdiv+0x108>
    1cbc:	00005184 	.word	0x00005184
    1cc0:	007fffff 	.word	0x007fffff
    1cc4:	f7ffffff 	.word	0xf7ffffff

00001cc8 <__aeabi_fmul>:
    1cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cca:	465f      	mov	r7, fp
    1ccc:	4656      	mov	r6, sl
    1cce:	464d      	mov	r5, r9
    1cd0:	4644      	mov	r4, r8
    1cd2:	b4f0      	push	{r4, r5, r6, r7}
    1cd4:	0244      	lsls	r4, r0, #9
    1cd6:	0046      	lsls	r6, r0, #1
    1cd8:	b083      	sub	sp, #12
    1cda:	1c0f      	adds	r7, r1, #0
    1cdc:	0a64      	lsrs	r4, r4, #9
    1cde:	0e36      	lsrs	r6, r6, #24
    1ce0:	0fc5      	lsrs	r5, r0, #31
    1ce2:	2e00      	cmp	r6, #0
    1ce4:	d041      	beq.n	1d6a <__aeabi_fmul+0xa2>
    1ce6:	2eff      	cmp	r6, #255	; 0xff
    1ce8:	d022      	beq.n	1d30 <__aeabi_fmul+0x68>
    1cea:	2380      	movs	r3, #128	; 0x80
    1cec:	041b      	lsls	r3, r3, #16
    1cee:	2000      	movs	r0, #0
    1cf0:	431c      	orrs	r4, r3
    1cf2:	00e4      	lsls	r4, r4, #3
    1cf4:	3e7f      	subs	r6, #127	; 0x7f
    1cf6:	4682      	mov	sl, r0
    1cf8:	4680      	mov	r8, r0
    1cfa:	1c39      	adds	r1, r7, #0
    1cfc:	004b      	lsls	r3, r1, #1
    1cfe:	027f      	lsls	r7, r7, #9
    1d00:	0fc9      	lsrs	r1, r1, #31
    1d02:	0a7f      	lsrs	r7, r7, #9
    1d04:	0e1b      	lsrs	r3, r3, #24
    1d06:	468b      	mov	fp, r1
    1d08:	d03b      	beq.n	1d82 <__aeabi_fmul+0xba>
    1d0a:	2bff      	cmp	r3, #255	; 0xff
    1d0c:	d034      	beq.n	1d78 <__aeabi_fmul+0xb0>
    1d0e:	2280      	movs	r2, #128	; 0x80
    1d10:	0412      	lsls	r2, r2, #16
    1d12:	4317      	orrs	r7, r2
    1d14:	00ff      	lsls	r7, r7, #3
    1d16:	3b7f      	subs	r3, #127	; 0x7f
    1d18:	2100      	movs	r1, #0
    1d1a:	465a      	mov	r2, fp
    1d1c:	406a      	eors	r2, r5
    1d1e:	9201      	str	r2, [sp, #4]
    1d20:	4652      	mov	r2, sl
    1d22:	430a      	orrs	r2, r1
    1d24:	2a0f      	cmp	r2, #15
    1d26:	d862      	bhi.n	1dee <__aeabi_fmul+0x126>
    1d28:	487a      	ldr	r0, [pc, #488]	; (1f14 <__aeabi_fmul+0x24c>)
    1d2a:	0092      	lsls	r2, r2, #2
    1d2c:	5882      	ldr	r2, [r0, r2]
    1d2e:	4697      	mov	pc, r2
    1d30:	2c00      	cmp	r4, #0
    1d32:	d13f      	bne.n	1db4 <__aeabi_fmul+0xec>
    1d34:	2208      	movs	r2, #8
    1d36:	2302      	movs	r3, #2
    1d38:	4692      	mov	sl, r2
    1d3a:	4698      	mov	r8, r3
    1d3c:	e7dd      	b.n	1cfa <__aeabi_fmul+0x32>
    1d3e:	9501      	str	r5, [sp, #4]
    1d40:	4640      	mov	r0, r8
    1d42:	2802      	cmp	r0, #2
    1d44:	d12a      	bne.n	1d9c <__aeabi_fmul+0xd4>
    1d46:	9a01      	ldr	r2, [sp, #4]
    1d48:	2501      	movs	r5, #1
    1d4a:	4015      	ands	r5, r2
    1d4c:	23ff      	movs	r3, #255	; 0xff
    1d4e:	2400      	movs	r4, #0
    1d50:	0264      	lsls	r4, r4, #9
    1d52:	05db      	lsls	r3, r3, #23
    1d54:	0a60      	lsrs	r0, r4, #9
    1d56:	07ed      	lsls	r5, r5, #31
    1d58:	4318      	orrs	r0, r3
    1d5a:	4328      	orrs	r0, r5
    1d5c:	b003      	add	sp, #12
    1d5e:	bc3c      	pop	{r2, r3, r4, r5}
    1d60:	4690      	mov	r8, r2
    1d62:	4699      	mov	r9, r3
    1d64:	46a2      	mov	sl, r4
    1d66:	46ab      	mov	fp, r5
    1d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d6a:	2c00      	cmp	r4, #0
    1d6c:	d127      	bne.n	1dbe <__aeabi_fmul+0xf6>
    1d6e:	2004      	movs	r0, #4
    1d70:	2201      	movs	r2, #1
    1d72:	4682      	mov	sl, r0
    1d74:	4690      	mov	r8, r2
    1d76:	e7c0      	b.n	1cfa <__aeabi_fmul+0x32>
    1d78:	1c39      	adds	r1, r7, #0
    1d7a:	1e4a      	subs	r2, r1, #1
    1d7c:	4191      	sbcs	r1, r2
    1d7e:	3102      	adds	r1, #2
    1d80:	e7cb      	b.n	1d1a <__aeabi_fmul+0x52>
    1d82:	2101      	movs	r1, #1
    1d84:	2f00      	cmp	r7, #0
    1d86:	d0c8      	beq.n	1d1a <__aeabi_fmul+0x52>
    1d88:	1c38      	adds	r0, r7, #0
    1d8a:	f000 fae9 	bl	2360 <__clzsi2>
    1d8e:	1f43      	subs	r3, r0, #5
    1d90:	409f      	lsls	r7, r3
    1d92:	2376      	movs	r3, #118	; 0x76
    1d94:	425b      	negs	r3, r3
    1d96:	1a1b      	subs	r3, r3, r0
    1d98:	2100      	movs	r1, #0
    1d9a:	e7be      	b.n	1d1a <__aeabi_fmul+0x52>
    1d9c:	2803      	cmp	r0, #3
    1d9e:	d100      	bne.n	1da2 <__aeabi_fmul+0xda>
    1da0:	e0ad      	b.n	1efe <__aeabi_fmul+0x236>
    1da2:	2801      	cmp	r0, #1
    1da4:	d14e      	bne.n	1e44 <__aeabi_fmul+0x17c>
    1da6:	9801      	ldr	r0, [sp, #4]
    1da8:	4642      	mov	r2, r8
    1daa:	4010      	ands	r0, r2
    1dac:	b2c5      	uxtb	r5, r0
    1dae:	2300      	movs	r3, #0
    1db0:	2400      	movs	r4, #0
    1db2:	e7cd      	b.n	1d50 <__aeabi_fmul+0x88>
    1db4:	230c      	movs	r3, #12
    1db6:	2003      	movs	r0, #3
    1db8:	469a      	mov	sl, r3
    1dba:	4680      	mov	r8, r0
    1dbc:	e79d      	b.n	1cfa <__aeabi_fmul+0x32>
    1dbe:	1c20      	adds	r0, r4, #0
    1dc0:	f000 face 	bl	2360 <__clzsi2>
    1dc4:	2676      	movs	r6, #118	; 0x76
    1dc6:	1f43      	subs	r3, r0, #5
    1dc8:	409c      	lsls	r4, r3
    1dca:	4276      	negs	r6, r6
    1dcc:	2300      	movs	r3, #0
    1dce:	1a36      	subs	r6, r6, r0
    1dd0:	469a      	mov	sl, r3
    1dd2:	4698      	mov	r8, r3
    1dd4:	e791      	b.n	1cfa <__aeabi_fmul+0x32>
    1dd6:	2500      	movs	r5, #0
    1dd8:	4c4f      	ldr	r4, [pc, #316]	; (1f18 <__aeabi_fmul+0x250>)
    1dda:	23ff      	movs	r3, #255	; 0xff
    1ddc:	e7b8      	b.n	1d50 <__aeabi_fmul+0x88>
    1dde:	465b      	mov	r3, fp
    1de0:	1c3c      	adds	r4, r7, #0
    1de2:	9301      	str	r3, [sp, #4]
    1de4:	4688      	mov	r8, r1
    1de6:	e7ab      	b.n	1d40 <__aeabi_fmul+0x78>
    1de8:	1c3c      	adds	r4, r7, #0
    1dea:	4688      	mov	r8, r1
    1dec:	e7a8      	b.n	1d40 <__aeabi_fmul+0x78>
    1dee:	0c25      	lsrs	r5, r4, #16
    1df0:	0424      	lsls	r4, r4, #16
    1df2:	0c3a      	lsrs	r2, r7, #16
    1df4:	0c24      	lsrs	r4, r4, #16
    1df6:	043f      	lsls	r7, r7, #16
    1df8:	18f6      	adds	r6, r6, r3
    1dfa:	0c3f      	lsrs	r7, r7, #16
    1dfc:	1c21      	adds	r1, r4, #0
    1dfe:	1c23      	adds	r3, r4, #0
    1e00:	4379      	muls	r1, r7
    1e02:	4353      	muls	r3, r2
    1e04:	436f      	muls	r7, r5
    1e06:	4355      	muls	r5, r2
    1e08:	18fb      	adds	r3, r7, r3
    1e0a:	0c0a      	lsrs	r2, r1, #16
    1e0c:	189b      	adds	r3, r3, r2
    1e0e:	46b1      	mov	r9, r6
    1e10:	429f      	cmp	r7, r3
    1e12:	d902      	bls.n	1e1a <__aeabi_fmul+0x152>
    1e14:	2280      	movs	r2, #128	; 0x80
    1e16:	0252      	lsls	r2, r2, #9
    1e18:	18ad      	adds	r5, r5, r2
    1e1a:	0409      	lsls	r1, r1, #16
    1e1c:	041a      	lsls	r2, r3, #16
    1e1e:	0c09      	lsrs	r1, r1, #16
    1e20:	1852      	adds	r2, r2, r1
    1e22:	0194      	lsls	r4, r2, #6
    1e24:	0c1b      	lsrs	r3, r3, #16
    1e26:	1e61      	subs	r1, r4, #1
    1e28:	418c      	sbcs	r4, r1
    1e2a:	0e92      	lsrs	r2, r2, #26
    1e2c:	18ed      	adds	r5, r5, r3
    1e2e:	4314      	orrs	r4, r2
    1e30:	01ad      	lsls	r5, r5, #6
    1e32:	432c      	orrs	r4, r5
    1e34:	0123      	lsls	r3, r4, #4
    1e36:	d505      	bpl.n	1e44 <__aeabi_fmul+0x17c>
    1e38:	2201      	movs	r2, #1
    1e3a:	0863      	lsrs	r3, r4, #1
    1e3c:	2001      	movs	r0, #1
    1e3e:	4014      	ands	r4, r2
    1e40:	4481      	add	r9, r0
    1e42:	431c      	orrs	r4, r3
    1e44:	464b      	mov	r3, r9
    1e46:	337f      	adds	r3, #127	; 0x7f
    1e48:	2b00      	cmp	r3, #0
    1e4a:	dd2d      	ble.n	1ea8 <__aeabi_fmul+0x1e0>
    1e4c:	0760      	lsls	r0, r4, #29
    1e4e:	d004      	beq.n	1e5a <__aeabi_fmul+0x192>
    1e50:	220f      	movs	r2, #15
    1e52:	4022      	ands	r2, r4
    1e54:	2a04      	cmp	r2, #4
    1e56:	d000      	beq.n	1e5a <__aeabi_fmul+0x192>
    1e58:	3404      	adds	r4, #4
    1e5a:	0122      	lsls	r2, r4, #4
    1e5c:	d503      	bpl.n	1e66 <__aeabi_fmul+0x19e>
    1e5e:	4b2f      	ldr	r3, [pc, #188]	; (1f1c <__aeabi_fmul+0x254>)
    1e60:	401c      	ands	r4, r3
    1e62:	464b      	mov	r3, r9
    1e64:	3380      	adds	r3, #128	; 0x80
    1e66:	2bfe      	cmp	r3, #254	; 0xfe
    1e68:	dd17      	ble.n	1e9a <__aeabi_fmul+0x1d2>
    1e6a:	9b01      	ldr	r3, [sp, #4]
    1e6c:	2501      	movs	r5, #1
    1e6e:	401d      	ands	r5, r3
    1e70:	2400      	movs	r4, #0
    1e72:	23ff      	movs	r3, #255	; 0xff
    1e74:	e76c      	b.n	1d50 <__aeabi_fmul+0x88>
    1e76:	2080      	movs	r0, #128	; 0x80
    1e78:	03c0      	lsls	r0, r0, #15
    1e7a:	4204      	tst	r4, r0
    1e7c:	d008      	beq.n	1e90 <__aeabi_fmul+0x1c8>
    1e7e:	4207      	tst	r7, r0
    1e80:	d106      	bne.n	1e90 <__aeabi_fmul+0x1c8>
    1e82:	1c04      	adds	r4, r0, #0
    1e84:	433c      	orrs	r4, r7
    1e86:	0264      	lsls	r4, r4, #9
    1e88:	0a64      	lsrs	r4, r4, #9
    1e8a:	465d      	mov	r5, fp
    1e8c:	23ff      	movs	r3, #255	; 0xff
    1e8e:	e75f      	b.n	1d50 <__aeabi_fmul+0x88>
    1e90:	4304      	orrs	r4, r0
    1e92:	0264      	lsls	r4, r4, #9
    1e94:	0a64      	lsrs	r4, r4, #9
    1e96:	23ff      	movs	r3, #255	; 0xff
    1e98:	e75a      	b.n	1d50 <__aeabi_fmul+0x88>
    1e9a:	9801      	ldr	r0, [sp, #4]
    1e9c:	01a4      	lsls	r4, r4, #6
    1e9e:	2501      	movs	r5, #1
    1ea0:	0a64      	lsrs	r4, r4, #9
    1ea2:	b2db      	uxtb	r3, r3
    1ea4:	4005      	ands	r5, r0
    1ea6:	e753      	b.n	1d50 <__aeabi_fmul+0x88>
    1ea8:	237e      	movs	r3, #126	; 0x7e
    1eaa:	425b      	negs	r3, r3
    1eac:	464a      	mov	r2, r9
    1eae:	1a9b      	subs	r3, r3, r2
    1eb0:	2b1b      	cmp	r3, #27
    1eb2:	dd05      	ble.n	1ec0 <__aeabi_fmul+0x1f8>
    1eb4:	9b01      	ldr	r3, [sp, #4]
    1eb6:	2501      	movs	r5, #1
    1eb8:	401d      	ands	r5, r3
    1eba:	2400      	movs	r4, #0
    1ebc:	2300      	movs	r3, #0
    1ebe:	e747      	b.n	1d50 <__aeabi_fmul+0x88>
    1ec0:	1c22      	adds	r2, r4, #0
    1ec2:	40da      	lsrs	r2, r3
    1ec4:	464b      	mov	r3, r9
    1ec6:	339e      	adds	r3, #158	; 0x9e
    1ec8:	409c      	lsls	r4, r3
    1eca:	1c23      	adds	r3, r4, #0
    1ecc:	1e5c      	subs	r4, r3, #1
    1ece:	41a3      	sbcs	r3, r4
    1ed0:	4313      	orrs	r3, r2
    1ed2:	0758      	lsls	r0, r3, #29
    1ed4:	d004      	beq.n	1ee0 <__aeabi_fmul+0x218>
    1ed6:	220f      	movs	r2, #15
    1ed8:	401a      	ands	r2, r3
    1eda:	2a04      	cmp	r2, #4
    1edc:	d000      	beq.n	1ee0 <__aeabi_fmul+0x218>
    1ede:	3304      	adds	r3, #4
    1ee0:	015a      	lsls	r2, r3, #5
    1ee2:	d505      	bpl.n	1ef0 <__aeabi_fmul+0x228>
    1ee4:	9b01      	ldr	r3, [sp, #4]
    1ee6:	2501      	movs	r5, #1
    1ee8:	401d      	ands	r5, r3
    1eea:	2400      	movs	r4, #0
    1eec:	2301      	movs	r3, #1
    1eee:	e72f      	b.n	1d50 <__aeabi_fmul+0x88>
    1ef0:	9801      	ldr	r0, [sp, #4]
    1ef2:	019c      	lsls	r4, r3, #6
    1ef4:	2501      	movs	r5, #1
    1ef6:	0a64      	lsrs	r4, r4, #9
    1ef8:	4005      	ands	r5, r0
    1efa:	2300      	movs	r3, #0
    1efc:	e728      	b.n	1d50 <__aeabi_fmul+0x88>
    1efe:	2780      	movs	r7, #128	; 0x80
    1f00:	03ff      	lsls	r7, r7, #15
    1f02:	9b01      	ldr	r3, [sp, #4]
    1f04:	433c      	orrs	r4, r7
    1f06:	0264      	lsls	r4, r4, #9
    1f08:	2501      	movs	r5, #1
    1f0a:	401d      	ands	r5, r3
    1f0c:	0a64      	lsrs	r4, r4, #9
    1f0e:	23ff      	movs	r3, #255	; 0xff
    1f10:	e71e      	b.n	1d50 <__aeabi_fmul+0x88>
    1f12:	46c0      	nop			; (mov r8, r8)
    1f14:	000051c4 	.word	0x000051c4
    1f18:	007fffff 	.word	0x007fffff
    1f1c:	f7ffffff 	.word	0xf7ffffff

00001f20 <__aeabi_fsub>:
    1f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f22:	0fc2      	lsrs	r2, r0, #31
    1f24:	0243      	lsls	r3, r0, #9
    1f26:	0044      	lsls	r4, r0, #1
    1f28:	024d      	lsls	r5, r1, #9
    1f2a:	0048      	lsls	r0, r1, #1
    1f2c:	0e24      	lsrs	r4, r4, #24
    1f2e:	1c16      	adds	r6, r2, #0
    1f30:	099b      	lsrs	r3, r3, #6
    1f32:	0e00      	lsrs	r0, r0, #24
    1f34:	0fc9      	lsrs	r1, r1, #31
    1f36:	09ad      	lsrs	r5, r5, #6
    1f38:	28ff      	cmp	r0, #255	; 0xff
    1f3a:	d100      	bne.n	1f3e <__aeabi_fsub+0x1e>
    1f3c:	e083      	b.n	2046 <__aeabi_fsub+0x126>
    1f3e:	2701      	movs	r7, #1
    1f40:	4079      	eors	r1, r7
    1f42:	428a      	cmp	r2, r1
    1f44:	d05c      	beq.n	2000 <__aeabi_fsub+0xe0>
    1f46:	1a22      	subs	r2, r4, r0
    1f48:	2a00      	cmp	r2, #0
    1f4a:	dc00      	bgt.n	1f4e <__aeabi_fsub+0x2e>
    1f4c:	e08e      	b.n	206c <__aeabi_fsub+0x14c>
    1f4e:	2800      	cmp	r0, #0
    1f50:	d11e      	bne.n	1f90 <__aeabi_fsub+0x70>
    1f52:	2d00      	cmp	r5, #0
    1f54:	d000      	beq.n	1f58 <__aeabi_fsub+0x38>
    1f56:	e07a      	b.n	204e <__aeabi_fsub+0x12e>
    1f58:	0758      	lsls	r0, r3, #29
    1f5a:	d004      	beq.n	1f66 <__aeabi_fsub+0x46>
    1f5c:	220f      	movs	r2, #15
    1f5e:	401a      	ands	r2, r3
    1f60:	2a04      	cmp	r2, #4
    1f62:	d000      	beq.n	1f66 <__aeabi_fsub+0x46>
    1f64:	3304      	adds	r3, #4
    1f66:	2180      	movs	r1, #128	; 0x80
    1f68:	04c9      	lsls	r1, r1, #19
    1f6a:	2201      	movs	r2, #1
    1f6c:	4019      	ands	r1, r3
    1f6e:	4032      	ands	r2, r6
    1f70:	2900      	cmp	r1, #0
    1f72:	d03a      	beq.n	1fea <__aeabi_fsub+0xca>
    1f74:	3401      	adds	r4, #1
    1f76:	2cff      	cmp	r4, #255	; 0xff
    1f78:	d100      	bne.n	1f7c <__aeabi_fsub+0x5c>
    1f7a:	e083      	b.n	2084 <__aeabi_fsub+0x164>
    1f7c:	019b      	lsls	r3, r3, #6
    1f7e:	0a5b      	lsrs	r3, r3, #9
    1f80:	025b      	lsls	r3, r3, #9
    1f82:	b2e4      	uxtb	r4, r4
    1f84:	05e4      	lsls	r4, r4, #23
    1f86:	0a58      	lsrs	r0, r3, #9
    1f88:	07d2      	lsls	r2, r2, #31
    1f8a:	4320      	orrs	r0, r4
    1f8c:	4310      	orrs	r0, r2
    1f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f90:	2cff      	cmp	r4, #255	; 0xff
    1f92:	d0e1      	beq.n	1f58 <__aeabi_fsub+0x38>
    1f94:	2180      	movs	r1, #128	; 0x80
    1f96:	04c9      	lsls	r1, r1, #19
    1f98:	430d      	orrs	r5, r1
    1f9a:	2a1b      	cmp	r2, #27
    1f9c:	dd00      	ble.n	1fa0 <__aeabi_fsub+0x80>
    1f9e:	e12f      	b.n	2200 <__aeabi_fsub+0x2e0>
    1fa0:	1c29      	adds	r1, r5, #0
    1fa2:	2020      	movs	r0, #32
    1fa4:	40d1      	lsrs	r1, r2
    1fa6:	1a82      	subs	r2, r0, r2
    1fa8:	4095      	lsls	r5, r2
    1faa:	1e6a      	subs	r2, r5, #1
    1fac:	4195      	sbcs	r5, r2
    1fae:	430d      	orrs	r5, r1
    1fb0:	1b5b      	subs	r3, r3, r5
    1fb2:	0158      	lsls	r0, r3, #5
    1fb4:	d5d0      	bpl.n	1f58 <__aeabi_fsub+0x38>
    1fb6:	019b      	lsls	r3, r3, #6
    1fb8:	099f      	lsrs	r7, r3, #6
    1fba:	1c38      	adds	r0, r7, #0
    1fbc:	f000 f9d0 	bl	2360 <__clzsi2>
    1fc0:	1f42      	subs	r2, r0, #5
    1fc2:	4097      	lsls	r7, r2
    1fc4:	4294      	cmp	r4, r2
    1fc6:	dc5f      	bgt.n	2088 <__aeabi_fsub+0x168>
    1fc8:	1b14      	subs	r4, r2, r4
    1fca:	231f      	movs	r3, #31
    1fcc:	1b1b      	subs	r3, r3, r4
    1fce:	1c3a      	adds	r2, r7, #0
    1fd0:	409f      	lsls	r7, r3
    1fd2:	1c61      	adds	r1, r4, #1
    1fd4:	1c3b      	adds	r3, r7, #0
    1fd6:	40ca      	lsrs	r2, r1
    1fd8:	1e5f      	subs	r7, r3, #1
    1fda:	41bb      	sbcs	r3, r7
    1fdc:	4313      	orrs	r3, r2
    1fde:	2400      	movs	r4, #0
    1fe0:	e7ba      	b.n	1f58 <__aeabi_fsub+0x38>
    1fe2:	1e13      	subs	r3, r2, #0
    1fe4:	d1b8      	bne.n	1f58 <__aeabi_fsub+0x38>
    1fe6:	2300      	movs	r3, #0
    1fe8:	2200      	movs	r2, #0
    1fea:	08db      	lsrs	r3, r3, #3
    1fec:	2cff      	cmp	r4, #255	; 0xff
    1fee:	d104      	bne.n	1ffa <__aeabi_fsub+0xda>
    1ff0:	2b00      	cmp	r3, #0
    1ff2:	d047      	beq.n	2084 <__aeabi_fsub+0x164>
    1ff4:	2080      	movs	r0, #128	; 0x80
    1ff6:	03c0      	lsls	r0, r0, #15
    1ff8:	4303      	orrs	r3, r0
    1ffa:	025b      	lsls	r3, r3, #9
    1ffc:	0a5b      	lsrs	r3, r3, #9
    1ffe:	e7bf      	b.n	1f80 <__aeabi_fsub+0x60>
    2000:	1a21      	subs	r1, r4, r0
    2002:	2900      	cmp	r1, #0
    2004:	dd44      	ble.n	2090 <__aeabi_fsub+0x170>
    2006:	2800      	cmp	r0, #0
    2008:	d027      	beq.n	205a <__aeabi_fsub+0x13a>
    200a:	2cff      	cmp	r4, #255	; 0xff
    200c:	d0a4      	beq.n	1f58 <__aeabi_fsub+0x38>
    200e:	2080      	movs	r0, #128	; 0x80
    2010:	04c0      	lsls	r0, r0, #19
    2012:	4305      	orrs	r5, r0
    2014:	291b      	cmp	r1, #27
    2016:	dd00      	ble.n	201a <__aeabi_fsub+0xfa>
    2018:	e0f0      	b.n	21fc <__aeabi_fsub+0x2dc>
    201a:	1c28      	adds	r0, r5, #0
    201c:	2720      	movs	r7, #32
    201e:	40c8      	lsrs	r0, r1
    2020:	1a79      	subs	r1, r7, r1
    2022:	408d      	lsls	r5, r1
    2024:	1e69      	subs	r1, r5, #1
    2026:	418d      	sbcs	r5, r1
    2028:	4305      	orrs	r5, r0
    202a:	195b      	adds	r3, r3, r5
    202c:	0159      	lsls	r1, r3, #5
    202e:	d400      	bmi.n	2032 <__aeabi_fsub+0x112>
    2030:	e792      	b.n	1f58 <__aeabi_fsub+0x38>
    2032:	3401      	adds	r4, #1
    2034:	2cff      	cmp	r4, #255	; 0xff
    2036:	d059      	beq.n	20ec <__aeabi_fsub+0x1cc>
    2038:	4972      	ldr	r1, [pc, #456]	; (2204 <__aeabi_fsub+0x2e4>)
    203a:	2201      	movs	r2, #1
    203c:	401a      	ands	r2, r3
    203e:	400b      	ands	r3, r1
    2040:	085b      	lsrs	r3, r3, #1
    2042:	4313      	orrs	r3, r2
    2044:	e788      	b.n	1f58 <__aeabi_fsub+0x38>
    2046:	2d00      	cmp	r5, #0
    2048:	d000      	beq.n	204c <__aeabi_fsub+0x12c>
    204a:	e77a      	b.n	1f42 <__aeabi_fsub+0x22>
    204c:	e777      	b.n	1f3e <__aeabi_fsub+0x1e>
    204e:	3a01      	subs	r2, #1
    2050:	2a00      	cmp	r2, #0
    2052:	d0ad      	beq.n	1fb0 <__aeabi_fsub+0x90>
    2054:	2cff      	cmp	r4, #255	; 0xff
    2056:	d1a0      	bne.n	1f9a <__aeabi_fsub+0x7a>
    2058:	e77e      	b.n	1f58 <__aeabi_fsub+0x38>
    205a:	2d00      	cmp	r5, #0
    205c:	d100      	bne.n	2060 <__aeabi_fsub+0x140>
    205e:	e77b      	b.n	1f58 <__aeabi_fsub+0x38>
    2060:	3901      	subs	r1, #1
    2062:	2900      	cmp	r1, #0
    2064:	d0e1      	beq.n	202a <__aeabi_fsub+0x10a>
    2066:	2cff      	cmp	r4, #255	; 0xff
    2068:	d1d4      	bne.n	2014 <__aeabi_fsub+0xf4>
    206a:	e775      	b.n	1f58 <__aeabi_fsub+0x38>
    206c:	2a00      	cmp	r2, #0
    206e:	d11b      	bne.n	20a8 <__aeabi_fsub+0x188>
    2070:	1c62      	adds	r2, r4, #1
    2072:	b2d2      	uxtb	r2, r2
    2074:	2a01      	cmp	r2, #1
    2076:	dd4a      	ble.n	210e <__aeabi_fsub+0x1ee>
    2078:	1b5f      	subs	r7, r3, r5
    207a:	017a      	lsls	r2, r7, #5
    207c:	d523      	bpl.n	20c6 <__aeabi_fsub+0x1a6>
    207e:	1aef      	subs	r7, r5, r3
    2080:	1c0e      	adds	r6, r1, #0
    2082:	e79a      	b.n	1fba <__aeabi_fsub+0x9a>
    2084:	2300      	movs	r3, #0
    2086:	e77b      	b.n	1f80 <__aeabi_fsub+0x60>
    2088:	4b5e      	ldr	r3, [pc, #376]	; (2204 <__aeabi_fsub+0x2e4>)
    208a:	1aa4      	subs	r4, r4, r2
    208c:	403b      	ands	r3, r7
    208e:	e763      	b.n	1f58 <__aeabi_fsub+0x38>
    2090:	2900      	cmp	r1, #0
    2092:	d145      	bne.n	2120 <__aeabi_fsub+0x200>
    2094:	1c61      	adds	r1, r4, #1
    2096:	b2c8      	uxtb	r0, r1
    2098:	2801      	cmp	r0, #1
    209a:	dd29      	ble.n	20f0 <__aeabi_fsub+0x1d0>
    209c:	29ff      	cmp	r1, #255	; 0xff
    209e:	d024      	beq.n	20ea <__aeabi_fsub+0x1ca>
    20a0:	18eb      	adds	r3, r5, r3
    20a2:	085b      	lsrs	r3, r3, #1
    20a4:	1c0c      	adds	r4, r1, #0
    20a6:	e757      	b.n	1f58 <__aeabi_fsub+0x38>
    20a8:	2c00      	cmp	r4, #0
    20aa:	d013      	beq.n	20d4 <__aeabi_fsub+0x1b4>
    20ac:	28ff      	cmp	r0, #255	; 0xff
    20ae:	d018      	beq.n	20e2 <__aeabi_fsub+0x1c2>
    20b0:	2480      	movs	r4, #128	; 0x80
    20b2:	04e4      	lsls	r4, r4, #19
    20b4:	4252      	negs	r2, r2
    20b6:	4323      	orrs	r3, r4
    20b8:	2a1b      	cmp	r2, #27
    20ba:	dd4c      	ble.n	2156 <__aeabi_fsub+0x236>
    20bc:	2301      	movs	r3, #1
    20be:	1aeb      	subs	r3, r5, r3
    20c0:	1c04      	adds	r4, r0, #0
    20c2:	1c0e      	adds	r6, r1, #0
    20c4:	e775      	b.n	1fb2 <__aeabi_fsub+0x92>
    20c6:	2f00      	cmp	r7, #0
    20c8:	d000      	beq.n	20cc <__aeabi_fsub+0x1ac>
    20ca:	e776      	b.n	1fba <__aeabi_fsub+0x9a>
    20cc:	2300      	movs	r3, #0
    20ce:	2200      	movs	r2, #0
    20d0:	2400      	movs	r4, #0
    20d2:	e78a      	b.n	1fea <__aeabi_fsub+0xca>
    20d4:	2b00      	cmp	r3, #0
    20d6:	d03a      	beq.n	214e <__aeabi_fsub+0x22e>
    20d8:	43d2      	mvns	r2, r2
    20da:	2a00      	cmp	r2, #0
    20dc:	d0ef      	beq.n	20be <__aeabi_fsub+0x19e>
    20de:	28ff      	cmp	r0, #255	; 0xff
    20e0:	d1ea      	bne.n	20b8 <__aeabi_fsub+0x198>
    20e2:	1c2b      	adds	r3, r5, #0
    20e4:	24ff      	movs	r4, #255	; 0xff
    20e6:	1c0e      	adds	r6, r1, #0
    20e8:	e736      	b.n	1f58 <__aeabi_fsub+0x38>
    20ea:	24ff      	movs	r4, #255	; 0xff
    20ec:	2300      	movs	r3, #0
    20ee:	e77c      	b.n	1fea <__aeabi_fsub+0xca>
    20f0:	2c00      	cmp	r4, #0
    20f2:	d15b      	bne.n	21ac <__aeabi_fsub+0x28c>
    20f4:	2b00      	cmp	r3, #0
    20f6:	d07f      	beq.n	21f8 <__aeabi_fsub+0x2d8>
    20f8:	2d00      	cmp	r5, #0
    20fa:	d100      	bne.n	20fe <__aeabi_fsub+0x1de>
    20fc:	e72c      	b.n	1f58 <__aeabi_fsub+0x38>
    20fe:	195b      	adds	r3, r3, r5
    2100:	0158      	lsls	r0, r3, #5
    2102:	d400      	bmi.n	2106 <__aeabi_fsub+0x1e6>
    2104:	e728      	b.n	1f58 <__aeabi_fsub+0x38>
    2106:	4a3f      	ldr	r2, [pc, #252]	; (2204 <__aeabi_fsub+0x2e4>)
    2108:	2401      	movs	r4, #1
    210a:	4013      	ands	r3, r2
    210c:	e724      	b.n	1f58 <__aeabi_fsub+0x38>
    210e:	2c00      	cmp	r4, #0
    2110:	d115      	bne.n	213e <__aeabi_fsub+0x21e>
    2112:	2b00      	cmp	r3, #0
    2114:	d140      	bne.n	2198 <__aeabi_fsub+0x278>
    2116:	2d00      	cmp	r5, #0
    2118:	d062      	beq.n	21e0 <__aeabi_fsub+0x2c0>
    211a:	1c2b      	adds	r3, r5, #0
    211c:	1c0e      	adds	r6, r1, #0
    211e:	e71b      	b.n	1f58 <__aeabi_fsub+0x38>
    2120:	2c00      	cmp	r4, #0
    2122:	d121      	bne.n	2168 <__aeabi_fsub+0x248>
    2124:	2b00      	cmp	r3, #0
    2126:	d054      	beq.n	21d2 <__aeabi_fsub+0x2b2>
    2128:	43c9      	mvns	r1, r1
    212a:	2900      	cmp	r1, #0
    212c:	d004      	beq.n	2138 <__aeabi_fsub+0x218>
    212e:	28ff      	cmp	r0, #255	; 0xff
    2130:	d04c      	beq.n	21cc <__aeabi_fsub+0x2ac>
    2132:	291b      	cmp	r1, #27
    2134:	dd57      	ble.n	21e6 <__aeabi_fsub+0x2c6>
    2136:	2301      	movs	r3, #1
    2138:	195b      	adds	r3, r3, r5
    213a:	1c04      	adds	r4, r0, #0
    213c:	e776      	b.n	202c <__aeabi_fsub+0x10c>
    213e:	2b00      	cmp	r3, #0
    2140:	d119      	bne.n	2176 <__aeabi_fsub+0x256>
    2142:	2d00      	cmp	r5, #0
    2144:	d048      	beq.n	21d8 <__aeabi_fsub+0x2b8>
    2146:	1c2b      	adds	r3, r5, #0
    2148:	1c0e      	adds	r6, r1, #0
    214a:	24ff      	movs	r4, #255	; 0xff
    214c:	e704      	b.n	1f58 <__aeabi_fsub+0x38>
    214e:	1c2b      	adds	r3, r5, #0
    2150:	1c04      	adds	r4, r0, #0
    2152:	1c0e      	adds	r6, r1, #0
    2154:	e700      	b.n	1f58 <__aeabi_fsub+0x38>
    2156:	1c1c      	adds	r4, r3, #0
    2158:	2620      	movs	r6, #32
    215a:	40d4      	lsrs	r4, r2
    215c:	1ab2      	subs	r2, r6, r2
    215e:	4093      	lsls	r3, r2
    2160:	1e5a      	subs	r2, r3, #1
    2162:	4193      	sbcs	r3, r2
    2164:	4323      	orrs	r3, r4
    2166:	e7aa      	b.n	20be <__aeabi_fsub+0x19e>
    2168:	28ff      	cmp	r0, #255	; 0xff
    216a:	d02f      	beq.n	21cc <__aeabi_fsub+0x2ac>
    216c:	2480      	movs	r4, #128	; 0x80
    216e:	04e4      	lsls	r4, r4, #19
    2170:	4249      	negs	r1, r1
    2172:	4323      	orrs	r3, r4
    2174:	e7dd      	b.n	2132 <__aeabi_fsub+0x212>
    2176:	24ff      	movs	r4, #255	; 0xff
    2178:	2d00      	cmp	r5, #0
    217a:	d100      	bne.n	217e <__aeabi_fsub+0x25e>
    217c:	e6ec      	b.n	1f58 <__aeabi_fsub+0x38>
    217e:	2280      	movs	r2, #128	; 0x80
    2180:	08db      	lsrs	r3, r3, #3
    2182:	03d2      	lsls	r2, r2, #15
    2184:	4213      	tst	r3, r2
    2186:	d004      	beq.n	2192 <__aeabi_fsub+0x272>
    2188:	08ed      	lsrs	r5, r5, #3
    218a:	4215      	tst	r5, r2
    218c:	d101      	bne.n	2192 <__aeabi_fsub+0x272>
    218e:	1c2b      	adds	r3, r5, #0
    2190:	1c0e      	adds	r6, r1, #0
    2192:	00db      	lsls	r3, r3, #3
    2194:	24ff      	movs	r4, #255	; 0xff
    2196:	e6df      	b.n	1f58 <__aeabi_fsub+0x38>
    2198:	2d00      	cmp	r5, #0
    219a:	d100      	bne.n	219e <__aeabi_fsub+0x27e>
    219c:	e6dc      	b.n	1f58 <__aeabi_fsub+0x38>
    219e:	1b5a      	subs	r2, r3, r5
    21a0:	0150      	lsls	r0, r2, #5
    21a2:	d400      	bmi.n	21a6 <__aeabi_fsub+0x286>
    21a4:	e71d      	b.n	1fe2 <__aeabi_fsub+0xc2>
    21a6:	1aeb      	subs	r3, r5, r3
    21a8:	1c0e      	adds	r6, r1, #0
    21aa:	e6d5      	b.n	1f58 <__aeabi_fsub+0x38>
    21ac:	2b00      	cmp	r3, #0
    21ae:	d00d      	beq.n	21cc <__aeabi_fsub+0x2ac>
    21b0:	24ff      	movs	r4, #255	; 0xff
    21b2:	2d00      	cmp	r5, #0
    21b4:	d100      	bne.n	21b8 <__aeabi_fsub+0x298>
    21b6:	e6cf      	b.n	1f58 <__aeabi_fsub+0x38>
    21b8:	2280      	movs	r2, #128	; 0x80
    21ba:	08db      	lsrs	r3, r3, #3
    21bc:	03d2      	lsls	r2, r2, #15
    21be:	4213      	tst	r3, r2
    21c0:	d0e7      	beq.n	2192 <__aeabi_fsub+0x272>
    21c2:	08ed      	lsrs	r5, r5, #3
    21c4:	4215      	tst	r5, r2
    21c6:	d1e4      	bne.n	2192 <__aeabi_fsub+0x272>
    21c8:	1c2b      	adds	r3, r5, #0
    21ca:	e7e2      	b.n	2192 <__aeabi_fsub+0x272>
    21cc:	1c2b      	adds	r3, r5, #0
    21ce:	24ff      	movs	r4, #255	; 0xff
    21d0:	e6c2      	b.n	1f58 <__aeabi_fsub+0x38>
    21d2:	1c2b      	adds	r3, r5, #0
    21d4:	1c04      	adds	r4, r0, #0
    21d6:	e6bf      	b.n	1f58 <__aeabi_fsub+0x38>
    21d8:	2200      	movs	r2, #0
    21da:	4b0b      	ldr	r3, [pc, #44]	; (2208 <__aeabi_fsub+0x2e8>)
    21dc:	24ff      	movs	r4, #255	; 0xff
    21de:	e704      	b.n	1fea <__aeabi_fsub+0xca>
    21e0:	1c23      	adds	r3, r4, #0
    21e2:	2200      	movs	r2, #0
    21e4:	e701      	b.n	1fea <__aeabi_fsub+0xca>
    21e6:	1c1c      	adds	r4, r3, #0
    21e8:	2720      	movs	r7, #32
    21ea:	40cc      	lsrs	r4, r1
    21ec:	1a79      	subs	r1, r7, r1
    21ee:	408b      	lsls	r3, r1
    21f0:	1e59      	subs	r1, r3, #1
    21f2:	418b      	sbcs	r3, r1
    21f4:	4323      	orrs	r3, r4
    21f6:	e79f      	b.n	2138 <__aeabi_fsub+0x218>
    21f8:	1c2b      	adds	r3, r5, #0
    21fa:	e6ad      	b.n	1f58 <__aeabi_fsub+0x38>
    21fc:	2501      	movs	r5, #1
    21fe:	e714      	b.n	202a <__aeabi_fsub+0x10a>
    2200:	2501      	movs	r5, #1
    2202:	e6d5      	b.n	1fb0 <__aeabi_fsub+0x90>
    2204:	fbffffff 	.word	0xfbffffff
    2208:	03fffff8 	.word	0x03fffff8

0000220c <__aeabi_f2iz>:
    220c:	0243      	lsls	r3, r0, #9
    220e:	0a59      	lsrs	r1, r3, #9
    2210:	0043      	lsls	r3, r0, #1
    2212:	0fc2      	lsrs	r2, r0, #31
    2214:	0e1b      	lsrs	r3, r3, #24
    2216:	2000      	movs	r0, #0
    2218:	2b7e      	cmp	r3, #126	; 0x7e
    221a:	dd0d      	ble.n	2238 <__aeabi_f2iz+0x2c>
    221c:	2b9d      	cmp	r3, #157	; 0x9d
    221e:	dc0c      	bgt.n	223a <__aeabi_f2iz+0x2e>
    2220:	2080      	movs	r0, #128	; 0x80
    2222:	0400      	lsls	r0, r0, #16
    2224:	4301      	orrs	r1, r0
    2226:	2b95      	cmp	r3, #149	; 0x95
    2228:	dc0a      	bgt.n	2240 <__aeabi_f2iz+0x34>
    222a:	2096      	movs	r0, #150	; 0x96
    222c:	1ac3      	subs	r3, r0, r3
    222e:	40d9      	lsrs	r1, r3
    2230:	4248      	negs	r0, r1
    2232:	2a00      	cmp	r2, #0
    2234:	d100      	bne.n	2238 <__aeabi_f2iz+0x2c>
    2236:	1c08      	adds	r0, r1, #0
    2238:	4770      	bx	lr
    223a:	4b03      	ldr	r3, [pc, #12]	; (2248 <__aeabi_f2iz+0x3c>)
    223c:	18d0      	adds	r0, r2, r3
    223e:	e7fb      	b.n	2238 <__aeabi_f2iz+0x2c>
    2240:	3b96      	subs	r3, #150	; 0x96
    2242:	4099      	lsls	r1, r3
    2244:	e7f4      	b.n	2230 <__aeabi_f2iz+0x24>
    2246:	46c0      	nop			; (mov r8, r8)
    2248:	7fffffff 	.word	0x7fffffff

0000224c <__aeabi_ui2f>:
    224c:	b510      	push	{r4, lr}
    224e:	1e04      	subs	r4, r0, #0
    2250:	d033      	beq.n	22ba <__aeabi_ui2f+0x6e>
    2252:	f000 f885 	bl	2360 <__clzsi2>
    2256:	239e      	movs	r3, #158	; 0x9e
    2258:	1a1b      	subs	r3, r3, r0
    225a:	2b96      	cmp	r3, #150	; 0x96
    225c:	dc09      	bgt.n	2272 <__aeabi_ui2f+0x26>
    225e:	3808      	subs	r0, #8
    2260:	4084      	lsls	r4, r0
    2262:	0264      	lsls	r4, r4, #9
    2264:	0a64      	lsrs	r4, r4, #9
    2266:	b2db      	uxtb	r3, r3
    2268:	0264      	lsls	r4, r4, #9
    226a:	05db      	lsls	r3, r3, #23
    226c:	0a60      	lsrs	r0, r4, #9
    226e:	4318      	orrs	r0, r3
    2270:	bd10      	pop	{r4, pc}
    2272:	2b99      	cmp	r3, #153	; 0x99
    2274:	dd0a      	ble.n	228c <__aeabi_ui2f+0x40>
    2276:	2205      	movs	r2, #5
    2278:	1a12      	subs	r2, r2, r0
    227a:	1c21      	adds	r1, r4, #0
    227c:	40d1      	lsrs	r1, r2
    227e:	1c0a      	adds	r2, r1, #0
    2280:	1c01      	adds	r1, r0, #0
    2282:	311b      	adds	r1, #27
    2284:	408c      	lsls	r4, r1
    2286:	1e61      	subs	r1, r4, #1
    2288:	418c      	sbcs	r4, r1
    228a:	4314      	orrs	r4, r2
    228c:	2805      	cmp	r0, #5
    228e:	dd01      	ble.n	2294 <__aeabi_ui2f+0x48>
    2290:	1f42      	subs	r2, r0, #5
    2292:	4094      	lsls	r4, r2
    2294:	4a14      	ldr	r2, [pc, #80]	; (22e8 <__aeabi_ui2f+0x9c>)
    2296:	4022      	ands	r2, r4
    2298:	0761      	lsls	r1, r4, #29
    229a:	d004      	beq.n	22a6 <__aeabi_ui2f+0x5a>
    229c:	210f      	movs	r1, #15
    229e:	400c      	ands	r4, r1
    22a0:	2c04      	cmp	r4, #4
    22a2:	d000      	beq.n	22a6 <__aeabi_ui2f+0x5a>
    22a4:	3204      	adds	r2, #4
    22a6:	0151      	lsls	r1, r2, #5
    22a8:	d50a      	bpl.n	22c0 <__aeabi_ui2f+0x74>
    22aa:	239f      	movs	r3, #159	; 0x9f
    22ac:	1a18      	subs	r0, r3, r0
    22ae:	28ff      	cmp	r0, #255	; 0xff
    22b0:	d016      	beq.n	22e0 <__aeabi_ui2f+0x94>
    22b2:	0194      	lsls	r4, r2, #6
    22b4:	0a64      	lsrs	r4, r4, #9
    22b6:	b2c3      	uxtb	r3, r0
    22b8:	e7d6      	b.n	2268 <__aeabi_ui2f+0x1c>
    22ba:	2300      	movs	r3, #0
    22bc:	2400      	movs	r4, #0
    22be:	e7d3      	b.n	2268 <__aeabi_ui2f+0x1c>
    22c0:	08d2      	lsrs	r2, r2, #3
    22c2:	2bff      	cmp	r3, #255	; 0xff
    22c4:	d003      	beq.n	22ce <__aeabi_ui2f+0x82>
    22c6:	0254      	lsls	r4, r2, #9
    22c8:	0a64      	lsrs	r4, r4, #9
    22ca:	b2db      	uxtb	r3, r3
    22cc:	e7cc      	b.n	2268 <__aeabi_ui2f+0x1c>
    22ce:	2a00      	cmp	r2, #0
    22d0:	d006      	beq.n	22e0 <__aeabi_ui2f+0x94>
    22d2:	2480      	movs	r4, #128	; 0x80
    22d4:	03e4      	lsls	r4, r4, #15
    22d6:	4314      	orrs	r4, r2
    22d8:	0264      	lsls	r4, r4, #9
    22da:	0a64      	lsrs	r4, r4, #9
    22dc:	23ff      	movs	r3, #255	; 0xff
    22de:	e7c3      	b.n	2268 <__aeabi_ui2f+0x1c>
    22e0:	23ff      	movs	r3, #255	; 0xff
    22e2:	2400      	movs	r4, #0
    22e4:	e7c0      	b.n	2268 <__aeabi_ui2f+0x1c>
    22e6:	46c0      	nop			; (mov r8, r8)
    22e8:	fbffffff 	.word	0xfbffffff

000022ec <__aeabi_cfrcmple>:
    22ec:	4684      	mov	ip, r0
    22ee:	1c08      	adds	r0, r1, #0
    22f0:	4661      	mov	r1, ip
    22f2:	e7ff      	b.n	22f4 <__aeabi_cfcmpeq>

000022f4 <__aeabi_cfcmpeq>:
    22f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    22f6:	f000 f8c1 	bl	247c <__lesf2>
    22fa:	2800      	cmp	r0, #0
    22fc:	d401      	bmi.n	2302 <__aeabi_cfcmpeq+0xe>
    22fe:	2100      	movs	r1, #0
    2300:	42c8      	cmn	r0, r1
    2302:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00002304 <__aeabi_fcmpeq>:
    2304:	b510      	push	{r4, lr}
    2306:	f000 f849 	bl	239c <__eqsf2>
    230a:	4240      	negs	r0, r0
    230c:	3001      	adds	r0, #1
    230e:	bd10      	pop	{r4, pc}

00002310 <__aeabi_fcmplt>:
    2310:	b510      	push	{r4, lr}
    2312:	f000 f8b3 	bl	247c <__lesf2>
    2316:	2800      	cmp	r0, #0
    2318:	db01      	blt.n	231e <__aeabi_fcmplt+0xe>
    231a:	2000      	movs	r0, #0
    231c:	bd10      	pop	{r4, pc}
    231e:	2001      	movs	r0, #1
    2320:	bd10      	pop	{r4, pc}
    2322:	46c0      	nop			; (mov r8, r8)

00002324 <__aeabi_fcmple>:
    2324:	b510      	push	{r4, lr}
    2326:	f000 f8a9 	bl	247c <__lesf2>
    232a:	2800      	cmp	r0, #0
    232c:	dd01      	ble.n	2332 <__aeabi_fcmple+0xe>
    232e:	2000      	movs	r0, #0
    2330:	bd10      	pop	{r4, pc}
    2332:	2001      	movs	r0, #1
    2334:	bd10      	pop	{r4, pc}
    2336:	46c0      	nop			; (mov r8, r8)

00002338 <__aeabi_fcmpgt>:
    2338:	b510      	push	{r4, lr}
    233a:	f000 f857 	bl	23ec <__gesf2>
    233e:	2800      	cmp	r0, #0
    2340:	dc01      	bgt.n	2346 <__aeabi_fcmpgt+0xe>
    2342:	2000      	movs	r0, #0
    2344:	bd10      	pop	{r4, pc}
    2346:	2001      	movs	r0, #1
    2348:	bd10      	pop	{r4, pc}
    234a:	46c0      	nop			; (mov r8, r8)

0000234c <__aeabi_fcmpge>:
    234c:	b510      	push	{r4, lr}
    234e:	f000 f84d 	bl	23ec <__gesf2>
    2352:	2800      	cmp	r0, #0
    2354:	da01      	bge.n	235a <__aeabi_fcmpge+0xe>
    2356:	2000      	movs	r0, #0
    2358:	bd10      	pop	{r4, pc}
    235a:	2001      	movs	r0, #1
    235c:	bd10      	pop	{r4, pc}
    235e:	46c0      	nop			; (mov r8, r8)

00002360 <__clzsi2>:
    2360:	211c      	movs	r1, #28
    2362:	2301      	movs	r3, #1
    2364:	041b      	lsls	r3, r3, #16
    2366:	4298      	cmp	r0, r3
    2368:	d301      	bcc.n	236e <__clzsi2+0xe>
    236a:	0c00      	lsrs	r0, r0, #16
    236c:	3910      	subs	r1, #16
    236e:	0a1b      	lsrs	r3, r3, #8
    2370:	4298      	cmp	r0, r3
    2372:	d301      	bcc.n	2378 <__clzsi2+0x18>
    2374:	0a00      	lsrs	r0, r0, #8
    2376:	3908      	subs	r1, #8
    2378:	091b      	lsrs	r3, r3, #4
    237a:	4298      	cmp	r0, r3
    237c:	d301      	bcc.n	2382 <__clzsi2+0x22>
    237e:	0900      	lsrs	r0, r0, #4
    2380:	3904      	subs	r1, #4
    2382:	a202      	add	r2, pc, #8	; (adr r2, 238c <__clzsi2+0x2c>)
    2384:	5c10      	ldrb	r0, [r2, r0]
    2386:	1840      	adds	r0, r0, r1
    2388:	4770      	bx	lr
    238a:	46c0      	nop			; (mov r8, r8)
    238c:	02020304 	.word	0x02020304
    2390:	01010101 	.word	0x01010101
	...

0000239c <__eqsf2>:
    239c:	024a      	lsls	r2, r1, #9
    239e:	0243      	lsls	r3, r0, #9
    23a0:	b570      	push	{r4, r5, r6, lr}
    23a2:	0a5c      	lsrs	r4, r3, #9
    23a4:	0a55      	lsrs	r5, r2, #9
    23a6:	0043      	lsls	r3, r0, #1
    23a8:	004a      	lsls	r2, r1, #1
    23aa:	0e1b      	lsrs	r3, r3, #24
    23ac:	0fc6      	lsrs	r6, r0, #31
    23ae:	0e12      	lsrs	r2, r2, #24
    23b0:	0fc9      	lsrs	r1, r1, #31
    23b2:	2bff      	cmp	r3, #255	; 0xff
    23b4:	d005      	beq.n	23c2 <__eqsf2+0x26>
    23b6:	2aff      	cmp	r2, #255	; 0xff
    23b8:	d008      	beq.n	23cc <__eqsf2+0x30>
    23ba:	2001      	movs	r0, #1
    23bc:	4293      	cmp	r3, r2
    23be:	d00b      	beq.n	23d8 <__eqsf2+0x3c>
    23c0:	bd70      	pop	{r4, r5, r6, pc}
    23c2:	2001      	movs	r0, #1
    23c4:	2c00      	cmp	r4, #0
    23c6:	d1fb      	bne.n	23c0 <__eqsf2+0x24>
    23c8:	2aff      	cmp	r2, #255	; 0xff
    23ca:	d1f6      	bne.n	23ba <__eqsf2+0x1e>
    23cc:	2001      	movs	r0, #1
    23ce:	2d00      	cmp	r5, #0
    23d0:	d1f6      	bne.n	23c0 <__eqsf2+0x24>
    23d2:	2001      	movs	r0, #1
    23d4:	4293      	cmp	r3, r2
    23d6:	d1f3      	bne.n	23c0 <__eqsf2+0x24>
    23d8:	42ac      	cmp	r4, r5
    23da:	d1f1      	bne.n	23c0 <__eqsf2+0x24>
    23dc:	428e      	cmp	r6, r1
    23de:	d003      	beq.n	23e8 <__eqsf2+0x4c>
    23e0:	2b00      	cmp	r3, #0
    23e2:	d1ed      	bne.n	23c0 <__eqsf2+0x24>
    23e4:	2c00      	cmp	r4, #0
    23e6:	d1eb      	bne.n	23c0 <__eqsf2+0x24>
    23e8:	2000      	movs	r0, #0
    23ea:	e7e9      	b.n	23c0 <__eqsf2+0x24>

000023ec <__gesf2>:
    23ec:	024a      	lsls	r2, r1, #9
    23ee:	0243      	lsls	r3, r0, #9
    23f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23f2:	0a5c      	lsrs	r4, r3, #9
    23f4:	0a55      	lsrs	r5, r2, #9
    23f6:	0043      	lsls	r3, r0, #1
    23f8:	004a      	lsls	r2, r1, #1
    23fa:	0e1b      	lsrs	r3, r3, #24
    23fc:	0fc6      	lsrs	r6, r0, #31
    23fe:	0e12      	lsrs	r2, r2, #24
    2400:	0fc9      	lsrs	r1, r1, #31
    2402:	2bff      	cmp	r3, #255	; 0xff
    2404:	d026      	beq.n	2454 <__gesf2+0x68>
    2406:	2aff      	cmp	r2, #255	; 0xff
    2408:	d029      	beq.n	245e <__gesf2+0x72>
    240a:	2b00      	cmp	r3, #0
    240c:	d10c      	bne.n	2428 <__gesf2+0x3c>
    240e:	4260      	negs	r0, r4
    2410:	4160      	adcs	r0, r4
    2412:	4684      	mov	ip, r0
    2414:	2a00      	cmp	r2, #0
    2416:	d00a      	beq.n	242e <__gesf2+0x42>
    2418:	2800      	cmp	r0, #0
    241a:	d116      	bne.n	244a <__gesf2+0x5e>
    241c:	428e      	cmp	r6, r1
    241e:	d021      	beq.n	2464 <__gesf2+0x78>
    2420:	2e00      	cmp	r6, #0
    2422:	d114      	bne.n	244e <__gesf2+0x62>
    2424:	2001      	movs	r0, #1
    2426:	e014      	b.n	2452 <__gesf2+0x66>
    2428:	2a00      	cmp	r2, #0
    242a:	d1f7      	bne.n	241c <__gesf2+0x30>
    242c:	4694      	mov	ip, r2
    242e:	426f      	negs	r7, r5
    2430:	416f      	adcs	r7, r5
    2432:	4660      	mov	r0, ip
    2434:	2800      	cmp	r0, #0
    2436:	d105      	bne.n	2444 <__gesf2+0x58>
    2438:	2f00      	cmp	r7, #0
    243a:	d0ef      	beq.n	241c <__gesf2+0x30>
    243c:	2001      	movs	r0, #1
    243e:	2e00      	cmp	r6, #0
    2440:	d007      	beq.n	2452 <__gesf2+0x66>
    2442:	e004      	b.n	244e <__gesf2+0x62>
    2444:	2000      	movs	r0, #0
    2446:	2f00      	cmp	r7, #0
    2448:	d103      	bne.n	2452 <__gesf2+0x66>
    244a:	2900      	cmp	r1, #0
    244c:	d1ea      	bne.n	2424 <__gesf2+0x38>
    244e:	2001      	movs	r0, #1
    2450:	4240      	negs	r0, r0
    2452:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2454:	2c00      	cmp	r4, #0
    2456:	d0d6      	beq.n	2406 <__gesf2+0x1a>
    2458:	2002      	movs	r0, #2
    245a:	4240      	negs	r0, r0
    245c:	e7f9      	b.n	2452 <__gesf2+0x66>
    245e:	2d00      	cmp	r5, #0
    2460:	d0d3      	beq.n	240a <__gesf2+0x1e>
    2462:	e7f9      	b.n	2458 <__gesf2+0x6c>
    2464:	4293      	cmp	r3, r2
    2466:	dcdb      	bgt.n	2420 <__gesf2+0x34>
    2468:	db04      	blt.n	2474 <__gesf2+0x88>
    246a:	42ac      	cmp	r4, r5
    246c:	d8d8      	bhi.n	2420 <__gesf2+0x34>
    246e:	2000      	movs	r0, #0
    2470:	42ac      	cmp	r4, r5
    2472:	d2ee      	bcs.n	2452 <__gesf2+0x66>
    2474:	2e00      	cmp	r6, #0
    2476:	d0ea      	beq.n	244e <__gesf2+0x62>
    2478:	2001      	movs	r0, #1
    247a:	e7ea      	b.n	2452 <__gesf2+0x66>

0000247c <__lesf2>:
    247c:	024a      	lsls	r2, r1, #9
    247e:	0243      	lsls	r3, r0, #9
    2480:	b5f0      	push	{r4, r5, r6, r7, lr}
    2482:	0a5c      	lsrs	r4, r3, #9
    2484:	0a55      	lsrs	r5, r2, #9
    2486:	0043      	lsls	r3, r0, #1
    2488:	004a      	lsls	r2, r1, #1
    248a:	0e1b      	lsrs	r3, r3, #24
    248c:	0fc6      	lsrs	r6, r0, #31
    248e:	0e12      	lsrs	r2, r2, #24
    2490:	0fc9      	lsrs	r1, r1, #31
    2492:	2bff      	cmp	r3, #255	; 0xff
    2494:	d026      	beq.n	24e4 <__lesf2+0x68>
    2496:	2aff      	cmp	r2, #255	; 0xff
    2498:	d028      	beq.n	24ec <__lesf2+0x70>
    249a:	2b00      	cmp	r3, #0
    249c:	d00f      	beq.n	24be <__lesf2+0x42>
    249e:	2a00      	cmp	r2, #0
    24a0:	d114      	bne.n	24cc <__lesf2+0x50>
    24a2:	4694      	mov	ip, r2
    24a4:	426f      	negs	r7, r5
    24a6:	416f      	adcs	r7, r5
    24a8:	4660      	mov	r0, ip
    24aa:	2800      	cmp	r0, #0
    24ac:	d014      	beq.n	24d8 <__lesf2+0x5c>
    24ae:	2000      	movs	r0, #0
    24b0:	2f00      	cmp	r7, #0
    24b2:	d103      	bne.n	24bc <__lesf2+0x40>
    24b4:	2900      	cmp	r1, #0
    24b6:	d10d      	bne.n	24d4 <__lesf2+0x58>
    24b8:	2001      	movs	r0, #1
    24ba:	4240      	negs	r0, r0
    24bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24be:	4260      	negs	r0, r4
    24c0:	4160      	adcs	r0, r4
    24c2:	4684      	mov	ip, r0
    24c4:	2a00      	cmp	r2, #0
    24c6:	d0ed      	beq.n	24a4 <__lesf2+0x28>
    24c8:	2800      	cmp	r0, #0
    24ca:	d1f3      	bne.n	24b4 <__lesf2+0x38>
    24cc:	428e      	cmp	r6, r1
    24ce:	d011      	beq.n	24f4 <__lesf2+0x78>
    24d0:	2e00      	cmp	r6, #0
    24d2:	d1f1      	bne.n	24b8 <__lesf2+0x3c>
    24d4:	2001      	movs	r0, #1
    24d6:	e7f1      	b.n	24bc <__lesf2+0x40>
    24d8:	2f00      	cmp	r7, #0
    24da:	d0f7      	beq.n	24cc <__lesf2+0x50>
    24dc:	2001      	movs	r0, #1
    24de:	2e00      	cmp	r6, #0
    24e0:	d0ec      	beq.n	24bc <__lesf2+0x40>
    24e2:	e7e9      	b.n	24b8 <__lesf2+0x3c>
    24e4:	2002      	movs	r0, #2
    24e6:	2c00      	cmp	r4, #0
    24e8:	d1e8      	bne.n	24bc <__lesf2+0x40>
    24ea:	e7d4      	b.n	2496 <__lesf2+0x1a>
    24ec:	2002      	movs	r0, #2
    24ee:	2d00      	cmp	r5, #0
    24f0:	d1e4      	bne.n	24bc <__lesf2+0x40>
    24f2:	e7d2      	b.n	249a <__lesf2+0x1e>
    24f4:	4293      	cmp	r3, r2
    24f6:	dceb      	bgt.n	24d0 <__lesf2+0x54>
    24f8:	db04      	blt.n	2504 <__lesf2+0x88>
    24fa:	42ac      	cmp	r4, r5
    24fc:	d8e8      	bhi.n	24d0 <__lesf2+0x54>
    24fe:	2000      	movs	r0, #0
    2500:	42ac      	cmp	r4, r5
    2502:	d2db      	bcs.n	24bc <__lesf2+0x40>
    2504:	2e00      	cmp	r6, #0
    2506:	d0d7      	beq.n	24b8 <__lesf2+0x3c>
    2508:	2001      	movs	r0, #1
    250a:	e7d7      	b.n	24bc <__lesf2+0x40>

0000250c <abort>:
    250c:	b508      	push	{r3, lr}
    250e:	2006      	movs	r0, #6
    2510:	f001 f830 	bl	3574 <raise>
    2514:	2001      	movs	r0, #1
    2516:	f7fe fe2d 	bl	1174 <_exit>
    251a:	46c0      	nop			; (mov r8, r8)

0000251c <__assert_func>:
    251c:	b530      	push	{r4, r5, lr}
    251e:	1c05      	adds	r5, r0, #0
    2520:	4809      	ldr	r0, [pc, #36]	; (2548 <__assert_func+0x2c>)
    2522:	b085      	sub	sp, #20
    2524:	6800      	ldr	r0, [r0, #0]
    2526:	68c0      	ldr	r0, [r0, #12]
    2528:	2a00      	cmp	r2, #0
    252a:	d00a      	beq.n	2542 <__assert_func+0x26>
    252c:	4c07      	ldr	r4, [pc, #28]	; (254c <__assert_func+0x30>)
    252e:	9100      	str	r1, [sp, #0]
    2530:	9202      	str	r2, [sp, #8]
    2532:	4907      	ldr	r1, [pc, #28]	; (2550 <__assert_func+0x34>)
    2534:	1c1a      	adds	r2, r3, #0
    2536:	9401      	str	r4, [sp, #4]
    2538:	1c2b      	adds	r3, r5, #0
    253a:	f000 f81f 	bl	257c <fiprintf>
    253e:	f7ff ffe5 	bl	250c <abort>
    2542:	4c04      	ldr	r4, [pc, #16]	; (2554 <__assert_func+0x38>)
    2544:	1c22      	adds	r2, r4, #0
    2546:	e7f2      	b.n	252e <__assert_func+0x12>
    2548:	20000004 	.word	0x20000004
    254c:	00005204 	.word	0x00005204
    2550:	00005214 	.word	0x00005214
    2554:	000050e8 	.word	0x000050e8

00002558 <__assert>:
    2558:	b508      	push	{r3, lr}
    255a:	1c13      	adds	r3, r2, #0
    255c:	2200      	movs	r2, #0
    255e:	f7ff ffdd 	bl	251c <__assert_func>
    2562:	46c0      	nop			; (mov r8, r8)

00002564 <_fiprintf_r>:
    2564:	b40c      	push	{r2, r3}
    2566:	b500      	push	{lr}
    2568:	b083      	sub	sp, #12
    256a:	ab04      	add	r3, sp, #16
    256c:	cb04      	ldmia	r3!, {r2}
    256e:	9301      	str	r3, [sp, #4]
    2570:	f001 faa8 	bl	3ac4 <_vfiprintf_r>
    2574:	b003      	add	sp, #12
    2576:	bc08      	pop	{r3}
    2578:	b002      	add	sp, #8
    257a:	4718      	bx	r3

0000257c <fiprintf>:
    257c:	b40e      	push	{r1, r2, r3}
    257e:	b500      	push	{lr}
    2580:	b082      	sub	sp, #8
    2582:	ab03      	add	r3, sp, #12
    2584:	cb04      	ldmia	r3!, {r2}
    2586:	4a05      	ldr	r2, [pc, #20]	; (259c <fiprintf+0x20>)
    2588:	1c01      	adds	r1, r0, #0
    258a:	6810      	ldr	r0, [r2, #0]
    258c:	9a03      	ldr	r2, [sp, #12]
    258e:	9301      	str	r3, [sp, #4]
    2590:	f001 fa98 	bl	3ac4 <_vfiprintf_r>
    2594:	b002      	add	sp, #8
    2596:	bc08      	pop	{r3}
    2598:	b003      	add	sp, #12
    259a:	4718      	bx	r3
    259c:	20000004 	.word	0x20000004

000025a0 <__sfvwrite_r>:
    25a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    25a2:	4656      	mov	r6, sl
    25a4:	4644      	mov	r4, r8
    25a6:	465f      	mov	r7, fp
    25a8:	464d      	mov	r5, r9
    25aa:	b4f0      	push	{r4, r5, r6, r7}
    25ac:	b085      	sub	sp, #20
    25ae:	9003      	str	r0, [sp, #12]
    25b0:	6890      	ldr	r0, [r2, #8]
    25b2:	1c0c      	adds	r4, r1, #0
    25b4:	4692      	mov	sl, r2
    25b6:	2800      	cmp	r0, #0
    25b8:	d024      	beq.n	2604 <__sfvwrite_r+0x64>
    25ba:	898b      	ldrh	r3, [r1, #12]
    25bc:	0719      	lsls	r1, r3, #28
    25be:	d529      	bpl.n	2614 <__sfvwrite_r+0x74>
    25c0:	6922      	ldr	r2, [r4, #16]
    25c2:	2a00      	cmp	r2, #0
    25c4:	d026      	beq.n	2614 <__sfvwrite_r+0x74>
    25c6:	4657      	mov	r7, sl
    25c8:	683e      	ldr	r6, [r7, #0]
    25ca:	46b3      	mov	fp, r6
    25cc:	0798      	lsls	r0, r3, #30
    25ce:	d52e      	bpl.n	262e <__sfvwrite_r+0x8e>
    25d0:	49b6      	ldr	r1, [pc, #728]	; (28ac <__sfvwrite_r+0x30c>)
    25d2:	2600      	movs	r6, #0
    25d4:	2500      	movs	r5, #0
    25d6:	4688      	mov	r8, r1
    25d8:	2d00      	cmp	r5, #0
    25da:	d065      	beq.n	26a8 <__sfvwrite_r+0x108>
    25dc:	6a21      	ldr	r1, [r4, #32]
    25de:	1e2b      	subs	r3, r5, #0
    25e0:	4543      	cmp	r3, r8
    25e2:	d900      	bls.n	25e6 <__sfvwrite_r+0x46>
    25e4:	4bb1      	ldr	r3, [pc, #708]	; (28ac <__sfvwrite_r+0x30c>)
    25e6:	9803      	ldr	r0, [sp, #12]
    25e8:	1c32      	adds	r2, r6, #0
    25ea:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    25ec:	47b8      	blx	r7
    25ee:	2800      	cmp	r0, #0
    25f0:	dc00      	bgt.n	25f4 <__sfvwrite_r+0x54>
    25f2:	e080      	b.n	26f6 <__sfvwrite_r+0x156>
    25f4:	4651      	mov	r1, sl
    25f6:	6889      	ldr	r1, [r1, #8]
    25f8:	1836      	adds	r6, r6, r0
    25fa:	1a2d      	subs	r5, r5, r0
    25fc:	4652      	mov	r2, sl
    25fe:	1a08      	subs	r0, r1, r0
    2600:	6090      	str	r0, [r2, #8]
    2602:	d1e9      	bne.n	25d8 <__sfvwrite_r+0x38>
    2604:	2000      	movs	r0, #0
    2606:	b005      	add	sp, #20
    2608:	bc3c      	pop	{r2, r3, r4, r5}
    260a:	4690      	mov	r8, r2
    260c:	4699      	mov	r9, r3
    260e:	46a2      	mov	sl, r4
    2610:	46ab      	mov	fp, r5
    2612:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2614:	9803      	ldr	r0, [sp, #12]
    2616:	1c21      	adds	r1, r4, #0
    2618:	f001 fc3e 	bl	3e98 <__swsetup_r>
    261c:	2800      	cmp	r0, #0
    261e:	d000      	beq.n	2622 <__sfvwrite_r+0x82>
    2620:	e13b      	b.n	289a <__sfvwrite_r+0x2fa>
    2622:	4657      	mov	r7, sl
    2624:	683e      	ldr	r6, [r7, #0]
    2626:	89a3      	ldrh	r3, [r4, #12]
    2628:	46b3      	mov	fp, r6
    262a:	0798      	lsls	r0, r3, #30
    262c:	d4d0      	bmi.n	25d0 <__sfvwrite_r+0x30>
    262e:	07de      	lsls	r6, r3, #31
    2630:	d568      	bpl.n	2704 <__sfvwrite_r+0x164>
    2632:	2600      	movs	r6, #0
    2634:	2700      	movs	r7, #0
    2636:	9601      	str	r6, [sp, #4]
    2638:	46b1      	mov	r9, r6
    263a:	2500      	movs	r5, #0
    263c:	2d00      	cmp	r5, #0
    263e:	d02a      	beq.n	2696 <__sfvwrite_r+0xf6>
    2640:	9e01      	ldr	r6, [sp, #4]
    2642:	2e00      	cmp	r6, #0
    2644:	d100      	bne.n	2648 <__sfvwrite_r+0xa8>
    2646:	e0af      	b.n	27a8 <__sfvwrite_r+0x208>
    2648:	46b8      	mov	r8, r7
    264a:	42af      	cmp	r7, r5
    264c:	d900      	bls.n	2650 <__sfvwrite_r+0xb0>
    264e:	46a8      	mov	r8, r5
    2650:	6820      	ldr	r0, [r4, #0]
    2652:	6921      	ldr	r1, [r4, #16]
    2654:	4646      	mov	r6, r8
    2656:	68a2      	ldr	r2, [r4, #8]
    2658:	6963      	ldr	r3, [r4, #20]
    265a:	4288      	cmp	r0, r1
    265c:	d904      	bls.n	2668 <__sfvwrite_r+0xc8>
    265e:	18d2      	adds	r2, r2, r3
    2660:	9202      	str	r2, [sp, #8]
    2662:	4590      	cmp	r8, r2
    2664:	dd00      	ble.n	2668 <__sfvwrite_r+0xc8>
    2666:	e0f0      	b.n	284a <__sfvwrite_r+0x2aa>
    2668:	4598      	cmp	r8, r3
    266a:	da00      	bge.n	266e <__sfvwrite_r+0xce>
    266c:	e080      	b.n	2770 <__sfvwrite_r+0x1d0>
    266e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    2670:	9803      	ldr	r0, [sp, #12]
    2672:	6a21      	ldr	r1, [r4, #32]
    2674:	464a      	mov	r2, r9
    2676:	47b0      	blx	r6
    2678:	1e06      	subs	r6, r0, #0
    267a:	dd3c      	ble.n	26f6 <__sfvwrite_r+0x156>
    267c:	1bbf      	subs	r7, r7, r6
    267e:	d100      	bne.n	2682 <__sfvwrite_r+0xe2>
    2680:	e085      	b.n	278e <__sfvwrite_r+0x1ee>
    2682:	4650      	mov	r0, sl
    2684:	6880      	ldr	r0, [r0, #8]
    2686:	44b1      	add	r9, r6
    2688:	1bad      	subs	r5, r5, r6
    268a:	4651      	mov	r1, sl
    268c:	1b86      	subs	r6, r0, r6
    268e:	608e      	str	r6, [r1, #8]
    2690:	d0b8      	beq.n	2604 <__sfvwrite_r+0x64>
    2692:	2d00      	cmp	r5, #0
    2694:	d1d4      	bne.n	2640 <__sfvwrite_r+0xa0>
    2696:	465b      	mov	r3, fp
    2698:	2608      	movs	r6, #8
    269a:	681a      	ldr	r2, [r3, #0]
    269c:	44b3      	add	fp, r6
    269e:	2600      	movs	r6, #0
    26a0:	4691      	mov	r9, r2
    26a2:	685d      	ldr	r5, [r3, #4]
    26a4:	9601      	str	r6, [sp, #4]
    26a6:	e7c9      	b.n	263c <__sfvwrite_r+0x9c>
    26a8:	465a      	mov	r2, fp
    26aa:	2308      	movs	r3, #8
    26ac:	6816      	ldr	r6, [r2, #0]
    26ae:	6855      	ldr	r5, [r2, #4]
    26b0:	449b      	add	fp, r3
    26b2:	e791      	b.n	25d8 <__sfvwrite_r+0x38>
    26b4:	6820      	ldr	r0, [r4, #0]
    26b6:	6923      	ldr	r3, [r4, #16]
    26b8:	4298      	cmp	r0, r3
    26ba:	d804      	bhi.n	26c6 <__sfvwrite_r+0x126>
    26bc:	6966      	ldr	r6, [r4, #20]
    26be:	46b1      	mov	r9, r6
    26c0:	42b5      	cmp	r5, r6
    26c2:	d300      	bcc.n	26c6 <__sfvwrite_r+0x126>
    26c4:	e0ad      	b.n	2822 <__sfvwrite_r+0x282>
    26c6:	46a9      	mov	r9, r5
    26c8:	4545      	cmp	r5, r8
    26ca:	d900      	bls.n	26ce <__sfvwrite_r+0x12e>
    26cc:	46c1      	mov	r9, r8
    26ce:	9901      	ldr	r1, [sp, #4]
    26d0:	464a      	mov	r2, r9
    26d2:	f000 fc1d 	bl	2f10 <memmove>
    26d6:	6826      	ldr	r6, [r4, #0]
    26d8:	68a0      	ldr	r0, [r4, #8]
    26da:	4649      	mov	r1, r9
    26dc:	1c32      	adds	r2, r6, #0
    26de:	1a43      	subs	r3, r0, r1
    26e0:	444a      	add	r2, r9
    26e2:	60a3      	str	r3, [r4, #8]
    26e4:	6022      	str	r2, [r4, #0]
    26e6:	2b00      	cmp	r3, #0
    26e8:	d140      	bne.n	276c <__sfvwrite_r+0x1cc>
    26ea:	9803      	ldr	r0, [sp, #12]
    26ec:	1c21      	adds	r1, r4, #0
    26ee:	f001 fcfd 	bl	40ec <_fflush_r>
    26f2:	2800      	cmp	r0, #0
    26f4:	d03a      	beq.n	276c <__sfvwrite_r+0x1cc>
    26f6:	89a2      	ldrh	r2, [r4, #12]
    26f8:	2340      	movs	r3, #64	; 0x40
    26fa:	4313      	orrs	r3, r2
    26fc:	2001      	movs	r0, #1
    26fe:	81a3      	strh	r3, [r4, #12]
    2700:	4240      	negs	r0, r0
    2702:	e780      	b.n	2606 <__sfvwrite_r+0x66>
    2704:	2600      	movs	r6, #0
    2706:	2500      	movs	r5, #0
    2708:	9601      	str	r6, [sp, #4]
    270a:	465f      	mov	r7, fp
    270c:	2d00      	cmp	r5, #0
    270e:	d028      	beq.n	2762 <__sfvwrite_r+0x1c2>
    2710:	68a0      	ldr	r0, [r4, #8]
    2712:	2180      	movs	r1, #128	; 0x80
    2714:	0089      	lsls	r1, r1, #2
    2716:	4680      	mov	r8, r0
    2718:	420b      	tst	r3, r1
    271a:	d0cb      	beq.n	26b4 <__sfvwrite_r+0x114>
    271c:	4285      	cmp	r5, r0
    271e:	d33f      	bcc.n	27a0 <__sfvwrite_r+0x200>
    2720:	2290      	movs	r2, #144	; 0x90
    2722:	00d2      	lsls	r2, r2, #3
    2724:	4213      	tst	r3, r2
    2726:	d14c      	bne.n	27c2 <__sfvwrite_r+0x222>
    2728:	6820      	ldr	r0, [r4, #0]
    272a:	46c1      	mov	r9, r8
    272c:	9901      	ldr	r1, [sp, #4]
    272e:	464a      	mov	r2, r9
    2730:	f000 fbee 	bl	2f10 <memmove>
    2734:	68a0      	ldr	r0, [r4, #8]
    2736:	6822      	ldr	r2, [r4, #0]
    2738:	4641      	mov	r1, r8
    273a:	1a43      	subs	r3, r0, r1
    273c:	60a3      	str	r3, [r4, #8]
    273e:	1c13      	adds	r3, r2, #0
    2740:	444b      	add	r3, r9
    2742:	6023      	str	r3, [r4, #0]
    2744:	1c2a      	adds	r2, r5, #0
    2746:	4650      	mov	r0, sl
    2748:	9e01      	ldr	r6, [sp, #4]
    274a:	6880      	ldr	r0, [r0, #8]
    274c:	18b6      	adds	r6, r6, r2
    274e:	1aad      	subs	r5, r5, r2
    2750:	4651      	mov	r1, sl
    2752:	1a82      	subs	r2, r0, r2
    2754:	9601      	str	r6, [sp, #4]
    2756:	608a      	str	r2, [r1, #8]
    2758:	d100      	bne.n	275c <__sfvwrite_r+0x1bc>
    275a:	e753      	b.n	2604 <__sfvwrite_r+0x64>
    275c:	89a3      	ldrh	r3, [r4, #12]
    275e:	2d00      	cmp	r5, #0
    2760:	d1d6      	bne.n	2710 <__sfvwrite_r+0x170>
    2762:	683e      	ldr	r6, [r7, #0]
    2764:	687d      	ldr	r5, [r7, #4]
    2766:	9601      	str	r6, [sp, #4]
    2768:	3708      	adds	r7, #8
    276a:	e7cf      	b.n	270c <__sfvwrite_r+0x16c>
    276c:	464a      	mov	r2, r9
    276e:	e7ea      	b.n	2746 <__sfvwrite_r+0x1a6>
    2770:	4649      	mov	r1, r9
    2772:	4642      	mov	r2, r8
    2774:	f000 fbcc 	bl	2f10 <memmove>
    2778:	68a0      	ldr	r0, [r4, #8]
    277a:	6822      	ldr	r2, [r4, #0]
    277c:	4641      	mov	r1, r8
    277e:	1a43      	subs	r3, r0, r1
    2780:	60a3      	str	r3, [r4, #8]
    2782:	1c13      	adds	r3, r2, #0
    2784:	4443      	add	r3, r8
    2786:	6023      	str	r3, [r4, #0]
    2788:	1bbf      	subs	r7, r7, r6
    278a:	d000      	beq.n	278e <__sfvwrite_r+0x1ee>
    278c:	e779      	b.n	2682 <__sfvwrite_r+0xe2>
    278e:	9803      	ldr	r0, [sp, #12]
    2790:	1c21      	adds	r1, r4, #0
    2792:	f001 fcab 	bl	40ec <_fflush_r>
    2796:	2800      	cmp	r0, #0
    2798:	d1ad      	bne.n	26f6 <__sfvwrite_r+0x156>
    279a:	2300      	movs	r3, #0
    279c:	9301      	str	r3, [sp, #4]
    279e:	e770      	b.n	2682 <__sfvwrite_r+0xe2>
    27a0:	46a8      	mov	r8, r5
    27a2:	6820      	ldr	r0, [r4, #0]
    27a4:	46a9      	mov	r9, r5
    27a6:	e7c1      	b.n	272c <__sfvwrite_r+0x18c>
    27a8:	4648      	mov	r0, r9
    27aa:	210a      	movs	r1, #10
    27ac:	1c2a      	adds	r2, r5, #0
    27ae:	f000 fb2b 	bl	2e08 <memchr>
    27b2:	2800      	cmp	r0, #0
    27b4:	d06d      	beq.n	2892 <__sfvwrite_r+0x2f2>
    27b6:	1c47      	adds	r7, r0, #1
    27b8:	2601      	movs	r6, #1
    27ba:	4648      	mov	r0, r9
    27bc:	1a3f      	subs	r7, r7, r0
    27be:	9601      	str	r6, [sp, #4]
    27c0:	e742      	b.n	2648 <__sfvwrite_r+0xa8>
    27c2:	6962      	ldr	r2, [r4, #20]
    27c4:	6921      	ldr	r1, [r4, #16]
    27c6:	0050      	lsls	r0, r2, #1
    27c8:	1882      	adds	r2, r0, r2
    27ca:	6826      	ldr	r6, [r4, #0]
    27cc:	0fd0      	lsrs	r0, r2, #31
    27ce:	1882      	adds	r2, r0, r2
    27d0:	1a76      	subs	r6, r6, r1
    27d2:	1052      	asrs	r2, r2, #1
    27d4:	4691      	mov	r9, r2
    27d6:	1c32      	adds	r2, r6, #0
    27d8:	3201      	adds	r2, #1
    27da:	1952      	adds	r2, r2, r5
    27dc:	46b3      	mov	fp, r6
    27de:	4591      	cmp	r9, r2
    27e0:	d243      	bcs.n	286a <__sfvwrite_r+0x2ca>
    27e2:	4691      	mov	r9, r2
    27e4:	0558      	lsls	r0, r3, #21
    27e6:	d543      	bpl.n	2870 <__sfvwrite_r+0x2d0>
    27e8:	9803      	ldr	r0, [sp, #12]
    27ea:	1c11      	adds	r1, r2, #0
    27ec:	f000 f888 	bl	2900 <_malloc_r>
    27f0:	4680      	mov	r8, r0
    27f2:	2800      	cmp	r0, #0
    27f4:	d054      	beq.n	28a0 <__sfvwrite_r+0x300>
    27f6:	465a      	mov	r2, fp
    27f8:	6921      	ldr	r1, [r4, #16]
    27fa:	f000 fb47 	bl	2e8c <memcpy>
    27fe:	89a2      	ldrh	r2, [r4, #12]
    2800:	4b2b      	ldr	r3, [pc, #172]	; (28b0 <__sfvwrite_r+0x310>)
    2802:	4013      	ands	r3, r2
    2804:	2280      	movs	r2, #128	; 0x80
    2806:	4313      	orrs	r3, r2
    2808:	81a3      	strh	r3, [r4, #12]
    280a:	4640      	mov	r0, r8
    280c:	464a      	mov	r2, r9
    280e:	465e      	mov	r6, fp
    2810:	6120      	str	r0, [r4, #16]
    2812:	1b93      	subs	r3, r2, r6
    2814:	4458      	add	r0, fp
    2816:	6020      	str	r0, [r4, #0]
    2818:	6162      	str	r2, [r4, #20]
    281a:	46a8      	mov	r8, r5
    281c:	60a3      	str	r3, [r4, #8]
    281e:	46a9      	mov	r9, r5
    2820:	e784      	b.n	272c <__sfvwrite_r+0x18c>
    2822:	4924      	ldr	r1, [pc, #144]	; (28b4 <__sfvwrite_r+0x314>)
    2824:	1e28      	subs	r0, r5, #0
    2826:	4288      	cmp	r0, r1
    2828:	d900      	bls.n	282c <__sfvwrite_r+0x28c>
    282a:	1c08      	adds	r0, r1, #0
    282c:	4649      	mov	r1, r9
    282e:	f7ff f8ab 	bl	1988 <__aeabi_idiv>
    2832:	464b      	mov	r3, r9
    2834:	4343      	muls	r3, r0
    2836:	6a21      	ldr	r1, [r4, #32]
    2838:	9803      	ldr	r0, [sp, #12]
    283a:	9a01      	ldr	r2, [sp, #4]
    283c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    283e:	47b0      	blx	r6
    2840:	2800      	cmp	r0, #0
    2842:	dc00      	bgt.n	2846 <__sfvwrite_r+0x2a6>
    2844:	e757      	b.n	26f6 <__sfvwrite_r+0x156>
    2846:	1c02      	adds	r2, r0, #0
    2848:	e77d      	b.n	2746 <__sfvwrite_r+0x1a6>
    284a:	4649      	mov	r1, r9
    284c:	f000 fb60 	bl	2f10 <memmove>
    2850:	6822      	ldr	r2, [r4, #0]
    2852:	9e02      	ldr	r6, [sp, #8]
    2854:	9803      	ldr	r0, [sp, #12]
    2856:	1993      	adds	r3, r2, r6
    2858:	6023      	str	r3, [r4, #0]
    285a:	1c21      	adds	r1, r4, #0
    285c:	f001 fc46 	bl	40ec <_fflush_r>
    2860:	2800      	cmp	r0, #0
    2862:	d000      	beq.n	2866 <__sfvwrite_r+0x2c6>
    2864:	e747      	b.n	26f6 <__sfvwrite_r+0x156>
    2866:	9e02      	ldr	r6, [sp, #8]
    2868:	e708      	b.n	267c <__sfvwrite_r+0xdc>
    286a:	464a      	mov	r2, r9
    286c:	0558      	lsls	r0, r3, #21
    286e:	d4bb      	bmi.n	27e8 <__sfvwrite_r+0x248>
    2870:	9803      	ldr	r0, [sp, #12]
    2872:	f000 fc35 	bl	30e0 <_realloc_r>
    2876:	4680      	mov	r8, r0
    2878:	2800      	cmp	r0, #0
    287a:	d1c6      	bne.n	280a <__sfvwrite_r+0x26a>
    287c:	9803      	ldr	r0, [sp, #12]
    287e:	6921      	ldr	r1, [r4, #16]
    2880:	f001 fe8c 	bl	459c <_free_r>
    2884:	89a2      	ldrh	r2, [r4, #12]
    2886:	2380      	movs	r3, #128	; 0x80
    2888:	9f03      	ldr	r7, [sp, #12]
    288a:	439a      	bics	r2, r3
    288c:	230c      	movs	r3, #12
    288e:	603b      	str	r3, [r7, #0]
    2890:	e732      	b.n	26f8 <__sfvwrite_r+0x158>
    2892:	2601      	movs	r6, #1
    2894:	1c6f      	adds	r7, r5, #1
    2896:	9601      	str	r6, [sp, #4]
    2898:	e6d6      	b.n	2648 <__sfvwrite_r+0xa8>
    289a:	2001      	movs	r0, #1
    289c:	4240      	negs	r0, r0
    289e:	e6b2      	b.n	2606 <__sfvwrite_r+0x66>
    28a0:	9e03      	ldr	r6, [sp, #12]
    28a2:	230c      	movs	r3, #12
    28a4:	6033      	str	r3, [r6, #0]
    28a6:	89a2      	ldrh	r2, [r4, #12]
    28a8:	e726      	b.n	26f8 <__sfvwrite_r+0x158>
    28aa:	46c0      	nop			; (mov r8, r8)
    28ac:	7ffffc00 	.word	0x7ffffc00
    28b0:	fffffb7f 	.word	0xfffffb7f
    28b4:	7fffffff 	.word	0x7fffffff

000028b8 <__libc_init_array>:
    28b8:	b570      	push	{r4, r5, r6, lr}
    28ba:	4e0d      	ldr	r6, [pc, #52]	; (28f0 <__libc_init_array+0x38>)
    28bc:	4d0d      	ldr	r5, [pc, #52]	; (28f4 <__libc_init_array+0x3c>)
    28be:	2400      	movs	r4, #0
    28c0:	1bad      	subs	r5, r5, r6
    28c2:	10ad      	asrs	r5, r5, #2
    28c4:	d005      	beq.n	28d2 <__libc_init_array+0x1a>
    28c6:	00a3      	lsls	r3, r4, #2
    28c8:	58f3      	ldr	r3, [r6, r3]
    28ca:	3401      	adds	r4, #1
    28cc:	4798      	blx	r3
    28ce:	42a5      	cmp	r5, r4
    28d0:	d1f9      	bne.n	28c6 <__libc_init_array+0xe>
    28d2:	f002 f95f 	bl	4b94 <_init>
    28d6:	4e08      	ldr	r6, [pc, #32]	; (28f8 <__libc_init_array+0x40>)
    28d8:	4d08      	ldr	r5, [pc, #32]	; (28fc <__libc_init_array+0x44>)
    28da:	2400      	movs	r4, #0
    28dc:	1bad      	subs	r5, r5, r6
    28de:	10ad      	asrs	r5, r5, #2
    28e0:	d005      	beq.n	28ee <__libc_init_array+0x36>
    28e2:	00a3      	lsls	r3, r4, #2
    28e4:	58f3      	ldr	r3, [r6, r3]
    28e6:	3401      	adds	r4, #1
    28e8:	4798      	blx	r3
    28ea:	42a5      	cmp	r5, r4
    28ec:	d1f9      	bne.n	28e2 <__libc_init_array+0x2a>
    28ee:	bd70      	pop	{r4, r5, r6, pc}
    28f0:	20000588 	.word	0x20000588
    28f4:	20000588 	.word	0x20000588
    28f8:	20000588 	.word	0x20000588
    28fc:	200005a0 	.word	0x200005a0

00002900 <_malloc_r>:
    2900:	b5f0      	push	{r4, r5, r6, r7, lr}
    2902:	4656      	mov	r6, sl
    2904:	4644      	mov	r4, r8
    2906:	465f      	mov	r7, fp
    2908:	464d      	mov	r5, r9
    290a:	b4f0      	push	{r4, r5, r6, r7}
    290c:	1c0c      	adds	r4, r1, #0
    290e:	340b      	adds	r4, #11
    2910:	b083      	sub	sp, #12
    2912:	1c06      	adds	r6, r0, #0
    2914:	2c16      	cmp	r4, #22
    2916:	d92b      	bls.n	2970 <_malloc_r+0x70>
    2918:	2307      	movs	r3, #7
    291a:	439c      	bics	r4, r3
    291c:	d42b      	bmi.n	2976 <_malloc_r+0x76>
    291e:	42a1      	cmp	r1, r4
    2920:	d829      	bhi.n	2976 <_malloc_r+0x76>
    2922:	1c30      	adds	r0, r6, #0
    2924:	f000 fba4 	bl	3070 <__malloc_lock>
    2928:	23f8      	movs	r3, #248	; 0xf8
    292a:	33ff      	adds	r3, #255	; 0xff
    292c:	429c      	cmp	r4, r3
    292e:	d826      	bhi.n	297e <_malloc_r+0x7e>
    2930:	08e2      	lsrs	r2, r4, #3
    2932:	4dcc      	ldr	r5, [pc, #816]	; (2c64 <_malloc_r+0x364>)
    2934:	00d3      	lsls	r3, r2, #3
    2936:	18eb      	adds	r3, r5, r3
    2938:	68df      	ldr	r7, [r3, #12]
    293a:	429f      	cmp	r7, r3
    293c:	d100      	bne.n	2940 <_malloc_r+0x40>
    293e:	e1b9      	b.n	2cb4 <_malloc_r+0x3b4>
    2940:	6878      	ldr	r0, [r7, #4]
    2942:	2303      	movs	r3, #3
    2944:	68fa      	ldr	r2, [r7, #12]
    2946:	68b9      	ldr	r1, [r7, #8]
    2948:	4398      	bics	r0, r3
    294a:	183b      	adds	r3, r7, r0
    294c:	60ca      	str	r2, [r1, #12]
    294e:	6091      	str	r1, [r2, #8]
    2950:	6859      	ldr	r1, [r3, #4]
    2952:	2201      	movs	r2, #1
    2954:	430a      	orrs	r2, r1
    2956:	1c30      	adds	r0, r6, #0
    2958:	605a      	str	r2, [r3, #4]
    295a:	f000 fb8b 	bl	3074 <__malloc_unlock>
    295e:	1c38      	adds	r0, r7, #0
    2960:	3008      	adds	r0, #8
    2962:	b003      	add	sp, #12
    2964:	bc3c      	pop	{r2, r3, r4, r5}
    2966:	4690      	mov	r8, r2
    2968:	4699      	mov	r9, r3
    296a:	46a2      	mov	sl, r4
    296c:	46ab      	mov	fp, r5
    296e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2970:	2410      	movs	r4, #16
    2972:	42a1      	cmp	r1, r4
    2974:	d9d5      	bls.n	2922 <_malloc_r+0x22>
    2976:	230c      	movs	r3, #12
    2978:	6033      	str	r3, [r6, #0]
    297a:	2000      	movs	r0, #0
    297c:	e7f1      	b.n	2962 <_malloc_r+0x62>
    297e:	0a63      	lsrs	r3, r4, #9
    2980:	d100      	bne.n	2984 <_malloc_r+0x84>
    2982:	e08e      	b.n	2aa2 <_malloc_r+0x1a2>
    2984:	2b04      	cmp	r3, #4
    2986:	d900      	bls.n	298a <_malloc_r+0x8a>
    2988:	e140      	b.n	2c0c <_malloc_r+0x30c>
    298a:	09a3      	lsrs	r3, r4, #6
    298c:	3338      	adds	r3, #56	; 0x38
    298e:	469c      	mov	ip, r3
    2990:	0059      	lsls	r1, r3, #1
    2992:	4db4      	ldr	r5, [pc, #720]	; (2c64 <_malloc_r+0x364>)
    2994:	0089      	lsls	r1, r1, #2
    2996:	1869      	adds	r1, r5, r1
    2998:	68cf      	ldr	r7, [r1, #12]
    299a:	42b9      	cmp	r1, r7
    299c:	d015      	beq.n	29ca <_malloc_r+0xca>
    299e:	687a      	ldr	r2, [r7, #4]
    29a0:	2303      	movs	r3, #3
    29a2:	439a      	bics	r2, r3
    29a4:	1b10      	subs	r0, r2, r4
    29a6:	280f      	cmp	r0, #15
    29a8:	dd00      	ble.n	29ac <_malloc_r+0xac>
    29aa:	e08d      	b.n	2ac8 <_malloc_r+0x1c8>
    29ac:	2800      	cmp	r0, #0
    29ae:	da7c      	bge.n	2aaa <_malloc_r+0x1aa>
    29b0:	2003      	movs	r0, #3
    29b2:	e007      	b.n	29c4 <_malloc_r+0xc4>
    29b4:	687a      	ldr	r2, [r7, #4]
    29b6:	4382      	bics	r2, r0
    29b8:	1b13      	subs	r3, r2, r4
    29ba:	2b0f      	cmp	r3, #15
    29bc:	dd00      	ble.n	29c0 <_malloc_r+0xc0>
    29be:	e083      	b.n	2ac8 <_malloc_r+0x1c8>
    29c0:	2b00      	cmp	r3, #0
    29c2:	da72      	bge.n	2aaa <_malloc_r+0x1aa>
    29c4:	68ff      	ldr	r7, [r7, #12]
    29c6:	42b9      	cmp	r1, r7
    29c8:	d1f4      	bne.n	29b4 <_malloc_r+0xb4>
    29ca:	2201      	movs	r2, #1
    29cc:	4494      	add	ip, r2
    29ce:	1c2b      	adds	r3, r5, #0
    29d0:	692f      	ldr	r7, [r5, #16]
    29d2:	3308      	adds	r3, #8
    29d4:	429f      	cmp	r7, r3
    29d6:	d100      	bne.n	29da <_malloc_r+0xda>
    29d8:	e161      	b.n	2c9e <_malloc_r+0x39e>
    29da:	6878      	ldr	r0, [r7, #4]
    29dc:	2203      	movs	r2, #3
    29de:	4390      	bics	r0, r2
    29e0:	1c02      	adds	r2, r0, #0
    29e2:	1b01      	subs	r1, r0, r4
    29e4:	290f      	cmp	r1, #15
    29e6:	dd00      	ble.n	29ea <_malloc_r+0xea>
    29e8:	e148      	b.n	2c7c <_malloc_r+0x37c>
    29ea:	616b      	str	r3, [r5, #20]
    29ec:	612b      	str	r3, [r5, #16]
    29ee:	2900      	cmp	r1, #0
    29f0:	da5f      	bge.n	2ab2 <_malloc_r+0x1b2>
    29f2:	4b9d      	ldr	r3, [pc, #628]	; (2c68 <_malloc_r+0x368>)
    29f4:	4298      	cmp	r0, r3
    29f6:	d900      	bls.n	29fa <_malloc_r+0xfa>
    29f8:	e112      	b.n	2c20 <_malloc_r+0x320>
    29fa:	08c3      	lsrs	r3, r0, #3
    29fc:	109a      	asrs	r2, r3, #2
    29fe:	2101      	movs	r1, #1
    2a00:	00db      	lsls	r3, r3, #3
    2a02:	18eb      	adds	r3, r5, r3
    2a04:	4091      	lsls	r1, r2
    2a06:	6868      	ldr	r0, [r5, #4]
    2a08:	1c0a      	adds	r2, r1, #0
    2a0a:	6899      	ldr	r1, [r3, #8]
    2a0c:	4302      	orrs	r2, r0
    2a0e:	60fb      	str	r3, [r7, #12]
    2a10:	60b9      	str	r1, [r7, #8]
    2a12:	606a      	str	r2, [r5, #4]
    2a14:	609f      	str	r7, [r3, #8]
    2a16:	60cf      	str	r7, [r1, #12]
    2a18:	4661      	mov	r1, ip
    2a1a:	108b      	asrs	r3, r1, #2
    2a1c:	2101      	movs	r1, #1
    2a1e:	4099      	lsls	r1, r3
    2a20:	4291      	cmp	r1, r2
    2a22:	d855      	bhi.n	2ad0 <_malloc_r+0x1d0>
    2a24:	4211      	tst	r1, r2
    2a26:	d10d      	bne.n	2a44 <_malloc_r+0x144>
    2a28:	2303      	movs	r3, #3
    2a2a:	4660      	mov	r0, ip
    2a2c:	4398      	bics	r0, r3
    2a2e:	1c03      	adds	r3, r0, #0
    2a30:	3304      	adds	r3, #4
    2a32:	0049      	lsls	r1, r1, #1
    2a34:	469c      	mov	ip, r3
    2a36:	4211      	tst	r1, r2
    2a38:	d104      	bne.n	2a44 <_malloc_r+0x144>
    2a3a:	2304      	movs	r3, #4
    2a3c:	0049      	lsls	r1, r1, #1
    2a3e:	449c      	add	ip, r3
    2a40:	4211      	tst	r1, r2
    2a42:	d0fa      	beq.n	2a3a <_malloc_r+0x13a>
    2a44:	2003      	movs	r0, #3
    2a46:	4680      	mov	r8, r0
    2a48:	4662      	mov	r2, ip
    2a4a:	00d3      	lsls	r3, r2, #3
    2a4c:	195b      	adds	r3, r3, r5
    2a4e:	469a      	mov	sl, r3
    2a50:	1c18      	adds	r0, r3, #0
    2a52:	46e1      	mov	r9, ip
    2a54:	68c7      	ldr	r7, [r0, #12]
    2a56:	42b8      	cmp	r0, r7
    2a58:	d107      	bne.n	2a6a <_malloc_r+0x16a>
    2a5a:	e122      	b.n	2ca2 <_malloc_r+0x3a2>
    2a5c:	2b00      	cmp	r3, #0
    2a5e:	db00      	blt.n	2a62 <_malloc_r+0x162>
    2a60:	e131      	b.n	2cc6 <_malloc_r+0x3c6>
    2a62:	68ff      	ldr	r7, [r7, #12]
    2a64:	42b8      	cmp	r0, r7
    2a66:	d100      	bne.n	2a6a <_malloc_r+0x16a>
    2a68:	e11b      	b.n	2ca2 <_malloc_r+0x3a2>
    2a6a:	687a      	ldr	r2, [r7, #4]
    2a6c:	4643      	mov	r3, r8
    2a6e:	439a      	bics	r2, r3
    2a70:	1b13      	subs	r3, r2, r4
    2a72:	2b0f      	cmp	r3, #15
    2a74:	ddf2      	ble.n	2a5c <_malloc_r+0x15c>
    2a76:	2101      	movs	r1, #1
    2a78:	193a      	adds	r2, r7, r4
    2a7a:	430c      	orrs	r4, r1
    2a7c:	607c      	str	r4, [r7, #4]
    2a7e:	68f8      	ldr	r0, [r7, #12]
    2a80:	68bc      	ldr	r4, [r7, #8]
    2a82:	3508      	adds	r5, #8
    2a84:	60e0      	str	r0, [r4, #12]
    2a86:	4319      	orrs	r1, r3
    2a88:	6084      	str	r4, [r0, #8]
    2a8a:	60ea      	str	r2, [r5, #12]
    2a8c:	60aa      	str	r2, [r5, #8]
    2a8e:	1c30      	adds	r0, r6, #0
    2a90:	60d5      	str	r5, [r2, #12]
    2a92:	6095      	str	r5, [r2, #8]
    2a94:	6051      	str	r1, [r2, #4]
    2a96:	50d3      	str	r3, [r2, r3]
    2a98:	f000 faec 	bl	3074 <__malloc_unlock>
    2a9c:	1c38      	adds	r0, r7, #0
    2a9e:	3008      	adds	r0, #8
    2aa0:	e75f      	b.n	2962 <_malloc_r+0x62>
    2aa2:	223f      	movs	r2, #63	; 0x3f
    2aa4:	217e      	movs	r1, #126	; 0x7e
    2aa6:	4694      	mov	ip, r2
    2aa8:	e773      	b.n	2992 <_malloc_r+0x92>
    2aaa:	68fb      	ldr	r3, [r7, #12]
    2aac:	68b9      	ldr	r1, [r7, #8]
    2aae:	60cb      	str	r3, [r1, #12]
    2ab0:	6099      	str	r1, [r3, #8]
    2ab2:	18ba      	adds	r2, r7, r2
    2ab4:	6851      	ldr	r1, [r2, #4]
    2ab6:	2301      	movs	r3, #1
    2ab8:	430b      	orrs	r3, r1
    2aba:	1c30      	adds	r0, r6, #0
    2abc:	6053      	str	r3, [r2, #4]
    2abe:	f000 fad9 	bl	3074 <__malloc_unlock>
    2ac2:	1c38      	adds	r0, r7, #0
    2ac4:	3008      	adds	r0, #8
    2ac6:	e74c      	b.n	2962 <_malloc_r+0x62>
    2ac8:	2001      	movs	r0, #1
    2aca:	4240      	negs	r0, r0
    2acc:	4484      	add	ip, r0
    2ace:	e77c      	b.n	29ca <_malloc_r+0xca>
    2ad0:	68af      	ldr	r7, [r5, #8]
    2ad2:	2303      	movs	r3, #3
    2ad4:	6878      	ldr	r0, [r7, #4]
    2ad6:	4398      	bics	r0, r3
    2ad8:	4681      	mov	r9, r0
    2ada:	42a0      	cmp	r0, r4
    2adc:	d303      	bcc.n	2ae6 <_malloc_r+0x1e6>
    2ade:	1b03      	subs	r3, r0, r4
    2ae0:	2b0f      	cmp	r3, #15
    2ae2:	dd00      	ble.n	2ae6 <_malloc_r+0x1e6>
    2ae4:	e084      	b.n	2bf0 <_malloc_r+0x2f0>
    2ae6:	4649      	mov	r1, r9
    2ae8:	1879      	adds	r1, r7, r1
    2aea:	4a60      	ldr	r2, [pc, #384]	; (2c6c <_malloc_r+0x36c>)
    2aec:	9101      	str	r1, [sp, #4]
    2aee:	4960      	ldr	r1, [pc, #384]	; (2c70 <_malloc_r+0x370>)
    2af0:	6810      	ldr	r0, [r2, #0]
    2af2:	4692      	mov	sl, r2
    2af4:	688a      	ldr	r2, [r1, #8]
    2af6:	1823      	adds	r3, r4, r0
    2af8:	468b      	mov	fp, r1
    2afa:	3201      	adds	r2, #1
    2afc:	d100      	bne.n	2b00 <_malloc_r+0x200>
    2afe:	e144      	b.n	2d8a <_malloc_r+0x48a>
    2b00:	485c      	ldr	r0, [pc, #368]	; (2c74 <_malloc_r+0x374>)
    2b02:	181b      	adds	r3, r3, r0
    2b04:	0b1b      	lsrs	r3, r3, #12
    2b06:	031b      	lsls	r3, r3, #12
    2b08:	9300      	str	r3, [sp, #0]
    2b0a:	9900      	ldr	r1, [sp, #0]
    2b0c:	1c30      	adds	r0, r6, #0
    2b0e:	f000 fc97 	bl	3440 <_sbrk_r>
    2b12:	1c01      	adds	r1, r0, #0
    2b14:	4680      	mov	r8, r0
    2b16:	3101      	adds	r1, #1
    2b18:	d05f      	beq.n	2bda <_malloc_r+0x2da>
    2b1a:	9a01      	ldr	r2, [sp, #4]
    2b1c:	4282      	cmp	r2, r0
    2b1e:	d900      	bls.n	2b22 <_malloc_r+0x222>
    2b20:	e0e8      	b.n	2cf4 <_malloc_r+0x3f4>
    2b22:	4651      	mov	r1, sl
    2b24:	9800      	ldr	r0, [sp, #0]
    2b26:	6849      	ldr	r1, [r1, #4]
    2b28:	4652      	mov	r2, sl
    2b2a:	1843      	adds	r3, r0, r1
    2b2c:	9801      	ldr	r0, [sp, #4]
    2b2e:	6053      	str	r3, [r2, #4]
    2b30:	4540      	cmp	r0, r8
    2b32:	d100      	bne.n	2b36 <_malloc_r+0x236>
    2b34:	e132      	b.n	2d9c <_malloc_r+0x49c>
    2b36:	465a      	mov	r2, fp
    2b38:	6892      	ldr	r2, [r2, #8]
    2b3a:	3201      	adds	r2, #1
    2b3c:	d100      	bne.n	2b40 <_malloc_r+0x240>
    2b3e:	e140      	b.n	2dc2 <_malloc_r+0x4c2>
    2b40:	9801      	ldr	r0, [sp, #4]
    2b42:	4641      	mov	r1, r8
    2b44:	1a0a      	subs	r2, r1, r0
    2b46:	189b      	adds	r3, r3, r2
    2b48:	4651      	mov	r1, sl
    2b4a:	604b      	str	r3, [r1, #4]
    2b4c:	2307      	movs	r3, #7
    2b4e:	4642      	mov	r2, r8
    2b50:	4013      	ands	r3, r2
    2b52:	d100      	bne.n	2b56 <_malloc_r+0x256>
    2b54:	e101      	b.n	2d5a <_malloc_r+0x45a>
    2b56:	1ad2      	subs	r2, r2, r3
    2b58:	3208      	adds	r2, #8
    2b5a:	4690      	mov	r8, r2
    2b5c:	4a46      	ldr	r2, [pc, #280]	; (2c78 <_malloc_r+0x378>)
    2b5e:	1ad3      	subs	r3, r2, r3
    2b60:	9800      	ldr	r0, [sp, #0]
    2b62:	1c02      	adds	r2, r0, #0
    2b64:	4442      	add	r2, r8
    2b66:	0512      	lsls	r2, r2, #20
    2b68:	0d12      	lsrs	r2, r2, #20
    2b6a:	1a9a      	subs	r2, r3, r2
    2b6c:	1c11      	adds	r1, r2, #0
    2b6e:	1c30      	adds	r0, r6, #0
    2b70:	4693      	mov	fp, r2
    2b72:	f000 fc65 	bl	3440 <_sbrk_r>
    2b76:	1c41      	adds	r1, r0, #1
    2b78:	d100      	bne.n	2b7c <_malloc_r+0x27c>
    2b7a:	e11e      	b.n	2dba <_malloc_r+0x4ba>
    2b7c:	4642      	mov	r2, r8
    2b7e:	1a80      	subs	r0, r0, r2
    2b80:	4458      	add	r0, fp
    2b82:	2301      	movs	r3, #1
    2b84:	4318      	orrs	r0, r3
    2b86:	4652      	mov	r2, sl
    2b88:	6851      	ldr	r1, [r2, #4]
    2b8a:	1c0b      	adds	r3, r1, #0
    2b8c:	445b      	add	r3, fp
    2b8e:	4641      	mov	r1, r8
    2b90:	60a9      	str	r1, [r5, #8]
    2b92:	6053      	str	r3, [r2, #4]
    2b94:	6048      	str	r0, [r1, #4]
    2b96:	42af      	cmp	r7, r5
    2b98:	d013      	beq.n	2bc2 <_malloc_r+0x2c2>
    2b9a:	464a      	mov	r2, r9
    2b9c:	2a0f      	cmp	r2, #15
    2b9e:	d800      	bhi.n	2ba2 <_malloc_r+0x2a2>
    2ba0:	e0e6      	b.n	2d70 <_malloc_r+0x470>
    2ba2:	464a      	mov	r2, r9
    2ba4:	6878      	ldr	r0, [r7, #4]
    2ba6:	2107      	movs	r1, #7
    2ba8:	3a0c      	subs	r2, #12
    2baa:	438a      	bics	r2, r1
    2bac:	2101      	movs	r1, #1
    2bae:	4001      	ands	r1, r0
    2bb0:	4311      	orrs	r1, r2
    2bb2:	6079      	str	r1, [r7, #4]
    2bb4:	2005      	movs	r0, #5
    2bb6:	18b9      	adds	r1, r7, r2
    2bb8:	6048      	str	r0, [r1, #4]
    2bba:	6088      	str	r0, [r1, #8]
    2bbc:	2a0f      	cmp	r2, #15
    2bbe:	d900      	bls.n	2bc2 <_malloc_r+0x2c2>
    2bc0:	e103      	b.n	2dca <_malloc_r+0x4ca>
    2bc2:	4652      	mov	r2, sl
    2bc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2bc6:	4293      	cmp	r3, r2
    2bc8:	d901      	bls.n	2bce <_malloc_r+0x2ce>
    2bca:	4650      	mov	r0, sl
    2bcc:	62c3      	str	r3, [r0, #44]	; 0x2c
    2bce:	4651      	mov	r1, sl
    2bd0:	6b09      	ldr	r1, [r1, #48]	; 0x30
    2bd2:	428b      	cmp	r3, r1
    2bd4:	d901      	bls.n	2bda <_malloc_r+0x2da>
    2bd6:	4652      	mov	r2, sl
    2bd8:	6313      	str	r3, [r2, #48]	; 0x30
    2bda:	68af      	ldr	r7, [r5, #8]
    2bdc:	2303      	movs	r3, #3
    2bde:	687a      	ldr	r2, [r7, #4]
    2be0:	439a      	bics	r2, r3
    2be2:	1b13      	subs	r3, r2, r4
    2be4:	4294      	cmp	r4, r2
    2be6:	d900      	bls.n	2bea <_malloc_r+0x2ea>
    2be8:	e0a9      	b.n	2d3e <_malloc_r+0x43e>
    2bea:	2b0f      	cmp	r3, #15
    2bec:	dc00      	bgt.n	2bf0 <_malloc_r+0x2f0>
    2bee:	e0a6      	b.n	2d3e <_malloc_r+0x43e>
    2bf0:	2201      	movs	r2, #1
    2bf2:	1c21      	adds	r1, r4, #0
    2bf4:	4311      	orrs	r1, r2
    2bf6:	193c      	adds	r4, r7, r4
    2bf8:	4313      	orrs	r3, r2
    2bfa:	6079      	str	r1, [r7, #4]
    2bfc:	1c30      	adds	r0, r6, #0
    2bfe:	60ac      	str	r4, [r5, #8]
    2c00:	6063      	str	r3, [r4, #4]
    2c02:	f000 fa37 	bl	3074 <__malloc_unlock>
    2c06:	1c38      	adds	r0, r7, #0
    2c08:	3008      	adds	r0, #8
    2c0a:	e6aa      	b.n	2962 <_malloc_r+0x62>
    2c0c:	2b14      	cmp	r3, #20
    2c0e:	d969      	bls.n	2ce4 <_malloc_r+0x3e4>
    2c10:	2b54      	cmp	r3, #84	; 0x54
    2c12:	d900      	bls.n	2c16 <_malloc_r+0x316>
    2c14:	e098      	b.n	2d48 <_malloc_r+0x448>
    2c16:	0b23      	lsrs	r3, r4, #12
    2c18:	336e      	adds	r3, #110	; 0x6e
    2c1a:	469c      	mov	ip, r3
    2c1c:	0059      	lsls	r1, r3, #1
    2c1e:	e6b8      	b.n	2992 <_malloc_r+0x92>
    2c20:	0a43      	lsrs	r3, r0, #9
    2c22:	2b04      	cmp	r3, #4
    2c24:	d962      	bls.n	2cec <_malloc_r+0x3ec>
    2c26:	2b14      	cmp	r3, #20
    2c28:	d900      	bls.n	2c2c <_malloc_r+0x32c>
    2c2a:	e0b1      	b.n	2d90 <_malloc_r+0x490>
    2c2c:	1c19      	adds	r1, r3, #0
    2c2e:	315b      	adds	r1, #91	; 0x5b
    2c30:	0048      	lsls	r0, r1, #1
    2c32:	0080      	lsls	r0, r0, #2
    2c34:	1940      	adds	r0, r0, r5
    2c36:	6883      	ldr	r3, [r0, #8]
    2c38:	4681      	mov	r9, r0
    2c3a:	4283      	cmp	r3, r0
    2c3c:	d100      	bne.n	2c40 <_malloc_r+0x340>
    2c3e:	e08f      	b.n	2d60 <_malloc_r+0x460>
    2c40:	2103      	movs	r1, #3
    2c42:	4688      	mov	r8, r1
    2c44:	6859      	ldr	r1, [r3, #4]
    2c46:	4640      	mov	r0, r8
    2c48:	4381      	bics	r1, r0
    2c4a:	428a      	cmp	r2, r1
    2c4c:	d202      	bcs.n	2c54 <_malloc_r+0x354>
    2c4e:	689b      	ldr	r3, [r3, #8]
    2c50:	4599      	cmp	r9, r3
    2c52:	d1f7      	bne.n	2c44 <_malloc_r+0x344>
    2c54:	68d9      	ldr	r1, [r3, #12]
    2c56:	686a      	ldr	r2, [r5, #4]
    2c58:	60f9      	str	r1, [r7, #12]
    2c5a:	60bb      	str	r3, [r7, #8]
    2c5c:	608f      	str	r7, [r1, #8]
    2c5e:	60df      	str	r7, [r3, #12]
    2c60:	e6da      	b.n	2a18 <_malloc_r+0x118>
    2c62:	46c0      	nop			; (mov r8, r8)
    2c64:	200000f8 	.word	0x200000f8
    2c68:	000001ff 	.word	0x000001ff
    2c6c:	20000804 	.word	0x20000804
    2c70:	200004f8 	.word	0x200004f8
    2c74:	0000100f 	.word	0x0000100f
    2c78:	00001008 	.word	0x00001008
    2c7c:	2001      	movs	r0, #1
    2c7e:	193a      	adds	r2, r7, r4
    2c80:	4304      	orrs	r4, r0
    2c82:	4308      	orrs	r0, r1
    2c84:	607c      	str	r4, [r7, #4]
    2c86:	616a      	str	r2, [r5, #20]
    2c88:	612a      	str	r2, [r5, #16]
    2c8a:	6050      	str	r0, [r2, #4]
    2c8c:	60d3      	str	r3, [r2, #12]
    2c8e:	6093      	str	r3, [r2, #8]
    2c90:	1c30      	adds	r0, r6, #0
    2c92:	5051      	str	r1, [r2, r1]
    2c94:	f000 f9ee 	bl	3074 <__malloc_unlock>
    2c98:	1c38      	adds	r0, r7, #0
    2c9a:	3008      	adds	r0, #8
    2c9c:	e661      	b.n	2962 <_malloc_r+0x62>
    2c9e:	686a      	ldr	r2, [r5, #4]
    2ca0:	e6ba      	b.n	2a18 <_malloc_r+0x118>
    2ca2:	2201      	movs	r2, #1
    2ca4:	4491      	add	r9, r2
    2ca6:	4643      	mov	r3, r8
    2ca8:	464a      	mov	r2, r9
    2caa:	3008      	adds	r0, #8
    2cac:	4213      	tst	r3, r2
    2cae:	d000      	beq.n	2cb2 <_malloc_r+0x3b2>
    2cb0:	e6d0      	b.n	2a54 <_malloc_r+0x154>
    2cb2:	e02c      	b.n	2d0e <_malloc_r+0x40e>
    2cb4:	1c3b      	adds	r3, r7, #0
    2cb6:	697f      	ldr	r7, [r7, #20]
    2cb8:	3202      	adds	r2, #2
    2cba:	3308      	adds	r3, #8
    2cbc:	4694      	mov	ip, r2
    2cbe:	42bb      	cmp	r3, r7
    2cc0:	d100      	bne.n	2cc4 <_malloc_r+0x3c4>
    2cc2:	e684      	b.n	29ce <_malloc_r+0xce>
    2cc4:	e63c      	b.n	2940 <_malloc_r+0x40>
    2cc6:	18ba      	adds	r2, r7, r2
    2cc8:	6850      	ldr	r0, [r2, #4]
    2cca:	2301      	movs	r3, #1
    2ccc:	4303      	orrs	r3, r0
    2cce:	6053      	str	r3, [r2, #4]
    2cd0:	68fb      	ldr	r3, [r7, #12]
    2cd2:	68ba      	ldr	r2, [r7, #8]
    2cd4:	1c30      	adds	r0, r6, #0
    2cd6:	60d3      	str	r3, [r2, #12]
    2cd8:	609a      	str	r2, [r3, #8]
    2cda:	f000 f9cb 	bl	3074 <__malloc_unlock>
    2cde:	1c38      	adds	r0, r7, #0
    2ce0:	3008      	adds	r0, #8
    2ce2:	e63e      	b.n	2962 <_malloc_r+0x62>
    2ce4:	335b      	adds	r3, #91	; 0x5b
    2ce6:	469c      	mov	ip, r3
    2ce8:	0059      	lsls	r1, r3, #1
    2cea:	e652      	b.n	2992 <_malloc_r+0x92>
    2cec:	0981      	lsrs	r1, r0, #6
    2cee:	3138      	adds	r1, #56	; 0x38
    2cf0:	0048      	lsls	r0, r1, #1
    2cf2:	e79e      	b.n	2c32 <_malloc_r+0x332>
    2cf4:	42af      	cmp	r7, r5
    2cf6:	d000      	beq.n	2cfa <_malloc_r+0x3fa>
    2cf8:	e76f      	b.n	2bda <_malloc_r+0x2da>
    2cfa:	e712      	b.n	2b22 <_malloc_r+0x222>
    2cfc:	4653      	mov	r3, sl
    2cfe:	6818      	ldr	r0, [r3, #0]
    2d00:	2201      	movs	r2, #1
    2d02:	4252      	negs	r2, r2
    2d04:	3b08      	subs	r3, #8
    2d06:	4494      	add	ip, r2
    2d08:	4682      	mov	sl, r0
    2d0a:	4298      	cmp	r0, r3
    2d0c:	d177      	bne.n	2dfe <_malloc_r+0x4fe>
    2d0e:	4643      	mov	r3, r8
    2d10:	4660      	mov	r0, ip
    2d12:	4203      	tst	r3, r0
    2d14:	d1f2      	bne.n	2cfc <_malloc_r+0x3fc>
    2d16:	686b      	ldr	r3, [r5, #4]
    2d18:	438b      	bics	r3, r1
    2d1a:	606b      	str	r3, [r5, #4]
    2d1c:	0049      	lsls	r1, r1, #1
    2d1e:	4299      	cmp	r1, r3
    2d20:	d900      	bls.n	2d24 <_malloc_r+0x424>
    2d22:	e6d5      	b.n	2ad0 <_malloc_r+0x1d0>
    2d24:	2900      	cmp	r1, #0
    2d26:	d100      	bne.n	2d2a <_malloc_r+0x42a>
    2d28:	e6d2      	b.n	2ad0 <_malloc_r+0x1d0>
    2d2a:	46cc      	mov	ip, r9
    2d2c:	4219      	tst	r1, r3
    2d2e:	d000      	beq.n	2d32 <_malloc_r+0x432>
    2d30:	e68a      	b.n	2a48 <_malloc_r+0x148>
    2d32:	2204      	movs	r2, #4
    2d34:	0049      	lsls	r1, r1, #1
    2d36:	4494      	add	ip, r2
    2d38:	4219      	tst	r1, r3
    2d3a:	d0fa      	beq.n	2d32 <_malloc_r+0x432>
    2d3c:	e684      	b.n	2a48 <_malloc_r+0x148>
    2d3e:	1c30      	adds	r0, r6, #0
    2d40:	f000 f998 	bl	3074 <__malloc_unlock>
    2d44:	2000      	movs	r0, #0
    2d46:	e60c      	b.n	2962 <_malloc_r+0x62>
    2d48:	22aa      	movs	r2, #170	; 0xaa
    2d4a:	0052      	lsls	r2, r2, #1
    2d4c:	4293      	cmp	r3, r2
    2d4e:	d814      	bhi.n	2d7a <_malloc_r+0x47a>
    2d50:	0be3      	lsrs	r3, r4, #15
    2d52:	3377      	adds	r3, #119	; 0x77
    2d54:	469c      	mov	ip, r3
    2d56:	0059      	lsls	r1, r3, #1
    2d58:	e61b      	b.n	2992 <_malloc_r+0x92>
    2d5a:	2380      	movs	r3, #128	; 0x80
    2d5c:	015b      	lsls	r3, r3, #5
    2d5e:	e6ff      	b.n	2b60 <_malloc_r+0x260>
    2d60:	1089      	asrs	r1, r1, #2
    2d62:	6868      	ldr	r0, [r5, #4]
    2d64:	2201      	movs	r2, #1
    2d66:	408a      	lsls	r2, r1
    2d68:	4302      	orrs	r2, r0
    2d6a:	606a      	str	r2, [r5, #4]
    2d6c:	1c19      	adds	r1, r3, #0
    2d6e:	e773      	b.n	2c58 <_malloc_r+0x358>
    2d70:	2301      	movs	r3, #1
    2d72:	604b      	str	r3, [r1, #4]
    2d74:	4647      	mov	r7, r8
    2d76:	2200      	movs	r2, #0
    2d78:	e733      	b.n	2be2 <_malloc_r+0x2e2>
    2d7a:	4a22      	ldr	r2, [pc, #136]	; (2e04 <_malloc_r+0x504>)
    2d7c:	4293      	cmp	r3, r2
    2d7e:	d818      	bhi.n	2db2 <_malloc_r+0x4b2>
    2d80:	0ca3      	lsrs	r3, r4, #18
    2d82:	337c      	adds	r3, #124	; 0x7c
    2d84:	469c      	mov	ip, r3
    2d86:	0059      	lsls	r1, r3, #1
    2d88:	e603      	b.n	2992 <_malloc_r+0x92>
    2d8a:	3310      	adds	r3, #16
    2d8c:	9300      	str	r3, [sp, #0]
    2d8e:	e6bc      	b.n	2b0a <_malloc_r+0x20a>
    2d90:	2b54      	cmp	r3, #84	; 0x54
    2d92:	d822      	bhi.n	2dda <_malloc_r+0x4da>
    2d94:	0b01      	lsrs	r1, r0, #12
    2d96:	316e      	adds	r1, #110	; 0x6e
    2d98:	0048      	lsls	r0, r1, #1
    2d9a:	e74a      	b.n	2c32 <_malloc_r+0x332>
    2d9c:	0502      	lsls	r2, r0, #20
    2d9e:	d000      	beq.n	2da2 <_malloc_r+0x4a2>
    2da0:	e6c9      	b.n	2b36 <_malloc_r+0x236>
    2da2:	9900      	ldr	r1, [sp, #0]
    2da4:	68aa      	ldr	r2, [r5, #8]
    2da6:	1c08      	adds	r0, r1, #0
    2da8:	4448      	add	r0, r9
    2daa:	2101      	movs	r1, #1
    2dac:	4301      	orrs	r1, r0
    2dae:	6051      	str	r1, [r2, #4]
    2db0:	e707      	b.n	2bc2 <_malloc_r+0x2c2>
    2db2:	237e      	movs	r3, #126	; 0x7e
    2db4:	21fc      	movs	r1, #252	; 0xfc
    2db6:	469c      	mov	ip, r3
    2db8:	e5eb      	b.n	2992 <_malloc_r+0x92>
    2dba:	2300      	movs	r3, #0
    2dbc:	2001      	movs	r0, #1
    2dbe:	469b      	mov	fp, r3
    2dc0:	e6e1      	b.n	2b86 <_malloc_r+0x286>
    2dc2:	4643      	mov	r3, r8
    2dc4:	4658      	mov	r0, fp
    2dc6:	6083      	str	r3, [r0, #8]
    2dc8:	e6c0      	b.n	2b4c <_malloc_r+0x24c>
    2dca:	1c39      	adds	r1, r7, #0
    2dcc:	3108      	adds	r1, #8
    2dce:	1c30      	adds	r0, r6, #0
    2dd0:	f001 fbe4 	bl	459c <_free_r>
    2dd4:	4651      	mov	r1, sl
    2dd6:	684b      	ldr	r3, [r1, #4]
    2dd8:	e6f3      	b.n	2bc2 <_malloc_r+0x2c2>
    2dda:	21aa      	movs	r1, #170	; 0xaa
    2ddc:	0049      	lsls	r1, r1, #1
    2dde:	428b      	cmp	r3, r1
    2de0:	d803      	bhi.n	2dea <_malloc_r+0x4ea>
    2de2:	0bc1      	lsrs	r1, r0, #15
    2de4:	3177      	adds	r1, #119	; 0x77
    2de6:	0048      	lsls	r0, r1, #1
    2de8:	e723      	b.n	2c32 <_malloc_r+0x332>
    2dea:	4906      	ldr	r1, [pc, #24]	; (2e04 <_malloc_r+0x504>)
    2dec:	428b      	cmp	r3, r1
    2dee:	d803      	bhi.n	2df8 <_malloc_r+0x4f8>
    2df0:	0c81      	lsrs	r1, r0, #18
    2df2:	317c      	adds	r1, #124	; 0x7c
    2df4:	0048      	lsls	r0, r1, #1
    2df6:	e71c      	b.n	2c32 <_malloc_r+0x332>
    2df8:	20fc      	movs	r0, #252	; 0xfc
    2dfa:	217e      	movs	r1, #126	; 0x7e
    2dfc:	e719      	b.n	2c32 <_malloc_r+0x332>
    2dfe:	686b      	ldr	r3, [r5, #4]
    2e00:	e78c      	b.n	2d1c <_malloc_r+0x41c>
    2e02:	46c0      	nop			; (mov r8, r8)
    2e04:	00000554 	.word	0x00000554

00002e08 <memchr>:
    2e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e0a:	b2cc      	uxtb	r4, r1
    2e0c:	0783      	lsls	r3, r0, #30
    2e0e:	d037      	beq.n	2e80 <memchr+0x78>
    2e10:	1e53      	subs	r3, r2, #1
    2e12:	2a00      	cmp	r2, #0
    2e14:	d01f      	beq.n	2e56 <memchr+0x4e>
    2e16:	7802      	ldrb	r2, [r0, #0]
    2e18:	42a2      	cmp	r2, r4
    2e1a:	d01d      	beq.n	2e58 <memchr+0x50>
    2e1c:	2503      	movs	r5, #3
    2e1e:	e005      	b.n	2e2c <memchr+0x24>
    2e20:	2b00      	cmp	r3, #0
    2e22:	d018      	beq.n	2e56 <memchr+0x4e>
    2e24:	7802      	ldrb	r2, [r0, #0]
    2e26:	3b01      	subs	r3, #1
    2e28:	42a2      	cmp	r2, r4
    2e2a:	d015      	beq.n	2e58 <memchr+0x50>
    2e2c:	3001      	adds	r0, #1
    2e2e:	4228      	tst	r0, r5
    2e30:	d1f6      	bne.n	2e20 <memchr+0x18>
    2e32:	2b03      	cmp	r3, #3
    2e34:	d811      	bhi.n	2e5a <memchr+0x52>
    2e36:	2b00      	cmp	r3, #0
    2e38:	d00d      	beq.n	2e56 <memchr+0x4e>
    2e3a:	7802      	ldrb	r2, [r0, #0]
    2e3c:	42a2      	cmp	r2, r4
    2e3e:	d00b      	beq.n	2e58 <memchr+0x50>
    2e40:	1c42      	adds	r2, r0, #1
    2e42:	18c3      	adds	r3, r0, r3
    2e44:	e004      	b.n	2e50 <memchr+0x48>
    2e46:	3201      	adds	r2, #1
    2e48:	1e51      	subs	r1, r2, #1
    2e4a:	7809      	ldrb	r1, [r1, #0]
    2e4c:	42a1      	cmp	r1, r4
    2e4e:	d003      	beq.n	2e58 <memchr+0x50>
    2e50:	1e10      	subs	r0, r2, #0
    2e52:	4298      	cmp	r0, r3
    2e54:	d1f7      	bne.n	2e46 <memchr+0x3e>
    2e56:	2000      	movs	r0, #0
    2e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e5a:	26ff      	movs	r6, #255	; 0xff
    2e5c:	4031      	ands	r1, r6
    2e5e:	020e      	lsls	r6, r1, #8
    2e60:	4331      	orrs	r1, r6
    2e62:	040e      	lsls	r6, r1, #16
    2e64:	4d07      	ldr	r5, [pc, #28]	; (2e84 <memchr+0x7c>)
    2e66:	430e      	orrs	r6, r1
    2e68:	6802      	ldr	r2, [r0, #0]
    2e6a:	4f07      	ldr	r7, [pc, #28]	; (2e88 <memchr+0x80>)
    2e6c:	4072      	eors	r2, r6
    2e6e:	19d1      	adds	r1, r2, r7
    2e70:	4391      	bics	r1, r2
    2e72:	4229      	tst	r1, r5
    2e74:	d1df      	bne.n	2e36 <memchr+0x2e>
    2e76:	3b04      	subs	r3, #4
    2e78:	3004      	adds	r0, #4
    2e7a:	2b03      	cmp	r3, #3
    2e7c:	d8f4      	bhi.n	2e68 <memchr+0x60>
    2e7e:	e7da      	b.n	2e36 <memchr+0x2e>
    2e80:	1c13      	adds	r3, r2, #0
    2e82:	e7d6      	b.n	2e32 <memchr+0x2a>
    2e84:	80808080 	.word	0x80808080
    2e88:	fefefeff 	.word	0xfefefeff

00002e8c <memcpy>:
    2e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e8e:	2a0f      	cmp	r2, #15
    2e90:	d935      	bls.n	2efe <memcpy+0x72>
    2e92:	1c03      	adds	r3, r0, #0
    2e94:	430b      	orrs	r3, r1
    2e96:	079c      	lsls	r4, r3, #30
    2e98:	d135      	bne.n	2f06 <memcpy+0x7a>
    2e9a:	1c16      	adds	r6, r2, #0
    2e9c:	3e10      	subs	r6, #16
    2e9e:	0936      	lsrs	r6, r6, #4
    2ea0:	0135      	lsls	r5, r6, #4
    2ea2:	1945      	adds	r5, r0, r5
    2ea4:	3510      	adds	r5, #16
    2ea6:	1c0c      	adds	r4, r1, #0
    2ea8:	1c03      	adds	r3, r0, #0
    2eaa:	6827      	ldr	r7, [r4, #0]
    2eac:	601f      	str	r7, [r3, #0]
    2eae:	6867      	ldr	r7, [r4, #4]
    2eb0:	605f      	str	r7, [r3, #4]
    2eb2:	68a7      	ldr	r7, [r4, #8]
    2eb4:	609f      	str	r7, [r3, #8]
    2eb6:	68e7      	ldr	r7, [r4, #12]
    2eb8:	3410      	adds	r4, #16
    2eba:	60df      	str	r7, [r3, #12]
    2ebc:	3310      	adds	r3, #16
    2ebe:	42ab      	cmp	r3, r5
    2ec0:	d1f3      	bne.n	2eaa <memcpy+0x1e>
    2ec2:	1c73      	adds	r3, r6, #1
    2ec4:	011b      	lsls	r3, r3, #4
    2ec6:	18c5      	adds	r5, r0, r3
    2ec8:	18c9      	adds	r1, r1, r3
    2eca:	230f      	movs	r3, #15
    2ecc:	4013      	ands	r3, r2
    2ece:	2b03      	cmp	r3, #3
    2ed0:	d91b      	bls.n	2f0a <memcpy+0x7e>
    2ed2:	1f1c      	subs	r4, r3, #4
    2ed4:	08a4      	lsrs	r4, r4, #2
    2ed6:	3401      	adds	r4, #1
    2ed8:	00a4      	lsls	r4, r4, #2
    2eda:	2300      	movs	r3, #0
    2edc:	58ce      	ldr	r6, [r1, r3]
    2ede:	50ee      	str	r6, [r5, r3]
    2ee0:	3304      	adds	r3, #4
    2ee2:	42a3      	cmp	r3, r4
    2ee4:	d1fa      	bne.n	2edc <memcpy+0x50>
    2ee6:	18ed      	adds	r5, r5, r3
    2ee8:	18c9      	adds	r1, r1, r3
    2eea:	2303      	movs	r3, #3
    2eec:	401a      	ands	r2, r3
    2eee:	d005      	beq.n	2efc <memcpy+0x70>
    2ef0:	2300      	movs	r3, #0
    2ef2:	5ccc      	ldrb	r4, [r1, r3]
    2ef4:	54ec      	strb	r4, [r5, r3]
    2ef6:	3301      	adds	r3, #1
    2ef8:	4293      	cmp	r3, r2
    2efa:	d1fa      	bne.n	2ef2 <memcpy+0x66>
    2efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2efe:	1c05      	adds	r5, r0, #0
    2f00:	2a00      	cmp	r2, #0
    2f02:	d1f5      	bne.n	2ef0 <memcpy+0x64>
    2f04:	e7fa      	b.n	2efc <memcpy+0x70>
    2f06:	1c05      	adds	r5, r0, #0
    2f08:	e7f2      	b.n	2ef0 <memcpy+0x64>
    2f0a:	1c1a      	adds	r2, r3, #0
    2f0c:	e7f8      	b.n	2f00 <memcpy+0x74>
    2f0e:	46c0      	nop			; (mov r8, r8)

00002f10 <memmove>:
    2f10:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f12:	4288      	cmp	r0, r1
    2f14:	d90e      	bls.n	2f34 <memmove+0x24>
    2f16:	188d      	adds	r5, r1, r2
    2f18:	42a8      	cmp	r0, r5
    2f1a:	d20b      	bcs.n	2f34 <memmove+0x24>
    2f1c:	1886      	adds	r6, r0, r2
    2f1e:	1e53      	subs	r3, r2, #1
    2f20:	4251      	negs	r1, r2
    2f22:	2a00      	cmp	r2, #0
    2f24:	d005      	beq.n	2f32 <memmove+0x22>
    2f26:	186a      	adds	r2, r5, r1
    2f28:	5cd4      	ldrb	r4, [r2, r3]
    2f2a:	1872      	adds	r2, r6, r1
    2f2c:	54d4      	strb	r4, [r2, r3]
    2f2e:	3b01      	subs	r3, #1
    2f30:	d2f9      	bcs.n	2f26 <memmove+0x16>
    2f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f34:	2a0f      	cmp	r2, #15
    2f36:	d809      	bhi.n	2f4c <memmove+0x3c>
    2f38:	1c05      	adds	r5, r0, #0
    2f3a:	2a00      	cmp	r2, #0
    2f3c:	d0f9      	beq.n	2f32 <memmove+0x22>
    2f3e:	2300      	movs	r3, #0
    2f40:	5ccc      	ldrb	r4, [r1, r3]
    2f42:	54ec      	strb	r4, [r5, r3]
    2f44:	3301      	adds	r3, #1
    2f46:	4293      	cmp	r3, r2
    2f48:	d1fa      	bne.n	2f40 <memmove+0x30>
    2f4a:	e7f2      	b.n	2f32 <memmove+0x22>
    2f4c:	1c03      	adds	r3, r0, #0
    2f4e:	430b      	orrs	r3, r1
    2f50:	079c      	lsls	r4, r3, #30
    2f52:	d12a      	bne.n	2faa <memmove+0x9a>
    2f54:	1c16      	adds	r6, r2, #0
    2f56:	3e10      	subs	r6, #16
    2f58:	0936      	lsrs	r6, r6, #4
    2f5a:	0135      	lsls	r5, r6, #4
    2f5c:	1945      	adds	r5, r0, r5
    2f5e:	3510      	adds	r5, #16
    2f60:	1c0c      	adds	r4, r1, #0
    2f62:	1c03      	adds	r3, r0, #0
    2f64:	6827      	ldr	r7, [r4, #0]
    2f66:	601f      	str	r7, [r3, #0]
    2f68:	6867      	ldr	r7, [r4, #4]
    2f6a:	605f      	str	r7, [r3, #4]
    2f6c:	68a7      	ldr	r7, [r4, #8]
    2f6e:	609f      	str	r7, [r3, #8]
    2f70:	68e7      	ldr	r7, [r4, #12]
    2f72:	3410      	adds	r4, #16
    2f74:	60df      	str	r7, [r3, #12]
    2f76:	3310      	adds	r3, #16
    2f78:	42ab      	cmp	r3, r5
    2f7a:	d1f3      	bne.n	2f64 <memmove+0x54>
    2f7c:	1c73      	adds	r3, r6, #1
    2f7e:	011b      	lsls	r3, r3, #4
    2f80:	18c5      	adds	r5, r0, r3
    2f82:	18c9      	adds	r1, r1, r3
    2f84:	230f      	movs	r3, #15
    2f86:	4013      	ands	r3, r2
    2f88:	2b03      	cmp	r3, #3
    2f8a:	d910      	bls.n	2fae <memmove+0x9e>
    2f8c:	1f1c      	subs	r4, r3, #4
    2f8e:	08a4      	lsrs	r4, r4, #2
    2f90:	3401      	adds	r4, #1
    2f92:	00a4      	lsls	r4, r4, #2
    2f94:	2300      	movs	r3, #0
    2f96:	58ce      	ldr	r6, [r1, r3]
    2f98:	50ee      	str	r6, [r5, r3]
    2f9a:	3304      	adds	r3, #4
    2f9c:	42a3      	cmp	r3, r4
    2f9e:	d1fa      	bne.n	2f96 <memmove+0x86>
    2fa0:	18ed      	adds	r5, r5, r3
    2fa2:	18c9      	adds	r1, r1, r3
    2fa4:	2303      	movs	r3, #3
    2fa6:	401a      	ands	r2, r3
    2fa8:	e7c7      	b.n	2f3a <memmove+0x2a>
    2faa:	1c05      	adds	r5, r0, #0
    2fac:	e7c7      	b.n	2f3e <memmove+0x2e>
    2fae:	1c1a      	adds	r2, r3, #0
    2fb0:	e7c3      	b.n	2f3a <memmove+0x2a>
    2fb2:	46c0      	nop			; (mov r8, r8)

00002fb4 <memset>:
    2fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fb6:	464f      	mov	r7, r9
    2fb8:	4646      	mov	r6, r8
    2fba:	b4c0      	push	{r6, r7}
    2fbc:	b083      	sub	sp, #12
    2fbe:	0783      	lsls	r3, r0, #30
    2fc0:	d052      	beq.n	3068 <memset+0xb4>
    2fc2:	1e54      	subs	r4, r2, #1
    2fc4:	2a00      	cmp	r2, #0
    2fc6:	d04a      	beq.n	305e <memset+0xaa>
    2fc8:	b2ce      	uxtb	r6, r1
    2fca:	1c03      	adds	r3, r0, #0
    2fcc:	2503      	movs	r5, #3
    2fce:	e003      	b.n	2fd8 <memset+0x24>
    2fd0:	1e62      	subs	r2, r4, #1
    2fd2:	2c00      	cmp	r4, #0
    2fd4:	d043      	beq.n	305e <memset+0xaa>
    2fd6:	1c14      	adds	r4, r2, #0
    2fd8:	3301      	adds	r3, #1
    2fda:	1e5a      	subs	r2, r3, #1
    2fdc:	7016      	strb	r6, [r2, #0]
    2fde:	422b      	tst	r3, r5
    2fe0:	d1f6      	bne.n	2fd0 <memset+0x1c>
    2fe2:	2c03      	cmp	r4, #3
    2fe4:	d933      	bls.n	304e <memset+0x9a>
    2fe6:	25ff      	movs	r5, #255	; 0xff
    2fe8:	400d      	ands	r5, r1
    2fea:	022a      	lsls	r2, r5, #8
    2fec:	4315      	orrs	r5, r2
    2fee:	042a      	lsls	r2, r5, #16
    2ff0:	4315      	orrs	r5, r2
    2ff2:	2c0f      	cmp	r4, #15
    2ff4:	d91a      	bls.n	302c <memset+0x78>
    2ff6:	1c27      	adds	r7, r4, #0
    2ff8:	3f10      	subs	r7, #16
    2ffa:	093f      	lsrs	r7, r7, #4
    2ffc:	46b9      	mov	r9, r7
    2ffe:	013f      	lsls	r7, r7, #4
    3000:	46b8      	mov	r8, r7
    3002:	2710      	movs	r7, #16
    3004:	18ff      	adds	r7, r7, r3
    3006:	46bc      	mov	ip, r7
    3008:	4646      	mov	r6, r8
    300a:	1c1a      	adds	r2, r3, #0
    300c:	4466      	add	r6, ip
    300e:	6015      	str	r5, [r2, #0]
    3010:	6055      	str	r5, [r2, #4]
    3012:	6095      	str	r5, [r2, #8]
    3014:	60d5      	str	r5, [r2, #12]
    3016:	3210      	adds	r2, #16
    3018:	42b2      	cmp	r2, r6
    301a:	d1f8      	bne.n	300e <memset+0x5a>
    301c:	464f      	mov	r7, r9
    301e:	3701      	adds	r7, #1
    3020:	013f      	lsls	r7, r7, #4
    3022:	220f      	movs	r2, #15
    3024:	19db      	adds	r3, r3, r7
    3026:	4014      	ands	r4, r2
    3028:	2c03      	cmp	r4, #3
    302a:	d910      	bls.n	304e <memset+0x9a>
    302c:	1f27      	subs	r7, r4, #4
    302e:	1d1e      	adds	r6, r3, #4
    3030:	08bf      	lsrs	r7, r7, #2
    3032:	9601      	str	r6, [sp, #4]
    3034:	00be      	lsls	r6, r7, #2
    3036:	46b4      	mov	ip, r6
    3038:	9e01      	ldr	r6, [sp, #4]
    303a:	1c1a      	adds	r2, r3, #0
    303c:	4466      	add	r6, ip
    303e:	c220      	stmia	r2!, {r5}
    3040:	42b2      	cmp	r2, r6
    3042:	d1fc      	bne.n	303e <memset+0x8a>
    3044:	3701      	adds	r7, #1
    3046:	00bf      	lsls	r7, r7, #2
    3048:	2203      	movs	r2, #3
    304a:	19db      	adds	r3, r3, r7
    304c:	4014      	ands	r4, r2
    304e:	2c00      	cmp	r4, #0
    3050:	d005      	beq.n	305e <memset+0xaa>
    3052:	b2c9      	uxtb	r1, r1
    3054:	191c      	adds	r4, r3, r4
    3056:	7019      	strb	r1, [r3, #0]
    3058:	3301      	adds	r3, #1
    305a:	42a3      	cmp	r3, r4
    305c:	d1fb      	bne.n	3056 <memset+0xa2>
    305e:	b003      	add	sp, #12
    3060:	bc0c      	pop	{r2, r3}
    3062:	4690      	mov	r8, r2
    3064:	4699      	mov	r9, r3
    3066:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3068:	1c03      	adds	r3, r0, #0
    306a:	1c14      	adds	r4, r2, #0
    306c:	e7b9      	b.n	2fe2 <memset+0x2e>
    306e:	46c0      	nop			; (mov r8, r8)

00003070 <__malloc_lock>:
    3070:	4770      	bx	lr
    3072:	46c0      	nop			; (mov r8, r8)

00003074 <__malloc_unlock>:
    3074:	4770      	bx	lr
    3076:	46c0      	nop			; (mov r8, r8)

00003078 <_iprintf_r>:
    3078:	b40e      	push	{r1, r2, r3}
    307a:	b510      	push	{r4, lr}
    307c:	1c04      	adds	r4, r0, #0
    307e:	b083      	sub	sp, #12
    3080:	2800      	cmp	r0, #0
    3082:	d004      	beq.n	308e <_iprintf_r+0x16>
    3084:	6983      	ldr	r3, [r0, #24]
    3086:	2b00      	cmp	r3, #0
    3088:	d101      	bne.n	308e <_iprintf_r+0x16>
    308a:	f001 f8b3 	bl	41f4 <__sinit>
    308e:	ab06      	add	r3, sp, #24
    3090:	68a1      	ldr	r1, [r4, #8]
    3092:	1c20      	adds	r0, r4, #0
    3094:	9a05      	ldr	r2, [sp, #20]
    3096:	9301      	str	r3, [sp, #4]
    3098:	f000 fd14 	bl	3ac4 <_vfiprintf_r>
    309c:	b003      	add	sp, #12
    309e:	bc10      	pop	{r4}
    30a0:	bc08      	pop	{r3}
    30a2:	b003      	add	sp, #12
    30a4:	4718      	bx	r3
    30a6:	46c0      	nop			; (mov r8, r8)

000030a8 <iprintf>:
    30a8:	b40f      	push	{r0, r1, r2, r3}
    30aa:	b510      	push	{r4, lr}
    30ac:	4b0b      	ldr	r3, [pc, #44]	; (30dc <iprintf+0x34>)
    30ae:	b082      	sub	sp, #8
    30b0:	681c      	ldr	r4, [r3, #0]
    30b2:	2c00      	cmp	r4, #0
    30b4:	d005      	beq.n	30c2 <iprintf+0x1a>
    30b6:	69a3      	ldr	r3, [r4, #24]
    30b8:	2b00      	cmp	r3, #0
    30ba:	d102      	bne.n	30c2 <iprintf+0x1a>
    30bc:	1c20      	adds	r0, r4, #0
    30be:	f001 f899 	bl	41f4 <__sinit>
    30c2:	ab05      	add	r3, sp, #20
    30c4:	68a1      	ldr	r1, [r4, #8]
    30c6:	1c20      	adds	r0, r4, #0
    30c8:	9a04      	ldr	r2, [sp, #16]
    30ca:	9301      	str	r3, [sp, #4]
    30cc:	f000 fcfa 	bl	3ac4 <_vfiprintf_r>
    30d0:	b002      	add	sp, #8
    30d2:	bc10      	pop	{r4}
    30d4:	bc08      	pop	{r3}
    30d6:	b004      	add	sp, #16
    30d8:	4718      	bx	r3
    30da:	46c0      	nop			; (mov r8, r8)
    30dc:	20000004 	.word	0x20000004

000030e0 <_realloc_r>:
    30e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30e2:	464d      	mov	r5, r9
    30e4:	4644      	mov	r4, r8
    30e6:	465f      	mov	r7, fp
    30e8:	4656      	mov	r6, sl
    30ea:	b4f0      	push	{r4, r5, r6, r7}
    30ec:	4680      	mov	r8, r0
    30ee:	b085      	sub	sp, #20
    30f0:	1c0d      	adds	r5, r1, #0
    30f2:	4691      	mov	r9, r2
    30f4:	d100      	bne.n	30f8 <_realloc_r+0x18>
    30f6:	e0dd      	b.n	32b4 <_realloc_r+0x1d4>
    30f8:	1c2e      	adds	r6, r5, #0
    30fa:	3e08      	subs	r6, #8
    30fc:	f7ff ffb8 	bl	3070 <__malloc_lock>
    3100:	6873      	ldr	r3, [r6, #4]
    3102:	464f      	mov	r7, r9
    3104:	2203      	movs	r2, #3
    3106:	1c1c      	adds	r4, r3, #0
    3108:	370b      	adds	r7, #11
    310a:	46b3      	mov	fp, r6
    310c:	4394      	bics	r4, r2
    310e:	2f16      	cmp	r7, #22
    3110:	d900      	bls.n	3114 <_realloc_r+0x34>
    3112:	e076      	b.n	3202 <_realloc_r+0x122>
    3114:	2010      	movs	r0, #16
    3116:	9001      	str	r0, [sp, #4]
    3118:	2710      	movs	r7, #16
    311a:	45b9      	cmp	r9, r7
    311c:	d900      	bls.n	3120 <_realloc_r+0x40>
    311e:	e075      	b.n	320c <_realloc_r+0x12c>
    3120:	9a01      	ldr	r2, [sp, #4]
    3122:	4294      	cmp	r4, r2
    3124:	da56      	bge.n	31d4 <_realloc_r+0xf4>
    3126:	48c5      	ldr	r0, [pc, #788]	; (343c <_realloc_r+0x35c>)
    3128:	1932      	adds	r2, r6, r4
    312a:	6880      	ldr	r0, [r0, #8]
    312c:	9003      	str	r0, [sp, #12]
    312e:	4290      	cmp	r0, r2
    3130:	d100      	bne.n	3134 <_realloc_r+0x54>
    3132:	e0c3      	b.n	32bc <_realloc_r+0x1dc>
    3134:	6851      	ldr	r1, [r2, #4]
    3136:	1c08      	adds	r0, r1, #0
    3138:	468a      	mov	sl, r1
    313a:	2101      	movs	r1, #1
    313c:	4388      	bics	r0, r1
    313e:	4684      	mov	ip, r0
    3140:	4494      	add	ip, r2
    3142:	4661      	mov	r1, ip
    3144:	6848      	ldr	r0, [r1, #4]
    3146:	2101      	movs	r1, #1
    3148:	4208      	tst	r0, r1
    314a:	d064      	beq.n	3216 <_realloc_r+0x136>
    314c:	2000      	movs	r0, #0
    314e:	2200      	movs	r2, #0
    3150:	07d9      	lsls	r1, r3, #31
    3152:	d500      	bpl.n	3156 <_realloc_r+0x76>
    3154:	e086      	b.n	3264 <_realloc_r+0x184>
    3156:	6833      	ldr	r3, [r6, #0]
    3158:	2103      	movs	r1, #3
    315a:	1af3      	subs	r3, r6, r3
    315c:	468c      	mov	ip, r1
    315e:	6859      	ldr	r1, [r3, #4]
    3160:	469a      	mov	sl, r3
    3162:	4663      	mov	r3, ip
    3164:	4399      	bics	r1, r3
    3166:	468c      	mov	ip, r1
    3168:	2a00      	cmp	r2, #0
    316a:	d100      	bne.n	316e <_realloc_r+0x8e>
    316c:	e0df      	b.n	332e <_realloc_r+0x24e>
    316e:	9903      	ldr	r1, [sp, #12]
    3170:	428a      	cmp	r2, r1
    3172:	d100      	bne.n	3176 <_realloc_r+0x96>
    3174:	e0de      	b.n	3334 <_realloc_r+0x254>
    3176:	4661      	mov	r1, ip
    3178:	190b      	adds	r3, r1, r4
    317a:	9901      	ldr	r1, [sp, #4]
    317c:	18c0      	adds	r0, r0, r3
    317e:	9003      	str	r0, [sp, #12]
    3180:	4288      	cmp	r0, r1
    3182:	db6a      	blt.n	325a <_realloc_r+0x17a>
    3184:	68d3      	ldr	r3, [r2, #12]
    3186:	6892      	ldr	r2, [r2, #8]
    3188:	60d3      	str	r3, [r2, #12]
    318a:	609a      	str	r2, [r3, #8]
    318c:	4652      	mov	r2, sl
    318e:	68d3      	ldr	r3, [r2, #12]
    3190:	6892      	ldr	r2, [r2, #8]
    3192:	4656      	mov	r6, sl
    3194:	60d3      	str	r3, [r2, #12]
    3196:	609a      	str	r2, [r3, #8]
    3198:	1f22      	subs	r2, r4, #4
    319a:	3608      	adds	r6, #8
    319c:	2a24      	cmp	r2, #36	; 0x24
    319e:	d900      	bls.n	31a2 <_realloc_r+0xc2>
    31a0:	e0bb      	b.n	331a <_realloc_r+0x23a>
    31a2:	1c33      	adds	r3, r6, #0
    31a4:	2a13      	cmp	r2, #19
    31a6:	d90a      	bls.n	31be <_realloc_r+0xde>
    31a8:	682b      	ldr	r3, [r5, #0]
    31aa:	4650      	mov	r0, sl
    31ac:	6083      	str	r3, [r0, #8]
    31ae:	6869      	ldr	r1, [r5, #4]
    31b0:	60c1      	str	r1, [r0, #12]
    31b2:	2a1b      	cmp	r2, #27
    31b4:	d900      	bls.n	31b8 <_realloc_r+0xd8>
    31b6:	e105      	b.n	33c4 <_realloc_r+0x2e4>
    31b8:	4653      	mov	r3, sl
    31ba:	3310      	adds	r3, #16
    31bc:	3508      	adds	r5, #8
    31be:	682a      	ldr	r2, [r5, #0]
    31c0:	4651      	mov	r1, sl
    31c2:	601a      	str	r2, [r3, #0]
    31c4:	6868      	ldr	r0, [r5, #4]
    31c6:	9c03      	ldr	r4, [sp, #12]
    31c8:	6058      	str	r0, [r3, #4]
    31ca:	68ad      	ldr	r5, [r5, #8]
    31cc:	46d3      	mov	fp, sl
    31ce:	609d      	str	r5, [r3, #8]
    31d0:	684b      	ldr	r3, [r1, #4]
    31d2:	1c35      	adds	r5, r6, #0
    31d4:	1be2      	subs	r2, r4, r7
    31d6:	2a0f      	cmp	r2, #15
    31d8:	d82c      	bhi.n	3234 <_realloc_r+0x154>
    31da:	2201      	movs	r2, #1
    31dc:	4013      	ands	r3, r2
    31de:	4323      	orrs	r3, r4
    31e0:	4658      	mov	r0, fp
    31e2:	6043      	str	r3, [r0, #4]
    31e4:	445c      	add	r4, fp
    31e6:	6861      	ldr	r1, [r4, #4]
    31e8:	430a      	orrs	r2, r1
    31ea:	6062      	str	r2, [r4, #4]
    31ec:	4640      	mov	r0, r8
    31ee:	f7ff ff41 	bl	3074 <__malloc_unlock>
    31f2:	1c28      	adds	r0, r5, #0
    31f4:	b005      	add	sp, #20
    31f6:	bc3c      	pop	{r2, r3, r4, r5}
    31f8:	4690      	mov	r8, r2
    31fa:	4699      	mov	r9, r3
    31fc:	46a2      	mov	sl, r4
    31fe:	46ab      	mov	fp, r5
    3200:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3202:	2207      	movs	r2, #7
    3204:	4397      	bics	r7, r2
    3206:	9701      	str	r7, [sp, #4]
    3208:	d400      	bmi.n	320c <_realloc_r+0x12c>
    320a:	e786      	b.n	311a <_realloc_r+0x3a>
    320c:	230c      	movs	r3, #12
    320e:	4641      	mov	r1, r8
    3210:	600b      	str	r3, [r1, #0]
    3212:	2000      	movs	r0, #0
    3214:	e7ee      	b.n	31f4 <_realloc_r+0x114>
    3216:	2003      	movs	r0, #3
    3218:	4651      	mov	r1, sl
    321a:	4381      	bics	r1, r0
    321c:	1c08      	adds	r0, r1, #0
    321e:	1909      	adds	r1, r1, r4
    3220:	468c      	mov	ip, r1
    3222:	9901      	ldr	r1, [sp, #4]
    3224:	458c      	cmp	ip, r1
    3226:	db93      	blt.n	3150 <_realloc_r+0x70>
    3228:	68d1      	ldr	r1, [r2, #12]
    322a:	6892      	ldr	r2, [r2, #8]
    322c:	4664      	mov	r4, ip
    322e:	60d1      	str	r1, [r2, #12]
    3230:	608a      	str	r2, [r1, #8]
    3232:	e7cf      	b.n	31d4 <_realloc_r+0xf4>
    3234:	4658      	mov	r0, fp
    3236:	19c1      	adds	r1, r0, r7
    3238:	2001      	movs	r0, #1
    323a:	4003      	ands	r3, r0
    323c:	431f      	orrs	r7, r3
    323e:	465b      	mov	r3, fp
    3240:	605f      	str	r7, [r3, #4]
    3242:	1c13      	adds	r3, r2, #0
    3244:	4303      	orrs	r3, r0
    3246:	188a      	adds	r2, r1, r2
    3248:	604b      	str	r3, [r1, #4]
    324a:	6853      	ldr	r3, [r2, #4]
    324c:	3108      	adds	r1, #8
    324e:	4318      	orrs	r0, r3
    3250:	6050      	str	r0, [r2, #4]
    3252:	4640      	mov	r0, r8
    3254:	f001 f9a2 	bl	459c <_free_r>
    3258:	e7c8      	b.n	31ec <_realloc_r+0x10c>
    325a:	9303      	str	r3, [sp, #12]
    325c:	9803      	ldr	r0, [sp, #12]
    325e:	9901      	ldr	r1, [sp, #4]
    3260:	4288      	cmp	r0, r1
    3262:	da93      	bge.n	318c <_realloc_r+0xac>
    3264:	4649      	mov	r1, r9
    3266:	4640      	mov	r0, r8
    3268:	f7ff fb4a 	bl	2900 <_malloc_r>
    326c:	4681      	mov	r9, r0
    326e:	2800      	cmp	r0, #0
    3270:	d100      	bne.n	3274 <_realloc_r+0x194>
    3272:	e0d5      	b.n	3420 <_realloc_r+0x340>
    3274:	6873      	ldr	r3, [r6, #4]
    3276:	1c02      	adds	r2, r0, #0
    3278:	2101      	movs	r1, #1
    327a:	1c18      	adds	r0, r3, #0
    327c:	4388      	bics	r0, r1
    327e:	3a08      	subs	r2, #8
    3280:	1836      	adds	r6, r6, r0
    3282:	42b2      	cmp	r2, r6
    3284:	d100      	bne.n	3288 <_realloc_r+0x1a8>
    3286:	e098      	b.n	33ba <_realloc_r+0x2da>
    3288:	1f22      	subs	r2, r4, #4
    328a:	2a24      	cmp	r2, #36	; 0x24
    328c:	d840      	bhi.n	3310 <_realloc_r+0x230>
    328e:	2a13      	cmp	r2, #19
    3290:	d822      	bhi.n	32d8 <_realloc_r+0x1f8>
    3292:	464b      	mov	r3, r9
    3294:	1c2a      	adds	r2, r5, #0
    3296:	6810      	ldr	r0, [r2, #0]
    3298:	6018      	str	r0, [r3, #0]
    329a:	6851      	ldr	r1, [r2, #4]
    329c:	6059      	str	r1, [r3, #4]
    329e:	6892      	ldr	r2, [r2, #8]
    32a0:	609a      	str	r2, [r3, #8]
    32a2:	4640      	mov	r0, r8
    32a4:	1c29      	adds	r1, r5, #0
    32a6:	f001 f979 	bl	459c <_free_r>
    32aa:	4640      	mov	r0, r8
    32ac:	f7ff fee2 	bl	3074 <__malloc_unlock>
    32b0:	4648      	mov	r0, r9
    32b2:	e79f      	b.n	31f4 <_realloc_r+0x114>
    32b4:	1c11      	adds	r1, r2, #0
    32b6:	f7ff fb23 	bl	2900 <_malloc_r>
    32ba:	e79b      	b.n	31f4 <_realloc_r+0x114>
    32bc:	9a03      	ldr	r2, [sp, #12]
    32be:	6852      	ldr	r2, [r2, #4]
    32c0:	9202      	str	r2, [sp, #8]
    32c2:	9802      	ldr	r0, [sp, #8]
    32c4:	2203      	movs	r2, #3
    32c6:	4390      	bics	r0, r2
    32c8:	1c3a      	adds	r2, r7, #0
    32ca:	1901      	adds	r1, r0, r4
    32cc:	3210      	adds	r2, #16
    32ce:	468c      	mov	ip, r1
    32d0:	4291      	cmp	r1, r2
    32d2:	da0c      	bge.n	32ee <_realloc_r+0x20e>
    32d4:	9a03      	ldr	r2, [sp, #12]
    32d6:	e73b      	b.n	3150 <_realloc_r+0x70>
    32d8:	6829      	ldr	r1, [r5, #0]
    32da:	464b      	mov	r3, r9
    32dc:	6019      	str	r1, [r3, #0]
    32de:	6868      	ldr	r0, [r5, #4]
    32e0:	6058      	str	r0, [r3, #4]
    32e2:	2a1b      	cmp	r2, #27
    32e4:	d85e      	bhi.n	33a4 <_realloc_r+0x2c4>
    32e6:	1c2a      	adds	r2, r5, #0
    32e8:	3308      	adds	r3, #8
    32ea:	3208      	adds	r2, #8
    32ec:	e7d3      	b.n	3296 <_realloc_r+0x1b6>
    32ee:	4b53      	ldr	r3, [pc, #332]	; (343c <_realloc_r+0x35c>)
    32f0:	19f2      	adds	r2, r6, r7
    32f2:	4660      	mov	r0, ip
    32f4:	609a      	str	r2, [r3, #8]
    32f6:	1bc1      	subs	r1, r0, r7
    32f8:	2301      	movs	r3, #1
    32fa:	4319      	orrs	r1, r3
    32fc:	6051      	str	r1, [r2, #4]
    32fe:	6871      	ldr	r1, [r6, #4]
    3300:	4640      	mov	r0, r8
    3302:	400b      	ands	r3, r1
    3304:	431f      	orrs	r7, r3
    3306:	6077      	str	r7, [r6, #4]
    3308:	f7ff feb4 	bl	3074 <__malloc_unlock>
    330c:	1c28      	adds	r0, r5, #0
    330e:	e771      	b.n	31f4 <_realloc_r+0x114>
    3310:	4648      	mov	r0, r9
    3312:	1c29      	adds	r1, r5, #0
    3314:	f7ff fdfc 	bl	2f10 <memmove>
    3318:	e7c3      	b.n	32a2 <_realloc_r+0x1c2>
    331a:	1c29      	adds	r1, r5, #0
    331c:	1c30      	adds	r0, r6, #0
    331e:	f7ff fdf7 	bl	2f10 <memmove>
    3322:	4652      	mov	r2, sl
    3324:	6853      	ldr	r3, [r2, #4]
    3326:	1c35      	adds	r5, r6, #0
    3328:	9c03      	ldr	r4, [sp, #12]
    332a:	46d3      	mov	fp, sl
    332c:	e752      	b.n	31d4 <_realloc_r+0xf4>
    332e:	190b      	adds	r3, r1, r4
    3330:	9303      	str	r3, [sp, #12]
    3332:	e793      	b.n	325c <_realloc_r+0x17c>
    3334:	4662      	mov	r2, ip
    3336:	1913      	adds	r3, r2, r4
    3338:	1c3a      	adds	r2, r7, #0
    333a:	18c0      	adds	r0, r0, r3
    333c:	3210      	adds	r2, #16
    333e:	9003      	str	r0, [sp, #12]
    3340:	4290      	cmp	r0, r2
    3342:	db8a      	blt.n	325a <_realloc_r+0x17a>
    3344:	4650      	mov	r0, sl
    3346:	6882      	ldr	r2, [r0, #8]
    3348:	68c3      	ldr	r3, [r0, #12]
    334a:	4656      	mov	r6, sl
    334c:	60d3      	str	r3, [r2, #12]
    334e:	609a      	str	r2, [r3, #8]
    3350:	1f22      	subs	r2, r4, #4
    3352:	3608      	adds	r6, #8
    3354:	2a24      	cmp	r2, #36	; 0x24
    3356:	d853      	bhi.n	3400 <_realloc_r+0x320>
    3358:	1c33      	adds	r3, r6, #0
    335a:	2a13      	cmp	r2, #19
    335c:	d908      	bls.n	3370 <_realloc_r+0x290>
    335e:	6829      	ldr	r1, [r5, #0]
    3360:	6081      	str	r1, [r0, #8]
    3362:	686b      	ldr	r3, [r5, #4]
    3364:	60c3      	str	r3, [r0, #12]
    3366:	2a1b      	cmp	r2, #27
    3368:	d84f      	bhi.n	340a <_realloc_r+0x32a>
    336a:	4653      	mov	r3, sl
    336c:	3310      	adds	r3, #16
    336e:	3508      	adds	r5, #8
    3370:	6828      	ldr	r0, [r5, #0]
    3372:	6018      	str	r0, [r3, #0]
    3374:	6869      	ldr	r1, [r5, #4]
    3376:	6059      	str	r1, [r3, #4]
    3378:	68ad      	ldr	r5, [r5, #8]
    337a:	609d      	str	r5, [r3, #8]
    337c:	4653      	mov	r3, sl
    337e:	19da      	adds	r2, r3, r7
    3380:	9b03      	ldr	r3, [sp, #12]
    3382:	482e      	ldr	r0, [pc, #184]	; (343c <_realloc_r+0x35c>)
    3384:	1bd9      	subs	r1, r3, r7
    3386:	2301      	movs	r3, #1
    3388:	4319      	orrs	r1, r3
    338a:	6082      	str	r2, [r0, #8]
    338c:	6051      	str	r1, [r2, #4]
    338e:	4650      	mov	r0, sl
    3390:	6840      	ldr	r0, [r0, #4]
    3392:	4651      	mov	r1, sl
    3394:	4003      	ands	r3, r0
    3396:	431f      	orrs	r7, r3
    3398:	4640      	mov	r0, r8
    339a:	604f      	str	r7, [r1, #4]
    339c:	f7ff fe6a 	bl	3074 <__malloc_unlock>
    33a0:	1c30      	adds	r0, r6, #0
    33a2:	e727      	b.n	31f4 <_realloc_r+0x114>
    33a4:	68a9      	ldr	r1, [r5, #8]
    33a6:	464b      	mov	r3, r9
    33a8:	6099      	str	r1, [r3, #8]
    33aa:	68e8      	ldr	r0, [r5, #12]
    33ac:	60d8      	str	r0, [r3, #12]
    33ae:	2a24      	cmp	r2, #36	; 0x24
    33b0:	d013      	beq.n	33da <_realloc_r+0x2fa>
    33b2:	1c2a      	adds	r2, r5, #0
    33b4:	3310      	adds	r3, #16
    33b6:	3210      	adds	r2, #16
    33b8:	e76d      	b.n	3296 <_realloc_r+0x1b6>
    33ba:	6852      	ldr	r2, [r2, #4]
    33bc:	2103      	movs	r1, #3
    33be:	438a      	bics	r2, r1
    33c0:	18a4      	adds	r4, r4, r2
    33c2:	e707      	b.n	31d4 <_realloc_r+0xf4>
    33c4:	68ab      	ldr	r3, [r5, #8]
    33c6:	4650      	mov	r0, sl
    33c8:	6103      	str	r3, [r0, #16]
    33ca:	68e9      	ldr	r1, [r5, #12]
    33cc:	6141      	str	r1, [r0, #20]
    33ce:	2a24      	cmp	r2, #36	; 0x24
    33d0:	d00d      	beq.n	33ee <_realloc_r+0x30e>
    33d2:	4653      	mov	r3, sl
    33d4:	3318      	adds	r3, #24
    33d6:	3510      	adds	r5, #16
    33d8:	e6f1      	b.n	31be <_realloc_r+0xde>
    33da:	6929      	ldr	r1, [r5, #16]
    33dc:	1c2a      	adds	r2, r5, #0
    33de:	6119      	str	r1, [r3, #16]
    33e0:	6968      	ldr	r0, [r5, #20]
    33e2:	464b      	mov	r3, r9
    33e4:	4649      	mov	r1, r9
    33e6:	3318      	adds	r3, #24
    33e8:	3218      	adds	r2, #24
    33ea:	6148      	str	r0, [r1, #20]
    33ec:	e753      	b.n	3296 <_realloc_r+0x1b6>
    33ee:	692a      	ldr	r2, [r5, #16]
    33f0:	4653      	mov	r3, sl
    33f2:	6182      	str	r2, [r0, #24]
    33f4:	6968      	ldr	r0, [r5, #20]
    33f6:	4651      	mov	r1, sl
    33f8:	3320      	adds	r3, #32
    33fa:	61c8      	str	r0, [r1, #28]
    33fc:	3518      	adds	r5, #24
    33fe:	e6de      	b.n	31be <_realloc_r+0xde>
    3400:	1c30      	adds	r0, r6, #0
    3402:	1c29      	adds	r1, r5, #0
    3404:	f7ff fd84 	bl	2f10 <memmove>
    3408:	e7b8      	b.n	337c <_realloc_r+0x29c>
    340a:	68a8      	ldr	r0, [r5, #8]
    340c:	4651      	mov	r1, sl
    340e:	6108      	str	r0, [r1, #16]
    3410:	68eb      	ldr	r3, [r5, #12]
    3412:	614b      	str	r3, [r1, #20]
    3414:	2a24      	cmp	r2, #36	; 0x24
    3416:	d008      	beq.n	342a <_realloc_r+0x34a>
    3418:	4653      	mov	r3, sl
    341a:	3318      	adds	r3, #24
    341c:	3510      	adds	r5, #16
    341e:	e7a7      	b.n	3370 <_realloc_r+0x290>
    3420:	4640      	mov	r0, r8
    3422:	f7ff fe27 	bl	3074 <__malloc_unlock>
    3426:	2000      	movs	r0, #0
    3428:	e6e4      	b.n	31f4 <_realloc_r+0x114>
    342a:	6928      	ldr	r0, [r5, #16]
    342c:	4651      	mov	r1, sl
    342e:	6188      	str	r0, [r1, #24]
    3430:	696a      	ldr	r2, [r5, #20]
    3432:	4653      	mov	r3, sl
    3434:	3320      	adds	r3, #32
    3436:	61ca      	str	r2, [r1, #28]
    3438:	3518      	adds	r5, #24
    343a:	e799      	b.n	3370 <_realloc_r+0x290>
    343c:	200000f8 	.word	0x200000f8

00003440 <_sbrk_r>:
    3440:	b538      	push	{r3, r4, r5, lr}
    3442:	4c07      	ldr	r4, [pc, #28]	; (3460 <_sbrk_r+0x20>)
    3444:	2300      	movs	r3, #0
    3446:	1c05      	adds	r5, r0, #0
    3448:	1c08      	adds	r0, r1, #0
    344a:	6023      	str	r3, [r4, #0]
    344c:	f7fd fe52 	bl	10f4 <_sbrk>
    3450:	1c43      	adds	r3, r0, #1
    3452:	d000      	beq.n	3456 <_sbrk_r+0x16>
    3454:	bd38      	pop	{r3, r4, r5, pc}
    3456:	6823      	ldr	r3, [r4, #0]
    3458:	2b00      	cmp	r3, #0
    345a:	d0fb      	beq.n	3454 <_sbrk_r+0x14>
    345c:	602b      	str	r3, [r5, #0]
    345e:	e7f9      	b.n	3454 <_sbrk_r+0x14>
    3460:	20000838 	.word	0x20000838

00003464 <_init_signal_r>:
    3464:	6c43      	ldr	r3, [r0, #68]	; 0x44
    3466:	b510      	push	{r4, lr}
    3468:	1c04      	adds	r4, r0, #0
    346a:	2b00      	cmp	r3, #0
    346c:	d001      	beq.n	3472 <_init_signal_r+0xe>
    346e:	2000      	movs	r0, #0
    3470:	bd10      	pop	{r4, pc}
    3472:	2180      	movs	r1, #128	; 0x80
    3474:	f7ff fa44 	bl	2900 <_malloc_r>
    3478:	6460      	str	r0, [r4, #68]	; 0x44
    347a:	2800      	cmp	r0, #0
    347c:	d009      	beq.n	3492 <_init_signal_r+0x2e>
    347e:	1c02      	adds	r2, r0, #0
    3480:	2300      	movs	r3, #0
    3482:	2100      	movs	r1, #0
    3484:	e000      	b.n	3488 <_init_signal_r+0x24>
    3486:	6c62      	ldr	r2, [r4, #68]	; 0x44
    3488:	50d1      	str	r1, [r2, r3]
    348a:	3304      	adds	r3, #4
    348c:	2b80      	cmp	r3, #128	; 0x80
    348e:	d1fa      	bne.n	3486 <_init_signal_r+0x22>
    3490:	e7ed      	b.n	346e <_init_signal_r+0xa>
    3492:	2001      	movs	r0, #1
    3494:	4240      	negs	r0, r0
    3496:	e7eb      	b.n	3470 <_init_signal_r+0xc>

00003498 <_signal_r>:
    3498:	b570      	push	{r4, r5, r6, lr}
    349a:	1c05      	adds	r5, r0, #0
    349c:	1c0c      	adds	r4, r1, #0
    349e:	1c16      	adds	r6, r2, #0
    34a0:	291f      	cmp	r1, #31
    34a2:	d807      	bhi.n	34b4 <_signal_r+0x1c>
    34a4:	6c43      	ldr	r3, [r0, #68]	; 0x44
    34a6:	2b00      	cmp	r3, #0
    34a8:	d009      	beq.n	34be <_signal_r+0x26>
    34aa:	00a4      	lsls	r4, r4, #2
    34ac:	191b      	adds	r3, r3, r4
    34ae:	6818      	ldr	r0, [r3, #0]
    34b0:	601e      	str	r6, [r3, #0]
    34b2:	bd70      	pop	{r4, r5, r6, pc}
    34b4:	2316      	movs	r3, #22
    34b6:	6003      	str	r3, [r0, #0]
    34b8:	2001      	movs	r0, #1
    34ba:	4240      	negs	r0, r0
    34bc:	e7f9      	b.n	34b2 <_signal_r+0x1a>
    34be:	f7ff ffd1 	bl	3464 <_init_signal_r>
    34c2:	2800      	cmp	r0, #0
    34c4:	d101      	bne.n	34ca <_signal_r+0x32>
    34c6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    34c8:	e7ef      	b.n	34aa <_signal_r+0x12>
    34ca:	2001      	movs	r0, #1
    34cc:	4240      	negs	r0, r0
    34ce:	e7f0      	b.n	34b2 <_signal_r+0x1a>

000034d0 <_raise_r>:
    34d0:	b538      	push	{r3, r4, r5, lr}
    34d2:	1c05      	adds	r5, r0, #0
    34d4:	1e0c      	subs	r4, r1, #0
    34d6:	2c1f      	cmp	r4, #31
    34d8:	d820      	bhi.n	351c <_raise_r+0x4c>
    34da:	6c43      	ldr	r3, [r0, #68]	; 0x44
    34dc:	2b00      	cmp	r3, #0
    34de:	d014      	beq.n	350a <_raise_r+0x3a>
    34e0:	008a      	lsls	r2, r1, #2
    34e2:	189a      	adds	r2, r3, r2
    34e4:	6813      	ldr	r3, [r2, #0]
    34e6:	2b00      	cmp	r3, #0
    34e8:	d00f      	beq.n	350a <_raise_r+0x3a>
    34ea:	2b01      	cmp	r3, #1
    34ec:	d00b      	beq.n	3506 <_raise_r+0x36>
    34ee:	1c59      	adds	r1, r3, #1
    34f0:	d005      	beq.n	34fe <_raise_r+0x2e>
    34f2:	2100      	movs	r1, #0
    34f4:	1c20      	adds	r0, r4, #0
    34f6:	6011      	str	r1, [r2, #0]
    34f8:	4798      	blx	r3
    34fa:	2000      	movs	r0, #0
    34fc:	bd38      	pop	{r3, r4, r5, pc}
    34fe:	2316      	movs	r3, #22
    3500:	6003      	str	r3, [r0, #0]
    3502:	2001      	movs	r0, #1
    3504:	e7fa      	b.n	34fc <_raise_r+0x2c>
    3506:	2000      	movs	r0, #0
    3508:	e7f8      	b.n	34fc <_raise_r+0x2c>
    350a:	1c28      	adds	r0, r5, #0
    350c:	f000 f86e 	bl	35ec <_getpid_r>
    3510:	1c22      	adds	r2, r4, #0
    3512:	1c01      	adds	r1, r0, #0
    3514:	1c28      	adds	r0, r5, #0
    3516:	f000 f855 	bl	35c4 <_kill_r>
    351a:	e7ef      	b.n	34fc <_raise_r+0x2c>
    351c:	2316      	movs	r3, #22
    351e:	6003      	str	r3, [r0, #0]
    3520:	2001      	movs	r0, #1
    3522:	4240      	negs	r0, r0
    3524:	e7ea      	b.n	34fc <_raise_r+0x2c>
    3526:	46c0      	nop			; (mov r8, r8)

00003528 <__sigtramp_r>:
    3528:	b538      	push	{r3, r4, r5, lr}
    352a:	1c05      	adds	r5, r0, #0
    352c:	1e0c      	subs	r4, r1, #0
    352e:	2c1f      	cmp	r4, #31
    3530:	d81c      	bhi.n	356c <__sigtramp_r+0x44>
    3532:	6c43      	ldr	r3, [r0, #68]	; 0x44
    3534:	2b00      	cmp	r3, #0
    3536:	d013      	beq.n	3560 <__sigtramp_r+0x38>
    3538:	00a2      	lsls	r2, r4, #2
    353a:	189a      	adds	r2, r3, r2
    353c:	6813      	ldr	r3, [r2, #0]
    353e:	2b00      	cmp	r3, #0
    3540:	d00c      	beq.n	355c <__sigtramp_r+0x34>
    3542:	1c59      	adds	r1, r3, #1
    3544:	d008      	beq.n	3558 <__sigtramp_r+0x30>
    3546:	2003      	movs	r0, #3
    3548:	2b01      	cmp	r3, #1
    354a:	d004      	beq.n	3556 <__sigtramp_r+0x2e>
    354c:	2100      	movs	r1, #0
    354e:	1c20      	adds	r0, r4, #0
    3550:	6011      	str	r1, [r2, #0]
    3552:	4798      	blx	r3
    3554:	2000      	movs	r0, #0
    3556:	bd38      	pop	{r3, r4, r5, pc}
    3558:	2002      	movs	r0, #2
    355a:	e7fc      	b.n	3556 <__sigtramp_r+0x2e>
    355c:	2001      	movs	r0, #1
    355e:	e7fa      	b.n	3556 <__sigtramp_r+0x2e>
    3560:	f7ff ff80 	bl	3464 <_init_signal_r>
    3564:	2800      	cmp	r0, #0
    3566:	d101      	bne.n	356c <__sigtramp_r+0x44>
    3568:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    356a:	e7e5      	b.n	3538 <__sigtramp_r+0x10>
    356c:	2001      	movs	r0, #1
    356e:	4240      	negs	r0, r0
    3570:	e7f1      	b.n	3556 <__sigtramp_r+0x2e>
    3572:	46c0      	nop			; (mov r8, r8)

00003574 <raise>:
    3574:	b508      	push	{r3, lr}
    3576:	4b03      	ldr	r3, [pc, #12]	; (3584 <raise+0x10>)
    3578:	1c01      	adds	r1, r0, #0
    357a:	6818      	ldr	r0, [r3, #0]
    357c:	f7ff ffa8 	bl	34d0 <_raise_r>
    3580:	bd08      	pop	{r3, pc}
    3582:	46c0      	nop			; (mov r8, r8)
    3584:	20000004 	.word	0x20000004

00003588 <signal>:
    3588:	b508      	push	{r3, lr}
    358a:	1c0a      	adds	r2, r1, #0
    358c:	4903      	ldr	r1, [pc, #12]	; (359c <signal+0x14>)
    358e:	1c03      	adds	r3, r0, #0
    3590:	6808      	ldr	r0, [r1, #0]
    3592:	1c19      	adds	r1, r3, #0
    3594:	f7ff ff80 	bl	3498 <_signal_r>
    3598:	bd08      	pop	{r3, pc}
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	20000004 	.word	0x20000004

000035a0 <_init_signal>:
    35a0:	b508      	push	{r3, lr}
    35a2:	4b02      	ldr	r3, [pc, #8]	; (35ac <_init_signal+0xc>)
    35a4:	6818      	ldr	r0, [r3, #0]
    35a6:	f7ff ff5d 	bl	3464 <_init_signal_r>
    35aa:	bd08      	pop	{r3, pc}
    35ac:	20000004 	.word	0x20000004

000035b0 <__sigtramp>:
    35b0:	b508      	push	{r3, lr}
    35b2:	4b03      	ldr	r3, [pc, #12]	; (35c0 <__sigtramp+0x10>)
    35b4:	1c01      	adds	r1, r0, #0
    35b6:	6818      	ldr	r0, [r3, #0]
    35b8:	f7ff ffb6 	bl	3528 <__sigtramp_r>
    35bc:	bd08      	pop	{r3, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	20000004 	.word	0x20000004

000035c4 <_kill_r>:
    35c4:	b538      	push	{r3, r4, r5, lr}
    35c6:	4c08      	ldr	r4, [pc, #32]	; (35e8 <_kill_r+0x24>)
    35c8:	2300      	movs	r3, #0
    35ca:	1c05      	adds	r5, r0, #0
    35cc:	1c08      	adds	r0, r1, #0
    35ce:	1c11      	adds	r1, r2, #0
    35d0:	6023      	str	r3, [r4, #0]
    35d2:	f7fd fdd9 	bl	1188 <_kill>
    35d6:	1c43      	adds	r3, r0, #1
    35d8:	d000      	beq.n	35dc <_kill_r+0x18>
    35da:	bd38      	pop	{r3, r4, r5, pc}
    35dc:	6823      	ldr	r3, [r4, #0]
    35de:	2b00      	cmp	r3, #0
    35e0:	d0fb      	beq.n	35da <_kill_r+0x16>
    35e2:	602b      	str	r3, [r5, #0]
    35e4:	e7f9      	b.n	35da <_kill_r+0x16>
    35e6:	46c0      	nop			; (mov r8, r8)
    35e8:	20000838 	.word	0x20000838

000035ec <_getpid_r>:
    35ec:	b508      	push	{r3, lr}
    35ee:	f7fd fdcd 	bl	118c <_getpid>
    35f2:	bd08      	pop	{r3, pc}

000035f4 <strcmp>:
    35f4:	7802      	ldrb	r2, [r0, #0]
    35f6:	780b      	ldrb	r3, [r1, #0]
    35f8:	3001      	adds	r0, #1
    35fa:	3101      	adds	r1, #1
    35fc:	2a00      	cmp	r2, #0
    35fe:	d001      	beq.n	3604 <strcmp+0x10>
    3600:	429a      	cmp	r2, r3
    3602:	d0f7      	beq.n	35f4 <strcmp>
    3604:	1ad0      	subs	r0, r2, r3
    3606:	4770      	bx	lr

00003608 <strlen>:
    3608:	2300      	movs	r3, #0
    360a:	5cc2      	ldrb	r2, [r0, r3]
    360c:	3301      	adds	r3, #1
    360e:	2a00      	cmp	r2, #0
    3610:	d1fb      	bne.n	360a <strlen+0x2>
    3612:	1e58      	subs	r0, r3, #1
    3614:	4770      	bx	lr
    3616:	46c0      	nop			; (mov r8, r8)

00003618 <_printf_common>:
    3618:	b5f0      	push	{r4, r5, r6, r7, lr}
    361a:	464e      	mov	r6, r9
    361c:	4657      	mov	r7, sl
    361e:	4645      	mov	r5, r8
    3620:	b4e0      	push	{r5, r6, r7}
    3622:	4691      	mov	r9, r2
    3624:	1c06      	adds	r6, r0, #0
    3626:	1c1f      	adds	r7, r3, #0
    3628:	9808      	ldr	r0, [sp, #32]
    362a:	690a      	ldr	r2, [r1, #16]
    362c:	688b      	ldr	r3, [r1, #8]
    362e:	1c0c      	adds	r4, r1, #0
    3630:	4680      	mov	r8, r0
    3632:	4293      	cmp	r3, r2
    3634:	da00      	bge.n	3638 <_printf_common+0x20>
    3636:	1c13      	adds	r3, r2, #0
    3638:	4649      	mov	r1, r9
    363a:	600b      	str	r3, [r1, #0]
    363c:	2243      	movs	r2, #67	; 0x43
    363e:	5ca2      	ldrb	r2, [r4, r2]
    3640:	2a00      	cmp	r2, #0
    3642:	d001      	beq.n	3648 <_printf_common+0x30>
    3644:	3301      	adds	r3, #1
    3646:	600b      	str	r3, [r1, #0]
    3648:	6822      	ldr	r2, [r4, #0]
    364a:	0693      	lsls	r3, r2, #26
    364c:	d504      	bpl.n	3658 <_printf_common+0x40>
    364e:	4648      	mov	r0, r9
    3650:	6803      	ldr	r3, [r0, #0]
    3652:	3302      	adds	r3, #2
    3654:	6003      	str	r3, [r0, #0]
    3656:	6822      	ldr	r2, [r4, #0]
    3658:	2306      	movs	r3, #6
    365a:	4213      	tst	r3, r2
    365c:	d120      	bne.n	36a0 <_printf_common+0x88>
    365e:	4648      	mov	r0, r9
    3660:	68e1      	ldr	r1, [r4, #12]
    3662:	6800      	ldr	r0, [r0, #0]
    3664:	1a0b      	subs	r3, r1, r0
    3666:	2b00      	cmp	r3, #0
    3668:	dd1a      	ble.n	36a0 <_printf_common+0x88>
    366a:	2119      	movs	r1, #25
    366c:	1909      	adds	r1, r1, r4
    366e:	468a      	mov	sl, r1
    3670:	2500      	movs	r5, #0
    3672:	e006      	b.n	3682 <_printf_common+0x6a>
    3674:	4648      	mov	r0, r9
    3676:	68e2      	ldr	r2, [r4, #12]
    3678:	6800      	ldr	r0, [r0, #0]
    367a:	3501      	adds	r5, #1
    367c:	1a13      	subs	r3, r2, r0
    367e:	42ab      	cmp	r3, r5
    3680:	dd0d      	ble.n	369e <_printf_common+0x86>
    3682:	1c30      	adds	r0, r6, #0
    3684:	1c39      	adds	r1, r7, #0
    3686:	4652      	mov	r2, sl
    3688:	2301      	movs	r3, #1
    368a:	47c0      	blx	r8
    368c:	3001      	adds	r0, #1
    368e:	d1f1      	bne.n	3674 <_printf_common+0x5c>
    3690:	2001      	movs	r0, #1
    3692:	4240      	negs	r0, r0
    3694:	bc1c      	pop	{r2, r3, r4}
    3696:	4690      	mov	r8, r2
    3698:	4699      	mov	r9, r3
    369a:	46a2      	mov	sl, r4
    369c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    369e:	6822      	ldr	r2, [r4, #0]
    36a0:	2343      	movs	r3, #67	; 0x43
    36a2:	5ce3      	ldrb	r3, [r4, r3]
    36a4:	1e59      	subs	r1, r3, #1
    36a6:	418b      	sbcs	r3, r1
    36a8:	0691      	lsls	r1, r2, #26
    36aa:	d426      	bmi.n	36fa <_printf_common+0xe2>
    36ac:	1c22      	adds	r2, r4, #0
    36ae:	1c30      	adds	r0, r6, #0
    36b0:	1c39      	adds	r1, r7, #0
    36b2:	3243      	adds	r2, #67	; 0x43
    36b4:	47c0      	blx	r8
    36b6:	3001      	adds	r0, #1
    36b8:	d0ea      	beq.n	3690 <_printf_common+0x78>
    36ba:	464b      	mov	r3, r9
    36bc:	6820      	ldr	r0, [r4, #0]
    36be:	681a      	ldr	r2, [r3, #0]
    36c0:	2306      	movs	r3, #6
    36c2:	4003      	ands	r3, r0
    36c4:	2000      	movs	r0, #0
    36c6:	68e1      	ldr	r1, [r4, #12]
    36c8:	4681      	mov	r9, r0
    36ca:	2b04      	cmp	r3, #4
    36cc:	d026      	beq.n	371c <_printf_common+0x104>
    36ce:	68a2      	ldr	r2, [r4, #8]
    36d0:	6923      	ldr	r3, [r4, #16]
    36d2:	429a      	cmp	r2, r3
    36d4:	dc1d      	bgt.n	3712 <_printf_common+0xfa>
    36d6:	341a      	adds	r4, #26
    36d8:	4649      	mov	r1, r9
    36da:	46a2      	mov	sl, r4
    36dc:	2400      	movs	r4, #0
    36de:	2900      	cmp	r1, #0
    36e0:	dc03      	bgt.n	36ea <_printf_common+0xd2>
    36e2:	e019      	b.n	3718 <_printf_common+0x100>
    36e4:	3401      	adds	r4, #1
    36e6:	454c      	cmp	r4, r9
    36e8:	d016      	beq.n	3718 <_printf_common+0x100>
    36ea:	1c30      	adds	r0, r6, #0
    36ec:	1c39      	adds	r1, r7, #0
    36ee:	4652      	mov	r2, sl
    36f0:	2301      	movs	r3, #1
    36f2:	47c0      	blx	r8
    36f4:	3001      	adds	r0, #1
    36f6:	d1f5      	bne.n	36e4 <_printf_common+0xcc>
    36f8:	e7ca      	b.n	3690 <_printf_common+0x78>
    36fa:	18e1      	adds	r1, r4, r3
    36fc:	3140      	adds	r1, #64	; 0x40
    36fe:	2030      	movs	r0, #48	; 0x30
    3700:	70c8      	strb	r0, [r1, #3]
    3702:	1c5a      	adds	r2, r3, #1
    3704:	2145      	movs	r1, #69	; 0x45
    3706:	5c61      	ldrb	r1, [r4, r1]
    3708:	18a2      	adds	r2, r4, r2
    370a:	3240      	adds	r2, #64	; 0x40
    370c:	3302      	adds	r3, #2
    370e:	70d1      	strb	r1, [r2, #3]
    3710:	e7cc      	b.n	36ac <_printf_common+0x94>
    3712:	1ad3      	subs	r3, r2, r3
    3714:	4499      	add	r9, r3
    3716:	e7de      	b.n	36d6 <_printf_common+0xbe>
    3718:	2000      	movs	r0, #0
    371a:	e7bb      	b.n	3694 <_printf_common+0x7c>
    371c:	1a8a      	subs	r2, r1, r2
    371e:	43d3      	mvns	r3, r2
    3720:	17db      	asrs	r3, r3, #31
    3722:	401a      	ands	r2, r3
    3724:	4691      	mov	r9, r2
    3726:	e7d2      	b.n	36ce <_printf_common+0xb6>

00003728 <_printf_i>:
    3728:	b5f0      	push	{r4, r5, r6, r7, lr}
    372a:	4644      	mov	r4, r8
    372c:	4656      	mov	r6, sl
    372e:	464d      	mov	r5, r9
    3730:	465f      	mov	r7, fp
    3732:	b4f0      	push	{r4, r5, r6, r7}
    3734:	1c0c      	adds	r4, r1, #0
    3736:	469a      	mov	sl, r3
    3738:	7e23      	ldrb	r3, [r4, #24]
    373a:	b087      	sub	sp, #28
    373c:	3143      	adds	r1, #67	; 0x43
    373e:	4691      	mov	r9, r2
    3740:	4680      	mov	r8, r0
    3742:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3744:	9103      	str	r1, [sp, #12]
    3746:	2b6e      	cmp	r3, #110	; 0x6e
    3748:	d054      	beq.n	37f4 <_printf_i+0xcc>
    374a:	d815      	bhi.n	3778 <_printf_i+0x50>
    374c:	2b63      	cmp	r3, #99	; 0x63
    374e:	d100      	bne.n	3752 <_printf_i+0x2a>
    3750:	e0d0      	b.n	38f4 <_printf_i+0x1cc>
    3752:	d900      	bls.n	3756 <_printf_i+0x2e>
    3754:	e0ba      	b.n	38cc <_printf_i+0x1a4>
    3756:	2b00      	cmp	r3, #0
    3758:	d059      	beq.n	380e <_printf_i+0xe6>
    375a:	2b58      	cmp	r3, #88	; 0x58
    375c:	d000      	beq.n	3760 <_printf_i+0x38>
    375e:	e0ed      	b.n	393c <_printf_i+0x214>
    3760:	2145      	movs	r1, #69	; 0x45
    3762:	5463      	strb	r3, [r4, r1]
    3764:	498c      	ldr	r1, [pc, #560]	; (3998 <_printf_i+0x270>)
    3766:	6823      	ldr	r3, [r4, #0]
    3768:	468b      	mov	fp, r1
    376a:	0619      	lsls	r1, r3, #24
    376c:	d51a      	bpl.n	37a4 <_printf_i+0x7c>
    376e:	6811      	ldr	r1, [r2, #0]
    3770:	1d08      	adds	r0, r1, #4
    3772:	6010      	str	r0, [r2, #0]
    3774:	680d      	ldr	r5, [r1, #0]
    3776:	e01b      	b.n	37b0 <_printf_i+0x88>
    3778:	2b73      	cmp	r3, #115	; 0x73
    377a:	d100      	bne.n	377e <_printf_i+0x56>
    377c:	e0cf      	b.n	391e <_printf_i+0x1f6>
    377e:	d900      	bls.n	3782 <_printf_i+0x5a>
    3780:	e07f      	b.n	3882 <_printf_i+0x15a>
    3782:	2b6f      	cmp	r3, #111	; 0x6f
    3784:	d100      	bne.n	3788 <_printf_i+0x60>
    3786:	e0e0      	b.n	394a <_printf_i+0x222>
    3788:	2b70      	cmp	r3, #112	; 0x70
    378a:	d000      	beq.n	378e <_printf_i+0x66>
    378c:	e0d6      	b.n	393c <_printf_i+0x214>
    378e:	6821      	ldr	r1, [r4, #0]
    3790:	2320      	movs	r3, #32
    3792:	430b      	orrs	r3, r1
    3794:	6023      	str	r3, [r4, #0]
    3796:	2145      	movs	r1, #69	; 0x45
    3798:	2078      	movs	r0, #120	; 0x78
    379a:	5460      	strb	r0, [r4, r1]
    379c:	497f      	ldr	r1, [pc, #508]	; (399c <_printf_i+0x274>)
    379e:	468b      	mov	fp, r1
    37a0:	0619      	lsls	r1, r3, #24
    37a2:	d4e4      	bmi.n	376e <_printf_i+0x46>
    37a4:	0659      	lsls	r1, r3, #25
    37a6:	d5e2      	bpl.n	376e <_printf_i+0x46>
    37a8:	6811      	ldr	r1, [r2, #0]
    37aa:	1d08      	adds	r0, r1, #4
    37ac:	880d      	ldrh	r5, [r1, #0]
    37ae:	6010      	str	r0, [r2, #0]
    37b0:	07da      	lsls	r2, r3, #31
    37b2:	d502      	bpl.n	37ba <_printf_i+0x92>
    37b4:	2220      	movs	r2, #32
    37b6:	4313      	orrs	r3, r2
    37b8:	6023      	str	r3, [r4, #0]
    37ba:	2710      	movs	r7, #16
    37bc:	2d00      	cmp	r5, #0
    37be:	d103      	bne.n	37c8 <_printf_i+0xa0>
    37c0:	6821      	ldr	r1, [r4, #0]
    37c2:	2320      	movs	r3, #32
    37c4:	4399      	bics	r1, r3
    37c6:	6021      	str	r1, [r4, #0]
    37c8:	2200      	movs	r2, #0
    37ca:	2343      	movs	r3, #67	; 0x43
    37cc:	54e2      	strb	r2, [r4, r3]
    37ce:	6863      	ldr	r3, [r4, #4]
    37d0:	60a3      	str	r3, [r4, #8]
    37d2:	2b00      	cmp	r3, #0
    37d4:	db5b      	blt.n	388e <_printf_i+0x166>
    37d6:	6821      	ldr	r1, [r4, #0]
    37d8:	2204      	movs	r2, #4
    37da:	4391      	bics	r1, r2
    37dc:	6021      	str	r1, [r4, #0]
    37de:	2d00      	cmp	r5, #0
    37e0:	d158      	bne.n	3894 <_printf_i+0x16c>
    37e2:	9e03      	ldr	r6, [sp, #12]
    37e4:	2b00      	cmp	r3, #0
    37e6:	d154      	bne.n	3892 <_printf_i+0x16a>
    37e8:	2f08      	cmp	r7, #8
    37ea:	d064      	beq.n	38b6 <_printf_i+0x18e>
    37ec:	9903      	ldr	r1, [sp, #12]
    37ee:	1b8b      	subs	r3, r1, r6
    37f0:	6123      	str	r3, [r4, #16]
    37f2:	e00f      	b.n	3814 <_printf_i+0xec>
    37f4:	6823      	ldr	r3, [r4, #0]
    37f6:	0619      	lsls	r1, r3, #24
    37f8:	d500      	bpl.n	37fc <_printf_i+0xd4>
    37fa:	e089      	b.n	3910 <_printf_i+0x1e8>
    37fc:	0659      	lsls	r1, r3, #25
    37fe:	d400      	bmi.n	3802 <_printf_i+0xda>
    3800:	e086      	b.n	3910 <_printf_i+0x1e8>
    3802:	6813      	ldr	r3, [r2, #0]
    3804:	1d19      	adds	r1, r3, #4
    3806:	6011      	str	r1, [r2, #0]
    3808:	681b      	ldr	r3, [r3, #0]
    380a:	6962      	ldr	r2, [r4, #20]
    380c:	801a      	strh	r2, [r3, #0]
    380e:	2300      	movs	r3, #0
    3810:	9e03      	ldr	r6, [sp, #12]
    3812:	6123      	str	r3, [r4, #16]
    3814:	4653      	mov	r3, sl
    3816:	9300      	str	r3, [sp, #0]
    3818:	4640      	mov	r0, r8
    381a:	1c21      	adds	r1, r4, #0
    381c:	aa05      	add	r2, sp, #20
    381e:	464b      	mov	r3, r9
    3820:	f7ff fefa 	bl	3618 <_printf_common>
    3824:	3001      	adds	r0, #1
    3826:	d01f      	beq.n	3868 <_printf_i+0x140>
    3828:	4640      	mov	r0, r8
    382a:	4649      	mov	r1, r9
    382c:	1c32      	adds	r2, r6, #0
    382e:	6923      	ldr	r3, [r4, #16]
    3830:	47d0      	blx	sl
    3832:	3001      	adds	r0, #1
    3834:	d018      	beq.n	3868 <_printf_i+0x140>
    3836:	6821      	ldr	r1, [r4, #0]
    3838:	68e0      	ldr	r0, [r4, #12]
    383a:	9b05      	ldr	r3, [sp, #20]
    383c:	0789      	lsls	r1, r1, #30
    383e:	d51c      	bpl.n	387a <_printf_i+0x152>
    3840:	1ac2      	subs	r2, r0, r3
    3842:	2a00      	cmp	r2, #0
    3844:	dd19      	ble.n	387a <_printf_i+0x152>
    3846:	1c26      	adds	r6, r4, #0
    3848:	3619      	adds	r6, #25
    384a:	2500      	movs	r5, #0
    384c:	e005      	b.n	385a <_printf_i+0x132>
    384e:	68e0      	ldr	r0, [r4, #12]
    3850:	9b05      	ldr	r3, [sp, #20]
    3852:	3501      	adds	r5, #1
    3854:	1ac2      	subs	r2, r0, r3
    3856:	42aa      	cmp	r2, r5
    3858:	dd0f      	ble.n	387a <_printf_i+0x152>
    385a:	4640      	mov	r0, r8
    385c:	4649      	mov	r1, r9
    385e:	1c32      	adds	r2, r6, #0
    3860:	2301      	movs	r3, #1
    3862:	47d0      	blx	sl
    3864:	3001      	adds	r0, #1
    3866:	d1f2      	bne.n	384e <_printf_i+0x126>
    3868:	2001      	movs	r0, #1
    386a:	4240      	negs	r0, r0
    386c:	b007      	add	sp, #28
    386e:	bc3c      	pop	{r2, r3, r4, r5}
    3870:	4690      	mov	r8, r2
    3872:	4699      	mov	r9, r3
    3874:	46a2      	mov	sl, r4
    3876:	46ab      	mov	fp, r5
    3878:	bdf0      	pop	{r4, r5, r6, r7, pc}
    387a:	4298      	cmp	r0, r3
    387c:	daf6      	bge.n	386c <_printf_i+0x144>
    387e:	1c18      	adds	r0, r3, #0
    3880:	e7f4      	b.n	386c <_printf_i+0x144>
    3882:	2b75      	cmp	r3, #117	; 0x75
    3884:	d061      	beq.n	394a <_printf_i+0x222>
    3886:	2b78      	cmp	r3, #120	; 0x78
    3888:	d158      	bne.n	393c <_printf_i+0x214>
    388a:	6823      	ldr	r3, [r4, #0]
    388c:	e783      	b.n	3796 <_printf_i+0x6e>
    388e:	2d00      	cmp	r5, #0
    3890:	d100      	bne.n	3894 <_printf_i+0x16c>
    3892:	2500      	movs	r5, #0
    3894:	9e03      	ldr	r6, [sp, #12]
    3896:	1c28      	adds	r0, r5, #0
    3898:	1c39      	adds	r1, r7, #0
    389a:	f7fe f86b 	bl	1974 <__aeabi_uidivmod>
    389e:	465a      	mov	r2, fp
    38a0:	5c53      	ldrb	r3, [r2, r1]
    38a2:	3e01      	subs	r6, #1
    38a4:	1c28      	adds	r0, r5, #0
    38a6:	7033      	strb	r3, [r6, #0]
    38a8:	1c39      	adds	r1, r7, #0
    38aa:	f7fe f81f 	bl	18ec <__aeabi_uidiv>
    38ae:	1e05      	subs	r5, r0, #0
    38b0:	d1f1      	bne.n	3896 <_printf_i+0x16e>
    38b2:	2f08      	cmp	r7, #8
    38b4:	d19a      	bne.n	37ec <_printf_i+0xc4>
    38b6:	6823      	ldr	r3, [r4, #0]
    38b8:	07db      	lsls	r3, r3, #31
    38ba:	d597      	bpl.n	37ec <_printf_i+0xc4>
    38bc:	6861      	ldr	r1, [r4, #4]
    38be:	6922      	ldr	r2, [r4, #16]
    38c0:	4291      	cmp	r1, r2
    38c2:	dc93      	bgt.n	37ec <_printf_i+0xc4>
    38c4:	3e01      	subs	r6, #1
    38c6:	2330      	movs	r3, #48	; 0x30
    38c8:	7033      	strb	r3, [r6, #0]
    38ca:	e78f      	b.n	37ec <_printf_i+0xc4>
    38cc:	2b64      	cmp	r3, #100	; 0x64
    38ce:	d001      	beq.n	38d4 <_printf_i+0x1ac>
    38d0:	2b69      	cmp	r3, #105	; 0x69
    38d2:	d133      	bne.n	393c <_printf_i+0x214>
    38d4:	6823      	ldr	r3, [r4, #0]
    38d6:	0619      	lsls	r1, r3, #24
    38d8:	d401      	bmi.n	38de <_printf_i+0x1b6>
    38da:	0659      	lsls	r1, r3, #25
    38dc:	d44c      	bmi.n	3978 <_printf_i+0x250>
    38de:	6813      	ldr	r3, [r2, #0]
    38e0:	1d19      	adds	r1, r3, #4
    38e2:	681b      	ldr	r3, [r3, #0]
    38e4:	6011      	str	r1, [r2, #0]
    38e6:	1c1d      	adds	r5, r3, #0
    38e8:	2b00      	cmp	r3, #0
    38ea:	db4c      	blt.n	3986 <_printf_i+0x25e>
    38ec:	4b2a      	ldr	r3, [pc, #168]	; (3998 <_printf_i+0x270>)
    38ee:	270a      	movs	r7, #10
    38f0:	469b      	mov	fp, r3
    38f2:	e76c      	b.n	37ce <_printf_i+0xa6>
    38f4:	6813      	ldr	r3, [r2, #0]
    38f6:	1c26      	adds	r6, r4, #0
    38f8:	1d19      	adds	r1, r3, #4
    38fa:	6011      	str	r1, [r2, #0]
    38fc:	681a      	ldr	r2, [r3, #0]
    38fe:	2342      	movs	r3, #66	; 0x42
    3900:	54e2      	strb	r2, [r4, r3]
    3902:	2301      	movs	r3, #1
    3904:	3642      	adds	r6, #66	; 0x42
    3906:	6123      	str	r3, [r4, #16]
    3908:	2200      	movs	r2, #0
    390a:	2343      	movs	r3, #67	; 0x43
    390c:	54e2      	strb	r2, [r4, r3]
    390e:	e781      	b.n	3814 <_printf_i+0xec>
    3910:	6813      	ldr	r3, [r2, #0]
    3912:	1d19      	adds	r1, r3, #4
    3914:	6011      	str	r1, [r2, #0]
    3916:	681b      	ldr	r3, [r3, #0]
    3918:	6962      	ldr	r2, [r4, #20]
    391a:	601a      	str	r2, [r3, #0]
    391c:	e777      	b.n	380e <_printf_i+0xe6>
    391e:	6813      	ldr	r3, [r2, #0]
    3920:	1d19      	adds	r1, r3, #4
    3922:	6011      	str	r1, [r2, #0]
    3924:	681e      	ldr	r6, [r3, #0]
    3926:	1c30      	adds	r0, r6, #0
    3928:	f7ff fe6e 	bl	3608 <strlen>
    392c:	6863      	ldr	r3, [r4, #4]
    392e:	6120      	str	r0, [r4, #16]
    3930:	4298      	cmp	r0, r3
    3932:	d901      	bls.n	3938 <_printf_i+0x210>
    3934:	6123      	str	r3, [r4, #16]
    3936:	1c18      	adds	r0, r3, #0
    3938:	6060      	str	r0, [r4, #4]
    393a:	e7e5      	b.n	3908 <_printf_i+0x1e0>
    393c:	2242      	movs	r2, #66	; 0x42
    393e:	54a3      	strb	r3, [r4, r2]
    3940:	1c26      	adds	r6, r4, #0
    3942:	2301      	movs	r3, #1
    3944:	3642      	adds	r6, #66	; 0x42
    3946:	6123      	str	r3, [r4, #16]
    3948:	e7de      	b.n	3908 <_printf_i+0x1e0>
    394a:	6823      	ldr	r3, [r4, #0]
    394c:	0619      	lsls	r1, r3, #24
    394e:	d401      	bmi.n	3954 <_printf_i+0x22c>
    3950:	0659      	lsls	r1, r3, #25
    3952:	d40c      	bmi.n	396e <_printf_i+0x246>
    3954:	6813      	ldr	r3, [r2, #0]
    3956:	1d19      	adds	r1, r3, #4
    3958:	681d      	ldr	r5, [r3, #0]
    395a:	6011      	str	r1, [r2, #0]
    395c:	4a0e      	ldr	r2, [pc, #56]	; (3998 <_printf_i+0x270>)
    395e:	7e23      	ldrb	r3, [r4, #24]
    3960:	4693      	mov	fp, r2
    3962:	2708      	movs	r7, #8
    3964:	2b6f      	cmp	r3, #111	; 0x6f
    3966:	d100      	bne.n	396a <_printf_i+0x242>
    3968:	e72e      	b.n	37c8 <_printf_i+0xa0>
    396a:	270a      	movs	r7, #10
    396c:	e72c      	b.n	37c8 <_printf_i+0xa0>
    396e:	6813      	ldr	r3, [r2, #0]
    3970:	1d19      	adds	r1, r3, #4
    3972:	6011      	str	r1, [r2, #0]
    3974:	881d      	ldrh	r5, [r3, #0]
    3976:	e7f1      	b.n	395c <_printf_i+0x234>
    3978:	6813      	ldr	r3, [r2, #0]
    397a:	1d19      	adds	r1, r3, #4
    397c:	6011      	str	r1, [r2, #0]
    397e:	2200      	movs	r2, #0
    3980:	5e9d      	ldrsh	r5, [r3, r2]
    3982:	1c2b      	adds	r3, r5, #0
    3984:	e7b0      	b.n	38e8 <_printf_i+0x1c0>
    3986:	2343      	movs	r3, #67	; 0x43
    3988:	222d      	movs	r2, #45	; 0x2d
    398a:	54e2      	strb	r2, [r4, r3]
    398c:	4b02      	ldr	r3, [pc, #8]	; (3998 <_printf_i+0x270>)
    398e:	426d      	negs	r5, r5
    3990:	469b      	mov	fp, r3
    3992:	270a      	movs	r7, #10
    3994:	e71b      	b.n	37ce <_printf_i+0xa6>
    3996:	46c0      	nop			; (mov r8, r8)
    3998:	0000524c 	.word	0x0000524c
    399c:	00005260 	.word	0x00005260

000039a0 <__sfputc_r>:
    39a0:	6893      	ldr	r3, [r2, #8]
    39a2:	b510      	push	{r4, lr}
    39a4:	3b01      	subs	r3, #1
    39a6:	6093      	str	r3, [r2, #8]
    39a8:	2b00      	cmp	r3, #0
    39aa:	db06      	blt.n	39ba <__sfputc_r+0x1a>
    39ac:	6813      	ldr	r3, [r2, #0]
    39ae:	1c58      	adds	r0, r3, #1
    39b0:	6010      	str	r0, [r2, #0]
    39b2:	20ff      	movs	r0, #255	; 0xff
    39b4:	7019      	strb	r1, [r3, #0]
    39b6:	4008      	ands	r0, r1
    39b8:	bd10      	pop	{r4, pc}
    39ba:	6994      	ldr	r4, [r2, #24]
    39bc:	42a3      	cmp	r3, r4
    39be:	db02      	blt.n	39c6 <__sfputc_r+0x26>
    39c0:	b2cb      	uxtb	r3, r1
    39c2:	2b0a      	cmp	r3, #10
    39c4:	d1f2      	bne.n	39ac <__sfputc_r+0xc>
    39c6:	f000 f9d3 	bl	3d70 <__swbuf_r>
    39ca:	e7f5      	b.n	39b8 <__sfputc_r+0x18>

000039cc <__sfputs_r>:
    39cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ce:	4647      	mov	r7, r8
    39d0:	4698      	mov	r8, r3
    39d2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    39d4:	b480      	push	{r7}
    39d6:	1c06      	adds	r6, r0, #0
    39d8:	1c0d      	adds	r5, r1, #0
    39da:	1c17      	adds	r7, r2, #0
    39dc:	049b      	lsls	r3, r3, #18
    39de:	d414      	bmi.n	3a0a <__sfputs_r+0x3e>
    39e0:	4643      	mov	r3, r8
    39e2:	2200      	movs	r2, #0
    39e4:	2400      	movs	r4, #0
    39e6:	2b00      	cmp	r3, #0
    39e8:	d107      	bne.n	39fa <__sfputs_r+0x2e>
    39ea:	2000      	movs	r0, #0
    39ec:	bc04      	pop	{r2}
    39ee:	4690      	mov	r8, r2
    39f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39f2:	3401      	adds	r4, #1
    39f4:	1e22      	subs	r2, r4, #0
    39f6:	4542      	cmp	r2, r8
    39f8:	d0f7      	beq.n	39ea <__sfputs_r+0x1e>
    39fa:	5cb9      	ldrb	r1, [r7, r2]
    39fc:	1c30      	adds	r0, r6, #0
    39fe:	1c2a      	adds	r2, r5, #0
    3a00:	f7ff ffce 	bl	39a0 <__sfputc_r>
    3a04:	1c43      	adds	r3, r0, #1
    3a06:	d1f4      	bne.n	39f2 <__sfputs_r+0x26>
    3a08:	e7f0      	b.n	39ec <__sfputs_r+0x20>
    3a0a:	4643      	mov	r3, r8
    3a0c:	089b      	lsrs	r3, r3, #2
    3a0e:	4698      	mov	r8, r3
    3a10:	2400      	movs	r4, #0
    3a12:	2200      	movs	r2, #0
    3a14:	2b00      	cmp	r3, #0
    3a16:	d0e8      	beq.n	39ea <__sfputs_r+0x1e>
    3a18:	0092      	lsls	r2, r2, #2
    3a1a:	59d1      	ldr	r1, [r2, r7]
    3a1c:	1c30      	adds	r0, r6, #0
    3a1e:	1c2a      	adds	r2, r5, #0
    3a20:	f000 fcdc 	bl	43dc <_fputwc_r>
    3a24:	1c43      	adds	r3, r0, #1
    3a26:	d0e1      	beq.n	39ec <__sfputs_r+0x20>
    3a28:	3401      	adds	r4, #1
    3a2a:	1e22      	subs	r2, r4, #0
    3a2c:	4542      	cmp	r2, r8
    3a2e:	d0dc      	beq.n	39ea <__sfputs_r+0x1e>
    3a30:	0092      	lsls	r2, r2, #2
    3a32:	59d1      	ldr	r1, [r2, r7]
    3a34:	1c30      	adds	r0, r6, #0
    3a36:	1c2a      	adds	r2, r5, #0
    3a38:	f000 fcd0 	bl	43dc <_fputwc_r>
    3a3c:	1c43      	adds	r3, r0, #1
    3a3e:	d1f3      	bne.n	3a28 <__sfputs_r+0x5c>
    3a40:	e7d4      	b.n	39ec <__sfputs_r+0x20>
    3a42:	46c0      	nop			; (mov r8, r8)

00003a44 <__sprint_r>:
    3a44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a46:	6893      	ldr	r3, [r2, #8]
    3a48:	464e      	mov	r6, r9
    3a4a:	4645      	mov	r5, r8
    3a4c:	4657      	mov	r7, sl
    3a4e:	b4e0      	push	{r5, r6, r7}
    3a50:	4680      	mov	r8, r0
    3a52:	1c0e      	adds	r6, r1, #0
    3a54:	4691      	mov	r9, r2
    3a56:	2b00      	cmp	r3, #0
    3a58:	d02d      	beq.n	3ab6 <__sprint_r+0x72>
    3a5a:	6e49      	ldr	r1, [r1, #100]	; 0x64
    3a5c:	0489      	lsls	r1, r1, #18
    3a5e:	d52d      	bpl.n	3abc <__sprint_r+0x78>
    3a60:	6812      	ldr	r2, [r2, #0]
    3a62:	4692      	mov	sl, r2
    3a64:	4652      	mov	r2, sl
    3a66:	6852      	ldr	r2, [r2, #4]
    3a68:	4651      	mov	r1, sl
    3a6a:	0897      	lsrs	r7, r2, #2
    3a6c:	680c      	ldr	r4, [r1, #0]
    3a6e:	2500      	movs	r5, #0
    3a70:	2f00      	cmp	r7, #0
    3a72:	dc04      	bgt.n	3a7e <__sprint_r+0x3a>
    3a74:	e015      	b.n	3aa2 <__sprint_r+0x5e>
    3a76:	3501      	adds	r5, #1
    3a78:	3404      	adds	r4, #4
    3a7a:	42af      	cmp	r7, r5
    3a7c:	d00f      	beq.n	3a9e <__sprint_r+0x5a>
    3a7e:	1c32      	adds	r2, r6, #0
    3a80:	4640      	mov	r0, r8
    3a82:	6821      	ldr	r1, [r4, #0]
    3a84:	f000 fcaa 	bl	43dc <_fputwc_r>
    3a88:	1c42      	adds	r2, r0, #1
    3a8a:	d1f4      	bne.n	3a76 <__sprint_r+0x32>
    3a8c:	2300      	movs	r3, #0
    3a8e:	464a      	mov	r2, r9
    3a90:	6093      	str	r3, [r2, #8]
    3a92:	6053      	str	r3, [r2, #4]
    3a94:	bc1c      	pop	{r2, r3, r4}
    3a96:	4690      	mov	r8, r2
    3a98:	4699      	mov	r9, r3
    3a9a:	46a2      	mov	sl, r4
    3a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a9e:	4649      	mov	r1, r9
    3aa0:	688b      	ldr	r3, [r1, #8]
    3aa2:	00bf      	lsls	r7, r7, #2
    3aa4:	1bdb      	subs	r3, r3, r7
    3aa6:	464a      	mov	r2, r9
    3aa8:	2108      	movs	r1, #8
    3aaa:	6093      	str	r3, [r2, #8]
    3aac:	448a      	add	sl, r1
    3aae:	2b00      	cmp	r3, #0
    3ab0:	d1d8      	bne.n	3a64 <__sprint_r+0x20>
    3ab2:	2000      	movs	r0, #0
    3ab4:	e7ea      	b.n	3a8c <__sprint_r+0x48>
    3ab6:	6053      	str	r3, [r2, #4]
    3ab8:	2000      	movs	r0, #0
    3aba:	e7eb      	b.n	3a94 <__sprint_r+0x50>
    3abc:	1c31      	adds	r1, r6, #0
    3abe:	f7fe fd6f 	bl	25a0 <__sfvwrite_r>
    3ac2:	e7e3      	b.n	3a8c <__sprint_r+0x48>

00003ac4 <_vfiprintf_r>:
    3ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ac6:	465f      	mov	r7, fp
    3ac8:	4656      	mov	r6, sl
    3aca:	464d      	mov	r5, r9
    3acc:	4644      	mov	r4, r8
    3ace:	b4f0      	push	{r4, r5, r6, r7}
    3ad0:	b09f      	sub	sp, #124	; 0x7c
    3ad2:	9004      	str	r0, [sp, #16]
    3ad4:	468b      	mov	fp, r1
    3ad6:	1c17      	adds	r7, r2, #0
    3ad8:	9305      	str	r3, [sp, #20]
    3ada:	2800      	cmp	r0, #0
    3adc:	d003      	beq.n	3ae6 <_vfiprintf_r+0x22>
    3ade:	6982      	ldr	r2, [r0, #24]
    3ae0:	2a00      	cmp	r2, #0
    3ae2:	d100      	bne.n	3ae6 <_vfiprintf_r+0x22>
    3ae4:	e109      	b.n	3cfa <_vfiprintf_r+0x236>
    3ae6:	4b93      	ldr	r3, [pc, #588]	; (3d34 <_vfiprintf_r+0x270>)
    3ae8:	459b      	cmp	fp, r3
    3aea:	d100      	bne.n	3aee <_vfiprintf_r+0x2a>
    3aec:	e10b      	b.n	3d06 <_vfiprintf_r+0x242>
    3aee:	4b92      	ldr	r3, [pc, #584]	; (3d38 <_vfiprintf_r+0x274>)
    3af0:	459b      	cmp	fp, r3
    3af2:	d100      	bne.n	3af6 <_vfiprintf_r+0x32>
    3af4:	e10b      	b.n	3d0e <_vfiprintf_r+0x24a>
    3af6:	4b91      	ldr	r3, [pc, #580]	; (3d3c <_vfiprintf_r+0x278>)
    3af8:	459b      	cmp	fp, r3
    3afa:	d100      	bne.n	3afe <_vfiprintf_r+0x3a>
    3afc:	e10b      	b.n	3d16 <_vfiprintf_r+0x252>
    3afe:	4659      	mov	r1, fp
    3b00:	898b      	ldrh	r3, [r1, #12]
    3b02:	071a      	lsls	r2, r3, #28
    3b04:	d400      	bmi.n	3b08 <_vfiprintf_r+0x44>
    3b06:	e0ec      	b.n	3ce2 <_vfiprintf_r+0x21e>
    3b08:	690b      	ldr	r3, [r1, #16]
    3b0a:	2b00      	cmp	r3, #0
    3b0c:	d100      	bne.n	3b10 <_vfiprintf_r+0x4c>
    3b0e:	e0e8      	b.n	3ce2 <_vfiprintf_r+0x21e>
    3b10:	ad06      	add	r5, sp, #24
    3b12:	2300      	movs	r3, #0
    3b14:	616b      	str	r3, [r5, #20]
    3b16:	498a      	ldr	r1, [pc, #552]	; (3d40 <_vfiprintf_r+0x27c>)
    3b18:	2320      	movs	r3, #32
    3b1a:	766b      	strb	r3, [r5, #25]
    3b1c:	4e89      	ldr	r6, [pc, #548]	; (3d44 <_vfiprintf_r+0x280>)
    3b1e:	2330      	movs	r3, #48	; 0x30
    3b20:	76ab      	strb	r3, [r5, #26]
    3b22:	4689      	mov	r9, r1
    3b24:	783b      	ldrb	r3, [r7, #0]
    3b26:	1c3c      	adds	r4, r7, #0
    3b28:	2b00      	cmp	r3, #0
    3b2a:	d00d      	beq.n	3b48 <_vfiprintf_r+0x84>
    3b2c:	2b25      	cmp	r3, #37	; 0x25
    3b2e:	d102      	bne.n	3b36 <_vfiprintf_r+0x72>
    3b30:	e00a      	b.n	3b48 <_vfiprintf_r+0x84>
    3b32:	2b25      	cmp	r3, #37	; 0x25
    3b34:	d070      	beq.n	3c18 <_vfiprintf_r+0x154>
    3b36:	3401      	adds	r4, #1
    3b38:	7823      	ldrb	r3, [r4, #0]
    3b3a:	2b00      	cmp	r3, #0
    3b3c:	d1f9      	bne.n	3b32 <_vfiprintf_r+0x6e>
    3b3e:	1be2      	subs	r2, r4, r7
    3b40:	4690      	mov	r8, r2
    3b42:	4641      	mov	r1, r8
    3b44:	2900      	cmp	r1, #0
    3b46:	d16c      	bne.n	3c22 <_vfiprintf_r+0x15e>
    3b48:	7823      	ldrb	r3, [r4, #0]
    3b4a:	2b00      	cmp	r3, #0
    3b4c:	d078      	beq.n	3c40 <_vfiprintf_r+0x17c>
    3b4e:	2201      	movs	r2, #1
    3b50:	4252      	negs	r2, r2
    3b52:	2300      	movs	r3, #0
    3b54:	606a      	str	r2, [r5, #4]
    3b56:	2243      	movs	r2, #67	; 0x43
    3b58:	3401      	adds	r4, #1
    3b5a:	602b      	str	r3, [r5, #0]
    3b5c:	60eb      	str	r3, [r5, #12]
    3b5e:	60ab      	str	r3, [r5, #8]
    3b60:	54ab      	strb	r3, [r5, r2]
    3b62:	65ab      	str	r3, [r5, #88]	; 0x58
    3b64:	2701      	movs	r7, #1
    3b66:	e007      	b.n	3b78 <_vfiprintf_r+0xb4>
    3b68:	1b80      	subs	r0, r0, r6
    3b6a:	1c3b      	adds	r3, r7, #0
    3b6c:	6829      	ldr	r1, [r5, #0]
    3b6e:	4083      	lsls	r3, r0
    3b70:	1c18      	adds	r0, r3, #0
    3b72:	4308      	orrs	r0, r1
    3b74:	6028      	str	r0, [r5, #0]
    3b76:	3401      	adds	r4, #1
    3b78:	7821      	ldrb	r1, [r4, #0]
    3b7a:	1c30      	adds	r0, r6, #0
    3b7c:	2205      	movs	r2, #5
    3b7e:	f7ff f943 	bl	2e08 <memchr>
    3b82:	2800      	cmp	r0, #0
    3b84:	d1f0      	bne.n	3b68 <_vfiprintf_r+0xa4>
    3b86:	682b      	ldr	r3, [r5, #0]
    3b88:	1c22      	adds	r2, r4, #0
    3b8a:	06d9      	lsls	r1, r3, #27
    3b8c:	d502      	bpl.n	3b94 <_vfiprintf_r+0xd0>
    3b8e:	2020      	movs	r0, #32
    3b90:	2143      	movs	r1, #67	; 0x43
    3b92:	5468      	strb	r0, [r5, r1]
    3b94:	0719      	lsls	r1, r3, #28
    3b96:	d502      	bpl.n	3b9e <_vfiprintf_r+0xda>
    3b98:	202b      	movs	r0, #43	; 0x2b
    3b9a:	2143      	movs	r1, #67	; 0x43
    3b9c:	5468      	strb	r0, [r5, r1]
    3b9e:	7821      	ldrb	r1, [r4, #0]
    3ba0:	292a      	cmp	r1, #42	; 0x2a
    3ba2:	d100      	bne.n	3ba6 <_vfiprintf_r+0xe2>
    3ba4:	e06f      	b.n	3c86 <_vfiprintf_r+0x1c2>
    3ba6:	1c0b      	adds	r3, r1, #0
    3ba8:	3b30      	subs	r3, #48	; 0x30
    3baa:	2b09      	cmp	r3, #9
    3bac:	d80b      	bhi.n	3bc6 <_vfiprintf_r+0x102>
    3bae:	68ea      	ldr	r2, [r5, #12]
    3bb0:	0091      	lsls	r1, r2, #2
    3bb2:	3401      	adds	r4, #1
    3bb4:	188a      	adds	r2, r1, r2
    3bb6:	7821      	ldrb	r1, [r4, #0]
    3bb8:	0052      	lsls	r2, r2, #1
    3bba:	189a      	adds	r2, r3, r2
    3bbc:	1c0b      	adds	r3, r1, #0
    3bbe:	3b30      	subs	r3, #48	; 0x30
    3bc0:	2b09      	cmp	r3, #9
    3bc2:	d9f5      	bls.n	3bb0 <_vfiprintf_r+0xec>
    3bc4:	60ea      	str	r2, [r5, #12]
    3bc6:	292e      	cmp	r1, #46	; 0x2e
    3bc8:	d046      	beq.n	3c58 <_vfiprintf_r+0x194>
    3bca:	4648      	mov	r0, r9
    3bcc:	2203      	movs	r2, #3
    3bce:	f7ff f91b 	bl	2e08 <memchr>
    3bd2:	2800      	cmp	r0, #0
    3bd4:	d008      	beq.n	3be8 <_vfiprintf_r+0x124>
    3bd6:	464a      	mov	r2, r9
    3bd8:	1a80      	subs	r0, r0, r2
    3bda:	2340      	movs	r3, #64	; 0x40
    3bdc:	4083      	lsls	r3, r0
    3bde:	1c18      	adds	r0, r3, #0
    3be0:	682b      	ldr	r3, [r5, #0]
    3be2:	3401      	adds	r4, #1
    3be4:	4318      	orrs	r0, r3
    3be6:	6028      	str	r0, [r5, #0]
    3be8:	7821      	ldrb	r1, [r4, #0]
    3bea:	4857      	ldr	r0, [pc, #348]	; (3d48 <_vfiprintf_r+0x284>)
    3bec:	2206      	movs	r2, #6
    3bee:	1c67      	adds	r7, r4, #1
    3bf0:	7629      	strb	r1, [r5, #24]
    3bf2:	f7ff f909 	bl	2e08 <memchr>
    3bf6:	2800      	cmp	r0, #0
    3bf8:	d060      	beq.n	3cbc <_vfiprintf_r+0x1f8>
    3bfa:	4b54      	ldr	r3, [pc, #336]	; (3d4c <_vfiprintf_r+0x288>)
    3bfc:	2b00      	cmp	r3, #0
    3bfe:	d000      	beq.n	3c02 <_vfiprintf_r+0x13e>
    3c00:	e08d      	b.n	3d1e <_vfiprintf_r+0x25a>
    3c02:	9b05      	ldr	r3, [sp, #20]
    3c04:	2207      	movs	r2, #7
    3c06:	3307      	adds	r3, #7
    3c08:	4393      	bics	r3, r2
    3c0a:	3308      	adds	r3, #8
    3c0c:	9305      	str	r3, [sp, #20]
    3c0e:	696a      	ldr	r2, [r5, #20]
    3c10:	1c13      	adds	r3, r2, #0
    3c12:	4453      	add	r3, sl
    3c14:	616b      	str	r3, [r5, #20]
    3c16:	e785      	b.n	3b24 <_vfiprintf_r+0x60>
    3c18:	1be3      	subs	r3, r4, r7
    3c1a:	4698      	mov	r8, r3
    3c1c:	4641      	mov	r1, r8
    3c1e:	2900      	cmp	r1, #0
    3c20:	d092      	beq.n	3b48 <_vfiprintf_r+0x84>
    3c22:	9804      	ldr	r0, [sp, #16]
    3c24:	4659      	mov	r1, fp
    3c26:	1c3a      	adds	r2, r7, #0
    3c28:	4643      	mov	r3, r8
    3c2a:	f7ff fecf 	bl	39cc <__sfputs_r>
    3c2e:	3001      	adds	r0, #1
    3c30:	d006      	beq.n	3c40 <_vfiprintf_r+0x17c>
    3c32:	696a      	ldr	r2, [r5, #20]
    3c34:	1c13      	adds	r3, r2, #0
    3c36:	4443      	add	r3, r8
    3c38:	616b      	str	r3, [r5, #20]
    3c3a:	7823      	ldrb	r3, [r4, #0]
    3c3c:	2b00      	cmp	r3, #0
    3c3e:	d186      	bne.n	3b4e <_vfiprintf_r+0x8a>
    3c40:	4659      	mov	r1, fp
    3c42:	898b      	ldrh	r3, [r1, #12]
    3c44:	065a      	lsls	r2, r3, #25
    3c46:	d449      	bmi.n	3cdc <_vfiprintf_r+0x218>
    3c48:	6968      	ldr	r0, [r5, #20]
    3c4a:	b01f      	add	sp, #124	; 0x7c
    3c4c:	bc3c      	pop	{r2, r3, r4, r5}
    3c4e:	4690      	mov	r8, r2
    3c50:	4699      	mov	r9, r3
    3c52:	46a2      	mov	sl, r4
    3c54:	46ab      	mov	fp, r5
    3c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c58:	7861      	ldrb	r1, [r4, #1]
    3c5a:	292a      	cmp	r1, #42	; 0x2a
    3c5c:	d01d      	beq.n	3c9a <_vfiprintf_r+0x1d6>
    3c5e:	2300      	movs	r3, #0
    3c60:	606b      	str	r3, [r5, #4]
    3c62:	1c0b      	adds	r3, r1, #0
    3c64:	3b30      	subs	r3, #48	; 0x30
    3c66:	3401      	adds	r4, #1
    3c68:	2b09      	cmp	r3, #9
    3c6a:	d8ae      	bhi.n	3bca <_vfiprintf_r+0x106>
    3c6c:	2200      	movs	r2, #0
    3c6e:	0091      	lsls	r1, r2, #2
    3c70:	3401      	adds	r4, #1
    3c72:	188a      	adds	r2, r1, r2
    3c74:	7821      	ldrb	r1, [r4, #0]
    3c76:	0052      	lsls	r2, r2, #1
    3c78:	189a      	adds	r2, r3, r2
    3c7a:	1c0b      	adds	r3, r1, #0
    3c7c:	3b30      	subs	r3, #48	; 0x30
    3c7e:	2b09      	cmp	r3, #9
    3c80:	d9f5      	bls.n	3c6e <_vfiprintf_r+0x1aa>
    3c82:	606a      	str	r2, [r5, #4]
    3c84:	e7a1      	b.n	3bca <_vfiprintf_r+0x106>
    3c86:	9905      	ldr	r1, [sp, #20]
    3c88:	1d08      	adds	r0, r1, #4
    3c8a:	6809      	ldr	r1, [r1, #0]
    3c8c:	9005      	str	r0, [sp, #20]
    3c8e:	2900      	cmp	r1, #0
    3c90:	db0e      	blt.n	3cb0 <_vfiprintf_r+0x1ec>
    3c92:	60e9      	str	r1, [r5, #12]
    3c94:	3401      	adds	r4, #1
    3c96:	7851      	ldrb	r1, [r2, #1]
    3c98:	e795      	b.n	3bc6 <_vfiprintf_r+0x102>
    3c9a:	9b05      	ldr	r3, [sp, #20]
    3c9c:	1ca0      	adds	r0, r4, #2
    3c9e:	1d1a      	adds	r2, r3, #4
    3ca0:	681b      	ldr	r3, [r3, #0]
    3ca2:	9205      	str	r2, [sp, #20]
    3ca4:	606b      	str	r3, [r5, #4]
    3ca6:	2b00      	cmp	r3, #0
    3ca8:	db23      	blt.n	3cf2 <_vfiprintf_r+0x22e>
    3caa:	78a1      	ldrb	r1, [r4, #2]
    3cac:	1c04      	adds	r4, r0, #0
    3cae:	e78c      	b.n	3bca <_vfiprintf_r+0x106>
    3cb0:	4249      	negs	r1, r1
    3cb2:	60e9      	str	r1, [r5, #12]
    3cb4:	2102      	movs	r1, #2
    3cb6:	430b      	orrs	r3, r1
    3cb8:	602b      	str	r3, [r5, #0]
    3cba:	e7eb      	b.n	3c94 <_vfiprintf_r+0x1d0>
    3cbc:	ab05      	add	r3, sp, #20
    3cbe:	9300      	str	r3, [sp, #0]
    3cc0:	9804      	ldr	r0, [sp, #16]
    3cc2:	1c29      	adds	r1, r5, #0
    3cc4:	465a      	mov	r2, fp
    3cc6:	4b22      	ldr	r3, [pc, #136]	; (3d50 <_vfiprintf_r+0x28c>)
    3cc8:	f7ff fd2e 	bl	3728 <_printf_i>
    3ccc:	4682      	mov	sl, r0
    3cce:	4651      	mov	r1, sl
    3cd0:	3101      	adds	r1, #1
    3cd2:	d19c      	bne.n	3c0e <_vfiprintf_r+0x14a>
    3cd4:	4659      	mov	r1, fp
    3cd6:	898b      	ldrh	r3, [r1, #12]
    3cd8:	065a      	lsls	r2, r3, #25
    3cda:	d5b5      	bpl.n	3c48 <_vfiprintf_r+0x184>
    3cdc:	2001      	movs	r0, #1
    3cde:	4240      	negs	r0, r0
    3ce0:	e7b3      	b.n	3c4a <_vfiprintf_r+0x186>
    3ce2:	9804      	ldr	r0, [sp, #16]
    3ce4:	4659      	mov	r1, fp
    3ce6:	f000 f8d7 	bl	3e98 <__swsetup_r>
    3cea:	2800      	cmp	r0, #0
    3cec:	d100      	bne.n	3cf0 <_vfiprintf_r+0x22c>
    3cee:	e70f      	b.n	3b10 <_vfiprintf_r+0x4c>
    3cf0:	e7f4      	b.n	3cdc <_vfiprintf_r+0x218>
    3cf2:	2301      	movs	r3, #1
    3cf4:	425b      	negs	r3, r3
    3cf6:	606b      	str	r3, [r5, #4]
    3cf8:	e7d7      	b.n	3caa <_vfiprintf_r+0x1e6>
    3cfa:	f000 fa7b 	bl	41f4 <__sinit>
    3cfe:	4b0d      	ldr	r3, [pc, #52]	; (3d34 <_vfiprintf_r+0x270>)
    3d00:	459b      	cmp	fp, r3
    3d02:	d000      	beq.n	3d06 <_vfiprintf_r+0x242>
    3d04:	e6f3      	b.n	3aee <_vfiprintf_r+0x2a>
    3d06:	9904      	ldr	r1, [sp, #16]
    3d08:	684b      	ldr	r3, [r1, #4]
    3d0a:	469b      	mov	fp, r3
    3d0c:	e6f7      	b.n	3afe <_vfiprintf_r+0x3a>
    3d0e:	9b04      	ldr	r3, [sp, #16]
    3d10:	689a      	ldr	r2, [r3, #8]
    3d12:	4693      	mov	fp, r2
    3d14:	e6f3      	b.n	3afe <_vfiprintf_r+0x3a>
    3d16:	9a04      	ldr	r2, [sp, #16]
    3d18:	68d1      	ldr	r1, [r2, #12]
    3d1a:	468b      	mov	fp, r1
    3d1c:	e6ef      	b.n	3afe <_vfiprintf_r+0x3a>
    3d1e:	ab05      	add	r3, sp, #20
    3d20:	9300      	str	r3, [sp, #0]
    3d22:	9804      	ldr	r0, [sp, #16]
    3d24:	1c29      	adds	r1, r5, #0
    3d26:	465a      	mov	r2, fp
    3d28:	4b09      	ldr	r3, [pc, #36]	; (3d50 <_vfiprintf_r+0x28c>)
    3d2a:	e000      	b.n	3d2e <_vfiprintf_r+0x26a>
    3d2c:	bf00      	nop
    3d2e:	4682      	mov	sl, r0
    3d30:	e7cd      	b.n	3cce <_vfiprintf_r+0x20a>
    3d32:	46c0      	nop			; (mov r8, r8)
    3d34:	000052c8 	.word	0x000052c8
    3d38:	000052a8 	.word	0x000052a8
    3d3c:	00005288 	.word	0x00005288
    3d40:	0000527c 	.word	0x0000527c
    3d44:	00005274 	.word	0x00005274
    3d48:	00005280 	.word	0x00005280
    3d4c:	00000000 	.word	0x00000000
    3d50:	000039cd 	.word	0x000039cd

00003d54 <vfiprintf>:
    3d54:	b538      	push	{r3, r4, r5, lr}
    3d56:	1c13      	adds	r3, r2, #0
    3d58:	4a04      	ldr	r2, [pc, #16]	; (3d6c <vfiprintf+0x18>)
    3d5a:	1c05      	adds	r5, r0, #0
    3d5c:	1c0c      	adds	r4, r1, #0
    3d5e:	6810      	ldr	r0, [r2, #0]
    3d60:	1c29      	adds	r1, r5, #0
    3d62:	1c22      	adds	r2, r4, #0
    3d64:	f7ff feae 	bl	3ac4 <_vfiprintf_r>
    3d68:	bd38      	pop	{r3, r4, r5, pc}
    3d6a:	46c0      	nop			; (mov r8, r8)
    3d6c:	20000004 	.word	0x20000004

00003d70 <__swbuf_r>:
    3d70:	b570      	push	{r4, r5, r6, lr}
    3d72:	1c05      	adds	r5, r0, #0
    3d74:	1c0e      	adds	r6, r1, #0
    3d76:	1c14      	adds	r4, r2, #0
    3d78:	2800      	cmp	r0, #0
    3d7a:	d002      	beq.n	3d82 <__swbuf_r+0x12>
    3d7c:	6981      	ldr	r1, [r0, #24]
    3d7e:	2900      	cmp	r1, #0
    3d80:	d053      	beq.n	3e2a <__swbuf_r+0xba>
    3d82:	4b31      	ldr	r3, [pc, #196]	; (3e48 <__swbuf_r+0xd8>)
    3d84:	429c      	cmp	r4, r3
    3d86:	d055      	beq.n	3e34 <__swbuf_r+0xc4>
    3d88:	4b30      	ldr	r3, [pc, #192]	; (3e4c <__swbuf_r+0xdc>)
    3d8a:	429c      	cmp	r4, r3
    3d8c:	d054      	beq.n	3e38 <__swbuf_r+0xc8>
    3d8e:	4b30      	ldr	r3, [pc, #192]	; (3e50 <__swbuf_r+0xe0>)
    3d90:	429c      	cmp	r4, r3
    3d92:	d053      	beq.n	3e3c <__swbuf_r+0xcc>
    3d94:	69a2      	ldr	r2, [r4, #24]
    3d96:	60a2      	str	r2, [r4, #8]
    3d98:	89a2      	ldrh	r2, [r4, #12]
    3d9a:	b293      	uxth	r3, r2
    3d9c:	0719      	lsls	r1, r3, #28
    3d9e:	d53a      	bpl.n	3e16 <__swbuf_r+0xa6>
    3da0:	6920      	ldr	r0, [r4, #16]
    3da2:	2800      	cmp	r0, #0
    3da4:	d037      	beq.n	3e16 <__swbuf_r+0xa6>
    3da6:	21ff      	movs	r1, #255	; 0xff
    3da8:	400e      	ands	r6, r1
    3daa:	2180      	movs	r1, #128	; 0x80
    3dac:	0189      	lsls	r1, r1, #6
    3dae:	420b      	tst	r3, r1
    3db0:	d015      	beq.n	3dde <__swbuf_r+0x6e>
    3db2:	6823      	ldr	r3, [r4, #0]
    3db4:	6961      	ldr	r1, [r4, #20]
    3db6:	1a18      	subs	r0, r3, r0
    3db8:	4288      	cmp	r0, r1
    3dba:	da1b      	bge.n	3df4 <__swbuf_r+0x84>
    3dbc:	3001      	adds	r0, #1
    3dbe:	68a2      	ldr	r2, [r4, #8]
    3dc0:	3a01      	subs	r2, #1
    3dc2:	60a2      	str	r2, [r4, #8]
    3dc4:	1c5a      	adds	r2, r3, #1
    3dc6:	6022      	str	r2, [r4, #0]
    3dc8:	701e      	strb	r6, [r3, #0]
    3dca:	6962      	ldr	r2, [r4, #20]
    3dcc:	4282      	cmp	r2, r0
    3dce:	d01a      	beq.n	3e06 <__swbuf_r+0x96>
    3dd0:	89a3      	ldrh	r3, [r4, #12]
    3dd2:	1c30      	adds	r0, r6, #0
    3dd4:	07d9      	lsls	r1, r3, #31
    3dd6:	d501      	bpl.n	3ddc <__swbuf_r+0x6c>
    3dd8:	2e0a      	cmp	r6, #10
    3dda:	d014      	beq.n	3e06 <__swbuf_r+0x96>
    3ddc:	bd70      	pop	{r4, r5, r6, pc}
    3dde:	430a      	orrs	r2, r1
    3de0:	81a2      	strh	r2, [r4, #12]
    3de2:	4b1c      	ldr	r3, [pc, #112]	; (3e54 <__swbuf_r+0xe4>)
    3de4:	6e62      	ldr	r2, [r4, #100]	; 0x64
    3de6:	6961      	ldr	r1, [r4, #20]
    3de8:	4013      	ands	r3, r2
    3dea:	6663      	str	r3, [r4, #100]	; 0x64
    3dec:	6823      	ldr	r3, [r4, #0]
    3dee:	1a18      	subs	r0, r3, r0
    3df0:	4288      	cmp	r0, r1
    3df2:	dbe3      	blt.n	3dbc <__swbuf_r+0x4c>
    3df4:	1c28      	adds	r0, r5, #0
    3df6:	1c21      	adds	r1, r4, #0
    3df8:	f000 f978 	bl	40ec <_fflush_r>
    3dfc:	2800      	cmp	r0, #0
    3dfe:	d11f      	bne.n	3e40 <__swbuf_r+0xd0>
    3e00:	6823      	ldr	r3, [r4, #0]
    3e02:	2001      	movs	r0, #1
    3e04:	e7db      	b.n	3dbe <__swbuf_r+0x4e>
    3e06:	1c28      	adds	r0, r5, #0
    3e08:	1c21      	adds	r1, r4, #0
    3e0a:	f000 f96f 	bl	40ec <_fflush_r>
    3e0e:	2800      	cmp	r0, #0
    3e10:	d116      	bne.n	3e40 <__swbuf_r+0xd0>
    3e12:	1c30      	adds	r0, r6, #0
    3e14:	e7e2      	b.n	3ddc <__swbuf_r+0x6c>
    3e16:	1c28      	adds	r0, r5, #0
    3e18:	1c21      	adds	r1, r4, #0
    3e1a:	f000 f83d 	bl	3e98 <__swsetup_r>
    3e1e:	2800      	cmp	r0, #0
    3e20:	d10e      	bne.n	3e40 <__swbuf_r+0xd0>
    3e22:	89a2      	ldrh	r2, [r4, #12]
    3e24:	6920      	ldr	r0, [r4, #16]
    3e26:	b293      	uxth	r3, r2
    3e28:	e7bd      	b.n	3da6 <__swbuf_r+0x36>
    3e2a:	f000 f9e3 	bl	41f4 <__sinit>
    3e2e:	4b06      	ldr	r3, [pc, #24]	; (3e48 <__swbuf_r+0xd8>)
    3e30:	429c      	cmp	r4, r3
    3e32:	d1a9      	bne.n	3d88 <__swbuf_r+0x18>
    3e34:	686c      	ldr	r4, [r5, #4]
    3e36:	e7ad      	b.n	3d94 <__swbuf_r+0x24>
    3e38:	68ac      	ldr	r4, [r5, #8]
    3e3a:	e7ab      	b.n	3d94 <__swbuf_r+0x24>
    3e3c:	68ec      	ldr	r4, [r5, #12]
    3e3e:	e7a9      	b.n	3d94 <__swbuf_r+0x24>
    3e40:	2001      	movs	r0, #1
    3e42:	4240      	negs	r0, r0
    3e44:	e7ca      	b.n	3ddc <__swbuf_r+0x6c>
    3e46:	46c0      	nop			; (mov r8, r8)
    3e48:	000052c8 	.word	0x000052c8
    3e4c:	000052a8 	.word	0x000052a8
    3e50:	00005288 	.word	0x00005288
    3e54:	ffffdfff 	.word	0xffffdfff

00003e58 <__swbuf>:
    3e58:	b508      	push	{r3, lr}
    3e5a:	1c0a      	adds	r2, r1, #0
    3e5c:	4903      	ldr	r1, [pc, #12]	; (3e6c <__swbuf+0x14>)
    3e5e:	1c03      	adds	r3, r0, #0
    3e60:	6808      	ldr	r0, [r1, #0]
    3e62:	1c19      	adds	r1, r3, #0
    3e64:	f7ff ff84 	bl	3d70 <__swbuf_r>
    3e68:	bd08      	pop	{r3, pc}
    3e6a:	46c0      	nop			; (mov r8, r8)
    3e6c:	20000004 	.word	0x20000004

00003e70 <_write_r>:
    3e70:	b570      	push	{r4, r5, r6, lr}
    3e72:	4c08      	ldr	r4, [pc, #32]	; (3e94 <_write_r+0x24>)
    3e74:	1c06      	adds	r6, r0, #0
    3e76:	2500      	movs	r5, #0
    3e78:	1c08      	adds	r0, r1, #0
    3e7a:	1c11      	adds	r1, r2, #0
    3e7c:	1c1a      	adds	r2, r3, #0
    3e7e:	6025      	str	r5, [r4, #0]
    3e80:	f7fd f964 	bl	114c <_write>
    3e84:	1c43      	adds	r3, r0, #1
    3e86:	d000      	beq.n	3e8a <_write_r+0x1a>
    3e88:	bd70      	pop	{r4, r5, r6, pc}
    3e8a:	6823      	ldr	r3, [r4, #0]
    3e8c:	2b00      	cmp	r3, #0
    3e8e:	d0fb      	beq.n	3e88 <_write_r+0x18>
    3e90:	6033      	str	r3, [r6, #0]
    3e92:	e7f9      	b.n	3e88 <_write_r+0x18>
    3e94:	20000838 	.word	0x20000838

00003e98 <__swsetup_r>:
    3e98:	4b3b      	ldr	r3, [pc, #236]	; (3f88 <__swsetup_r+0xf0>)
    3e9a:	b570      	push	{r4, r5, r6, lr}
    3e9c:	681d      	ldr	r5, [r3, #0]
    3e9e:	1c06      	adds	r6, r0, #0
    3ea0:	1c0c      	adds	r4, r1, #0
    3ea2:	2d00      	cmp	r5, #0
    3ea4:	d002      	beq.n	3eac <__swsetup_r+0x14>
    3ea6:	69a8      	ldr	r0, [r5, #24]
    3ea8:	2800      	cmp	r0, #0
    3eaa:	d044      	beq.n	3f36 <__swsetup_r+0x9e>
    3eac:	4b37      	ldr	r3, [pc, #220]	; (3f8c <__swsetup_r+0xf4>)
    3eae:	429c      	cmp	r4, r3
    3eb0:	d047      	beq.n	3f42 <__swsetup_r+0xaa>
    3eb2:	4b37      	ldr	r3, [pc, #220]	; (3f90 <__swsetup_r+0xf8>)
    3eb4:	429c      	cmp	r4, r3
    3eb6:	d05a      	beq.n	3f6e <__swsetup_r+0xd6>
    3eb8:	4b36      	ldr	r3, [pc, #216]	; (3f94 <__swsetup_r+0xfc>)
    3eba:	429c      	cmp	r4, r3
    3ebc:	d059      	beq.n	3f72 <__swsetup_r+0xda>
    3ebe:	89a5      	ldrh	r5, [r4, #12]
    3ec0:	b2ab      	uxth	r3, r5
    3ec2:	0719      	lsls	r1, r3, #28
    3ec4:	d50d      	bpl.n	3ee2 <__swsetup_r+0x4a>
    3ec6:	6922      	ldr	r2, [r4, #16]
    3ec8:	2a00      	cmp	r2, #0
    3eca:	d015      	beq.n	3ef8 <__swsetup_r+0x60>
    3ecc:	07d9      	lsls	r1, r3, #31
    3ece:	d521      	bpl.n	3f14 <__swsetup_r+0x7c>
    3ed0:	6960      	ldr	r0, [r4, #20]
    3ed2:	2300      	movs	r3, #0
    3ed4:	60a3      	str	r3, [r4, #8]
    3ed6:	4243      	negs	r3, r0
    3ed8:	61a3      	str	r3, [r4, #24]
    3eda:	2000      	movs	r0, #0
    3edc:	2a00      	cmp	r2, #0
    3ede:	d021      	beq.n	3f24 <__swsetup_r+0x8c>
    3ee0:	bd70      	pop	{r4, r5, r6, pc}
    3ee2:	06da      	lsls	r2, r3, #27
    3ee4:	d547      	bpl.n	3f76 <__swsetup_r+0xde>
    3ee6:	0758      	lsls	r0, r3, #29
    3ee8:	d42d      	bmi.n	3f46 <__swsetup_r+0xae>
    3eea:	6922      	ldr	r2, [r4, #16]
    3eec:	2308      	movs	r3, #8
    3eee:	431d      	orrs	r5, r3
    3ef0:	81a5      	strh	r5, [r4, #12]
    3ef2:	b2ab      	uxth	r3, r5
    3ef4:	2a00      	cmp	r2, #0
    3ef6:	d1e9      	bne.n	3ecc <__swsetup_r+0x34>
    3ef8:	20a0      	movs	r0, #160	; 0xa0
    3efa:	0080      	lsls	r0, r0, #2
    3efc:	2180      	movs	r1, #128	; 0x80
    3efe:	4018      	ands	r0, r3
    3f00:	0089      	lsls	r1, r1, #2
    3f02:	4288      	cmp	r0, r1
    3f04:	d0e2      	beq.n	3ecc <__swsetup_r+0x34>
    3f06:	1c30      	adds	r0, r6, #0
    3f08:	1c21      	adds	r1, r4, #0
    3f0a:	f000 fca3 	bl	4854 <__smakebuf_r>
    3f0e:	89a3      	ldrh	r3, [r4, #12]
    3f10:	6922      	ldr	r2, [r4, #16]
    3f12:	e7db      	b.n	3ecc <__swsetup_r+0x34>
    3f14:	2100      	movs	r1, #0
    3f16:	0798      	lsls	r0, r3, #30
    3f18:	d400      	bmi.n	3f1c <__swsetup_r+0x84>
    3f1a:	6961      	ldr	r1, [r4, #20]
    3f1c:	60a1      	str	r1, [r4, #8]
    3f1e:	2000      	movs	r0, #0
    3f20:	2a00      	cmp	r2, #0
    3f22:	d1dd      	bne.n	3ee0 <__swsetup_r+0x48>
    3f24:	89a3      	ldrh	r3, [r4, #12]
    3f26:	0619      	lsls	r1, r3, #24
    3f28:	d5da      	bpl.n	3ee0 <__swsetup_r+0x48>
    3f2a:	2240      	movs	r2, #64	; 0x40
    3f2c:	4313      	orrs	r3, r2
    3f2e:	2001      	movs	r0, #1
    3f30:	81a3      	strh	r3, [r4, #12]
    3f32:	4240      	negs	r0, r0
    3f34:	e7d4      	b.n	3ee0 <__swsetup_r+0x48>
    3f36:	1c28      	adds	r0, r5, #0
    3f38:	f000 f95c 	bl	41f4 <__sinit>
    3f3c:	4b13      	ldr	r3, [pc, #76]	; (3f8c <__swsetup_r+0xf4>)
    3f3e:	429c      	cmp	r4, r3
    3f40:	d1b7      	bne.n	3eb2 <__swsetup_r+0x1a>
    3f42:	686c      	ldr	r4, [r5, #4]
    3f44:	e7bb      	b.n	3ebe <__swsetup_r+0x26>
    3f46:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3f48:	2900      	cmp	r1, #0
    3f4a:	d009      	beq.n	3f60 <__swsetup_r+0xc8>
    3f4c:	1c23      	adds	r3, r4, #0
    3f4e:	3344      	adds	r3, #68	; 0x44
    3f50:	4299      	cmp	r1, r3
    3f52:	d003      	beq.n	3f5c <__swsetup_r+0xc4>
    3f54:	1c30      	adds	r0, r6, #0
    3f56:	f000 fb21 	bl	459c <_free_r>
    3f5a:	89a5      	ldrh	r5, [r4, #12]
    3f5c:	2300      	movs	r3, #0
    3f5e:	6363      	str	r3, [r4, #52]	; 0x34
    3f60:	2324      	movs	r3, #36	; 0x24
    3f62:	6922      	ldr	r2, [r4, #16]
    3f64:	439d      	bics	r5, r3
    3f66:	2300      	movs	r3, #0
    3f68:	6063      	str	r3, [r4, #4]
    3f6a:	6022      	str	r2, [r4, #0]
    3f6c:	e7be      	b.n	3eec <__swsetup_r+0x54>
    3f6e:	68ac      	ldr	r4, [r5, #8]
    3f70:	e7a5      	b.n	3ebe <__swsetup_r+0x26>
    3f72:	68ec      	ldr	r4, [r5, #12]
    3f74:	e7a3      	b.n	3ebe <__swsetup_r+0x26>
    3f76:	2309      	movs	r3, #9
    3f78:	6033      	str	r3, [r6, #0]
    3f7a:	2340      	movs	r3, #64	; 0x40
    3f7c:	431d      	orrs	r5, r3
    3f7e:	2001      	movs	r0, #1
    3f80:	81a5      	strh	r5, [r4, #12]
    3f82:	4240      	negs	r0, r0
    3f84:	e7ac      	b.n	3ee0 <__swsetup_r+0x48>
    3f86:	46c0      	nop			; (mov r8, r8)
    3f88:	20000004 	.word	0x20000004
    3f8c:	000052c8 	.word	0x000052c8
    3f90:	000052a8 	.word	0x000052a8
    3f94:	00005288 	.word	0x00005288

00003f98 <__sflush_r>:
    3f98:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f9a:	4647      	mov	r7, r8
    3f9c:	b480      	push	{r7}
    3f9e:	898b      	ldrh	r3, [r1, #12]
    3fa0:	4680      	mov	r8, r0
    3fa2:	b29a      	uxth	r2, r3
    3fa4:	1c0d      	adds	r5, r1, #0
    3fa6:	0711      	lsls	r1, r2, #28
    3fa8:	d43c      	bmi.n	4024 <__sflush_r+0x8c>
    3faa:	2280      	movs	r2, #128	; 0x80
    3fac:	0112      	lsls	r2, r2, #4
    3fae:	4313      	orrs	r3, r2
    3fb0:	686a      	ldr	r2, [r5, #4]
    3fb2:	81ab      	strh	r3, [r5, #12]
    3fb4:	2a00      	cmp	r2, #0
    3fb6:	dd56      	ble.n	4066 <__sflush_r+0xce>
    3fb8:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    3fba:	2c00      	cmp	r4, #0
    3fbc:	d02e      	beq.n	401c <__sflush_r+0x84>
    3fbe:	4641      	mov	r1, r8
    3fc0:	2200      	movs	r2, #0
    3fc2:	b29b      	uxth	r3, r3
    3fc4:	680e      	ldr	r6, [r1, #0]
    3fc6:	600a      	str	r2, [r1, #0]
    3fc8:	04da      	lsls	r2, r3, #19
    3fca:	d550      	bpl.n	406e <__sflush_r+0xd6>
    3fcc:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    3fce:	075f      	lsls	r7, r3, #29
    3fd0:	d506      	bpl.n	3fe0 <__sflush_r+0x48>
    3fd2:	6869      	ldr	r1, [r5, #4]
    3fd4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    3fd6:	1a52      	subs	r2, r2, r1
    3fd8:	2b00      	cmp	r3, #0
    3fda:	d001      	beq.n	3fe0 <__sflush_r+0x48>
    3fdc:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    3fde:	1bd2      	subs	r2, r2, r7
    3fe0:	6a29      	ldr	r1, [r5, #32]
    3fe2:	4640      	mov	r0, r8
    3fe4:	2300      	movs	r3, #0
    3fe6:	47a0      	blx	r4
    3fe8:	1c41      	adds	r1, r0, #1
    3fea:	d04b      	beq.n	4084 <__sflush_r+0xec>
    3fec:	89aa      	ldrh	r2, [r5, #12]
    3fee:	4b3e      	ldr	r3, [pc, #248]	; (40e8 <__sflush_r+0x150>)
    3ff0:	6929      	ldr	r1, [r5, #16]
    3ff2:	4013      	ands	r3, r2
    3ff4:	2200      	movs	r2, #0
    3ff6:	81ab      	strh	r3, [r5, #12]
    3ff8:	606a      	str	r2, [r5, #4]
    3ffa:	6029      	str	r1, [r5, #0]
    3ffc:	04da      	lsls	r2, r3, #19
    3ffe:	d44e      	bmi.n	409e <__sflush_r+0x106>
    4000:	6b69      	ldr	r1, [r5, #52]	; 0x34
    4002:	4643      	mov	r3, r8
    4004:	601e      	str	r6, [r3, #0]
    4006:	2900      	cmp	r1, #0
    4008:	d008      	beq.n	401c <__sflush_r+0x84>
    400a:	1c2b      	adds	r3, r5, #0
    400c:	3344      	adds	r3, #68	; 0x44
    400e:	4299      	cmp	r1, r3
    4010:	d002      	beq.n	4018 <__sflush_r+0x80>
    4012:	4640      	mov	r0, r8
    4014:	f000 fac2 	bl	459c <_free_r>
    4018:	2300      	movs	r3, #0
    401a:	636b      	str	r3, [r5, #52]	; 0x34
    401c:	2000      	movs	r0, #0
    401e:	bc04      	pop	{r2}
    4020:	4690      	mov	r8, r2
    4022:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4024:	692e      	ldr	r6, [r5, #16]
    4026:	2e00      	cmp	r6, #0
    4028:	d0f8      	beq.n	401c <__sflush_r+0x84>
    402a:	682f      	ldr	r7, [r5, #0]
    402c:	2300      	movs	r3, #0
    402e:	1bbc      	subs	r4, r7, r6
    4030:	602e      	str	r6, [r5, #0]
    4032:	0791      	lsls	r1, r2, #30
    4034:	d100      	bne.n	4038 <__sflush_r+0xa0>
    4036:	696b      	ldr	r3, [r5, #20]
    4038:	60ab      	str	r3, [r5, #8]
    403a:	2c00      	cmp	r4, #0
    403c:	dc04      	bgt.n	4048 <__sflush_r+0xb0>
    403e:	e7ed      	b.n	401c <__sflush_r+0x84>
    4040:	1836      	adds	r6, r6, r0
    4042:	1a24      	subs	r4, r4, r0
    4044:	2c00      	cmp	r4, #0
    4046:	dde9      	ble.n	401c <__sflush_r+0x84>
    4048:	4640      	mov	r0, r8
    404a:	6a29      	ldr	r1, [r5, #32]
    404c:	1c32      	adds	r2, r6, #0
    404e:	1c23      	adds	r3, r4, #0
    4050:	6aaf      	ldr	r7, [r5, #40]	; 0x28
    4052:	47b8      	blx	r7
    4054:	2800      	cmp	r0, #0
    4056:	dcf3      	bgt.n	4040 <__sflush_r+0xa8>
    4058:	89aa      	ldrh	r2, [r5, #12]
    405a:	2340      	movs	r3, #64	; 0x40
    405c:	4313      	orrs	r3, r2
    405e:	2001      	movs	r0, #1
    4060:	81ab      	strh	r3, [r5, #12]
    4062:	4240      	negs	r0, r0
    4064:	e7db      	b.n	401e <__sflush_r+0x86>
    4066:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    4068:	2f00      	cmp	r7, #0
    406a:	dca5      	bgt.n	3fb8 <__sflush_r+0x20>
    406c:	e7d6      	b.n	401c <__sflush_r+0x84>
    406e:	2200      	movs	r2, #0
    4070:	4640      	mov	r0, r8
    4072:	6a29      	ldr	r1, [r5, #32]
    4074:	2301      	movs	r3, #1
    4076:	47a0      	blx	r4
    4078:	1c02      	adds	r2, r0, #0
    407a:	1c43      	adds	r3, r0, #1
    407c:	d01e      	beq.n	40bc <__sflush_r+0x124>
    407e:	89ab      	ldrh	r3, [r5, #12]
    4080:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    4082:	e7a4      	b.n	3fce <__sflush_r+0x36>
    4084:	4642      	mov	r2, r8
    4086:	6813      	ldr	r3, [r2, #0]
    4088:	2b00      	cmp	r3, #0
    408a:	d10a      	bne.n	40a2 <__sflush_r+0x10a>
    408c:	89a9      	ldrh	r1, [r5, #12]
    408e:	4a16      	ldr	r2, [pc, #88]	; (40e8 <__sflush_r+0x150>)
    4090:	692f      	ldr	r7, [r5, #16]
    4092:	400a      	ands	r2, r1
    4094:	81aa      	strh	r2, [r5, #12]
    4096:	606b      	str	r3, [r5, #4]
    4098:	602f      	str	r7, [r5, #0]
    409a:	04d1      	lsls	r1, r2, #19
    409c:	d5b0      	bpl.n	4000 <__sflush_r+0x68>
    409e:	6568      	str	r0, [r5, #84]	; 0x54
    40a0:	e7ae      	b.n	4000 <__sflush_r+0x68>
    40a2:	2b1d      	cmp	r3, #29
    40a4:	d001      	beq.n	40aa <__sflush_r+0x112>
    40a6:	2b16      	cmp	r3, #22
    40a8:	d119      	bne.n	40de <__sflush_r+0x146>
    40aa:	89aa      	ldrh	r2, [r5, #12]
    40ac:	4b0e      	ldr	r3, [pc, #56]	; (40e8 <__sflush_r+0x150>)
    40ae:	4013      	ands	r3, r2
    40b0:	81ab      	strh	r3, [r5, #12]
    40b2:	2300      	movs	r3, #0
    40b4:	606b      	str	r3, [r5, #4]
    40b6:	692b      	ldr	r3, [r5, #16]
    40b8:	602b      	str	r3, [r5, #0]
    40ba:	e7a1      	b.n	4000 <__sflush_r+0x68>
    40bc:	4647      	mov	r7, r8
    40be:	683b      	ldr	r3, [r7, #0]
    40c0:	2b00      	cmp	r3, #0
    40c2:	d0dc      	beq.n	407e <__sflush_r+0xe6>
    40c4:	2b1d      	cmp	r3, #29
    40c6:	d006      	beq.n	40d6 <__sflush_r+0x13e>
    40c8:	2b16      	cmp	r3, #22
    40ca:	d004      	beq.n	40d6 <__sflush_r+0x13e>
    40cc:	89a9      	ldrh	r1, [r5, #12]
    40ce:	2340      	movs	r3, #64	; 0x40
    40d0:	430b      	orrs	r3, r1
    40d2:	81ab      	strh	r3, [r5, #12]
    40d4:	e7a3      	b.n	401e <__sflush_r+0x86>
    40d6:	4641      	mov	r1, r8
    40d8:	600e      	str	r6, [r1, #0]
    40da:	2000      	movs	r0, #0
    40dc:	e79f      	b.n	401e <__sflush_r+0x86>
    40de:	89aa      	ldrh	r2, [r5, #12]
    40e0:	2340      	movs	r3, #64	; 0x40
    40e2:	4313      	orrs	r3, r2
    40e4:	81ab      	strh	r3, [r5, #12]
    40e6:	e79a      	b.n	401e <__sflush_r+0x86>
    40e8:	fffff7ff 	.word	0xfffff7ff

000040ec <_fflush_r>:
    40ec:	690a      	ldr	r2, [r1, #16]
    40ee:	b538      	push	{r3, r4, r5, lr}
    40f0:	1c05      	adds	r5, r0, #0
    40f2:	1c0c      	adds	r4, r1, #0
    40f4:	2a00      	cmp	r2, #0
    40f6:	d011      	beq.n	411c <_fflush_r+0x30>
    40f8:	2800      	cmp	r0, #0
    40fa:	d002      	beq.n	4102 <_fflush_r+0x16>
    40fc:	6983      	ldr	r3, [r0, #24]
    40fe:	2b00      	cmp	r3, #0
    4100:	d013      	beq.n	412a <_fflush_r+0x3e>
    4102:	4b0f      	ldr	r3, [pc, #60]	; (4140 <_fflush_r+0x54>)
    4104:	429c      	cmp	r4, r3
    4106:	d015      	beq.n	4134 <_fflush_r+0x48>
    4108:	4b0e      	ldr	r3, [pc, #56]	; (4144 <_fflush_r+0x58>)
    410a:	429c      	cmp	r4, r3
    410c:	d014      	beq.n	4138 <_fflush_r+0x4c>
    410e:	4b0e      	ldr	r3, [pc, #56]	; (4148 <_fflush_r+0x5c>)
    4110:	429c      	cmp	r4, r3
    4112:	d013      	beq.n	413c <_fflush_r+0x50>
    4114:	220c      	movs	r2, #12
    4116:	5ea3      	ldrsh	r3, [r4, r2]
    4118:	2b00      	cmp	r3, #0
    411a:	d101      	bne.n	4120 <_fflush_r+0x34>
    411c:	2000      	movs	r0, #0
    411e:	bd38      	pop	{r3, r4, r5, pc}
    4120:	1c28      	adds	r0, r5, #0
    4122:	1c21      	adds	r1, r4, #0
    4124:	f7ff ff38 	bl	3f98 <__sflush_r>
    4128:	e7f9      	b.n	411e <_fflush_r+0x32>
    412a:	f000 f863 	bl	41f4 <__sinit>
    412e:	4b04      	ldr	r3, [pc, #16]	; (4140 <_fflush_r+0x54>)
    4130:	429c      	cmp	r4, r3
    4132:	d1e9      	bne.n	4108 <_fflush_r+0x1c>
    4134:	686c      	ldr	r4, [r5, #4]
    4136:	e7ed      	b.n	4114 <_fflush_r+0x28>
    4138:	68ac      	ldr	r4, [r5, #8]
    413a:	e7eb      	b.n	4114 <_fflush_r+0x28>
    413c:	68ec      	ldr	r4, [r5, #12]
    413e:	e7e9      	b.n	4114 <_fflush_r+0x28>
    4140:	000052c8 	.word	0x000052c8
    4144:	000052a8 	.word	0x000052a8
    4148:	00005288 	.word	0x00005288

0000414c <fflush>:
    414c:	b508      	push	{r3, lr}
    414e:	1e01      	subs	r1, r0, #0
    4150:	d004      	beq.n	415c <fflush+0x10>
    4152:	4b05      	ldr	r3, [pc, #20]	; (4168 <fflush+0x1c>)
    4154:	6818      	ldr	r0, [r3, #0]
    4156:	f7ff ffc9 	bl	40ec <_fflush_r>
    415a:	bd08      	pop	{r3, pc}
    415c:	4b03      	ldr	r3, [pc, #12]	; (416c <fflush+0x20>)
    415e:	4904      	ldr	r1, [pc, #16]	; (4170 <fflush+0x24>)
    4160:	6818      	ldr	r0, [r3, #0]
    4162:	f000 fb05 	bl	4770 <_fwalk_reent>
    4166:	e7f8      	b.n	415a <fflush+0xe>
    4168:	20000004 	.word	0x20000004
    416c:	00005244 	.word	0x00005244
    4170:	000040ed 	.word	0x000040ed

00004174 <__fp_lock>:
    4174:	2000      	movs	r0, #0
    4176:	4770      	bx	lr

00004178 <__fp_unlock>:
    4178:	2000      	movs	r0, #0
    417a:	4770      	bx	lr

0000417c <_cleanup_r>:
    417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    417e:	1c06      	adds	r6, r0, #0
    4180:	36d8      	adds	r6, #216	; 0xd8
    4182:	1c07      	adds	r7, r0, #0
    4184:	2e00      	cmp	r6, #0
    4186:	d014      	beq.n	41b2 <_cleanup_r+0x36>
    4188:	6875      	ldr	r5, [r6, #4]
    418a:	68b4      	ldr	r4, [r6, #8]
    418c:	3d01      	subs	r5, #1
    418e:	d40d      	bmi.n	41ac <_cleanup_r+0x30>
    4190:	89a3      	ldrh	r3, [r4, #12]
    4192:	2b01      	cmp	r3, #1
    4194:	d907      	bls.n	41a6 <_cleanup_r+0x2a>
    4196:	220e      	movs	r2, #14
    4198:	5ea3      	ldrsh	r3, [r4, r2]
    419a:	3301      	adds	r3, #1
    419c:	d003      	beq.n	41a6 <_cleanup_r+0x2a>
    419e:	1c38      	adds	r0, r7, #0
    41a0:	1c21      	adds	r1, r4, #0
    41a2:	f7ff ffa3 	bl	40ec <_fflush_r>
    41a6:	3468      	adds	r4, #104	; 0x68
    41a8:	3d01      	subs	r5, #1
    41aa:	d2f1      	bcs.n	4190 <_cleanup_r+0x14>
    41ac:	6836      	ldr	r6, [r6, #0]
    41ae:	2e00      	cmp	r6, #0
    41b0:	d1ea      	bne.n	4188 <_cleanup_r+0xc>
    41b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000041b4 <__sfmoreglue>:
    41b4:	b570      	push	{r4, r5, r6, lr}
    41b6:	1e4b      	subs	r3, r1, #1
    41b8:	2568      	movs	r5, #104	; 0x68
    41ba:	435d      	muls	r5, r3
    41bc:	1c0e      	adds	r6, r1, #0
    41be:	1c29      	adds	r1, r5, #0
    41c0:	3174      	adds	r1, #116	; 0x74
    41c2:	f7fe fb9d 	bl	2900 <_malloc_r>
    41c6:	1e04      	subs	r4, r0, #0
    41c8:	d009      	beq.n	41de <__sfmoreglue+0x2a>
    41ca:	2300      	movs	r3, #0
    41cc:	6003      	str	r3, [r0, #0]
    41ce:	6046      	str	r6, [r0, #4]
    41d0:	1c2a      	adds	r2, r5, #0
    41d2:	300c      	adds	r0, #12
    41d4:	60a0      	str	r0, [r4, #8]
    41d6:	3268      	adds	r2, #104	; 0x68
    41d8:	2100      	movs	r1, #0
    41da:	f7fe feeb 	bl	2fb4 <memset>
    41de:	1c20      	adds	r0, r4, #0
    41e0:	bd70      	pop	{r4, r5, r6, pc}
    41e2:	46c0      	nop			; (mov r8, r8)

000041e4 <_cleanup>:
    41e4:	b508      	push	{r3, lr}
    41e6:	4b02      	ldr	r3, [pc, #8]	; (41f0 <_cleanup+0xc>)
    41e8:	6818      	ldr	r0, [r3, #0]
    41ea:	f7ff ffc7 	bl	417c <_cleanup_r>
    41ee:	bd08      	pop	{r3, pc}
    41f0:	00005244 	.word	0x00005244

000041f4 <__sinit>:
    41f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    41f6:	464d      	mov	r5, r9
    41f8:	465f      	mov	r7, fp
    41fa:	4656      	mov	r6, sl
    41fc:	4644      	mov	r4, r8
    41fe:	b4f0      	push	{r4, r5, r6, r7}
    4200:	6983      	ldr	r3, [r0, #24]
    4202:	b083      	sub	sp, #12
    4204:	1c05      	adds	r5, r0, #0
    4206:	2b00      	cmp	r3, #0
    4208:	d16c      	bne.n	42e4 <__sinit+0xf0>
    420a:	4a3b      	ldr	r2, [pc, #236]	; (42f8 <__sinit+0x104>)
    420c:	6282      	str	r2, [r0, #40]	; 0x28
    420e:	22d8      	movs	r2, #216	; 0xd8
    4210:	5083      	str	r3, [r0, r2]
    4212:	22dc      	movs	r2, #220	; 0xdc
    4214:	5083      	str	r3, [r0, r2]
    4216:	22e0      	movs	r2, #224	; 0xe0
    4218:	5083      	str	r3, [r0, r2]
    421a:	4b38      	ldr	r3, [pc, #224]	; (42fc <__sinit+0x108>)
    421c:	681b      	ldr	r3, [r3, #0]
    421e:	4298      	cmp	r0, r3
    4220:	d067      	beq.n	42f2 <__sinit+0xfe>
    4222:	1c28      	adds	r0, r5, #0
    4224:	f000 f874 	bl	4310 <__sfp>
    4228:	6068      	str	r0, [r5, #4]
    422a:	1c28      	adds	r0, r5, #0
    422c:	f000 f870 	bl	4310 <__sfp>
    4230:	60a8      	str	r0, [r5, #8]
    4232:	1c28      	adds	r0, r5, #0
    4234:	f000 f86c 	bl	4310 <__sfp>
    4238:	686e      	ldr	r6, [r5, #4]
    423a:	2400      	movs	r4, #0
    423c:	60e8      	str	r0, [r5, #12]
    423e:	2304      	movs	r3, #4
    4240:	1c30      	adds	r0, r6, #0
    4242:	81b3      	strh	r3, [r6, #12]
    4244:	6034      	str	r4, [r6, #0]
    4246:	6074      	str	r4, [r6, #4]
    4248:	60b4      	str	r4, [r6, #8]
    424a:	6674      	str	r4, [r6, #100]	; 0x64
    424c:	81f4      	strh	r4, [r6, #14]
    424e:	6134      	str	r4, [r6, #16]
    4250:	6174      	str	r4, [r6, #20]
    4252:	61b4      	str	r4, [r6, #24]
    4254:	2100      	movs	r1, #0
    4256:	2208      	movs	r2, #8
    4258:	305c      	adds	r0, #92	; 0x5c
    425a:	f7fe feab 	bl	2fb4 <memset>
    425e:	4b28      	ldr	r3, [pc, #160]	; (4300 <__sinit+0x10c>)
    4260:	4f28      	ldr	r7, [pc, #160]	; (4304 <__sinit+0x110>)
    4262:	469a      	mov	sl, r3
    4264:	6273      	str	r3, [r6, #36]	; 0x24
    4266:	4b28      	ldr	r3, [pc, #160]	; (4308 <__sinit+0x114>)
    4268:	6236      	str	r6, [r6, #32]
    426a:	4699      	mov	r9, r3
    426c:	62b3      	str	r3, [r6, #40]	; 0x28
    426e:	4b27      	ldr	r3, [pc, #156]	; (430c <__sinit+0x118>)
    4270:	6337      	str	r7, [r6, #48]	; 0x30
    4272:	62f3      	str	r3, [r6, #44]	; 0x2c
    4274:	68ae      	ldr	r6, [r5, #8]
    4276:	4698      	mov	r8, r3
    4278:	2309      	movs	r3, #9
    427a:	81b3      	strh	r3, [r6, #12]
    427c:	1c30      	adds	r0, r6, #0
    427e:	2301      	movs	r3, #1
    4280:	81f3      	strh	r3, [r6, #14]
    4282:	6034      	str	r4, [r6, #0]
    4284:	6074      	str	r4, [r6, #4]
    4286:	60b4      	str	r4, [r6, #8]
    4288:	6674      	str	r4, [r6, #100]	; 0x64
    428a:	6134      	str	r4, [r6, #16]
    428c:	6174      	str	r4, [r6, #20]
    428e:	61b4      	str	r4, [r6, #24]
    4290:	2100      	movs	r1, #0
    4292:	2208      	movs	r2, #8
    4294:	305c      	adds	r0, #92	; 0x5c
    4296:	469b      	mov	fp, r3
    4298:	f7fe fe8c 	bl	2fb4 <memset>
    429c:	4653      	mov	r3, sl
    429e:	6273      	str	r3, [r6, #36]	; 0x24
    42a0:	464b      	mov	r3, r9
    42a2:	62b3      	str	r3, [r6, #40]	; 0x28
    42a4:	4643      	mov	r3, r8
    42a6:	62f3      	str	r3, [r6, #44]	; 0x2c
    42a8:	6236      	str	r6, [r6, #32]
    42aa:	6337      	str	r7, [r6, #48]	; 0x30
    42ac:	68ee      	ldr	r6, [r5, #12]
    42ae:	2312      	movs	r3, #18
    42b0:	81b3      	strh	r3, [r6, #12]
    42b2:	1c30      	adds	r0, r6, #0
    42b4:	2302      	movs	r3, #2
    42b6:	81f3      	strh	r3, [r6, #14]
    42b8:	6034      	str	r4, [r6, #0]
    42ba:	6074      	str	r4, [r6, #4]
    42bc:	60b4      	str	r4, [r6, #8]
    42be:	6674      	str	r4, [r6, #100]	; 0x64
    42c0:	6134      	str	r4, [r6, #16]
    42c2:	6174      	str	r4, [r6, #20]
    42c4:	61b4      	str	r4, [r6, #24]
    42c6:	305c      	adds	r0, #92	; 0x5c
    42c8:	2100      	movs	r1, #0
    42ca:	2208      	movs	r2, #8
    42cc:	f7fe fe72 	bl	2fb4 <memset>
    42d0:	4653      	mov	r3, sl
    42d2:	6273      	str	r3, [r6, #36]	; 0x24
    42d4:	464b      	mov	r3, r9
    42d6:	62b3      	str	r3, [r6, #40]	; 0x28
    42d8:	4643      	mov	r3, r8
    42da:	62f3      	str	r3, [r6, #44]	; 0x2c
    42dc:	465b      	mov	r3, fp
    42de:	6236      	str	r6, [r6, #32]
    42e0:	6337      	str	r7, [r6, #48]	; 0x30
    42e2:	61ab      	str	r3, [r5, #24]
    42e4:	b003      	add	sp, #12
    42e6:	bc3c      	pop	{r2, r3, r4, r5}
    42e8:	4690      	mov	r8, r2
    42ea:	4699      	mov	r9, r3
    42ec:	46a2      	mov	sl, r4
    42ee:	46ab      	mov	fp, r5
    42f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42f2:	2301      	movs	r3, #1
    42f4:	6183      	str	r3, [r0, #24]
    42f6:	e794      	b.n	4222 <__sinit+0x2e>
    42f8:	0000417d 	.word	0x0000417d
    42fc:	00005244 	.word	0x00005244
    4300:	00004935 	.word	0x00004935
    4304:	000049c5 	.word	0x000049c5
    4308:	00004961 	.word	0x00004961
    430c:	00004999 	.word	0x00004999

00004310 <__sfp>:
    4310:	4b21      	ldr	r3, [pc, #132]	; (4398 <__sfp+0x88>)
    4312:	b570      	push	{r4, r5, r6, lr}
    4314:	681d      	ldr	r5, [r3, #0]
    4316:	1c06      	adds	r6, r0, #0
    4318:	69a9      	ldr	r1, [r5, #24]
    431a:	2900      	cmp	r1, #0
    431c:	d02a      	beq.n	4374 <__sfp+0x64>
    431e:	35d8      	adds	r5, #216	; 0xd8
    4320:	686b      	ldr	r3, [r5, #4]
    4322:	68ac      	ldr	r4, [r5, #8]
    4324:	3b01      	subs	r3, #1
    4326:	d503      	bpl.n	4330 <__sfp+0x20>
    4328:	e01f      	b.n	436a <__sfp+0x5a>
    432a:	3468      	adds	r4, #104	; 0x68
    432c:	3b01      	subs	r3, #1
    432e:	d31c      	bcc.n	436a <__sfp+0x5a>
    4330:	210c      	movs	r1, #12
    4332:	5e62      	ldrsh	r2, [r4, r1]
    4334:	2a00      	cmp	r2, #0
    4336:	d1f8      	bne.n	432a <__sfp+0x1a>
    4338:	2301      	movs	r3, #1
    433a:	425b      	negs	r3, r3
    433c:	2500      	movs	r5, #0
    433e:	81e3      	strh	r3, [r4, #14]
    4340:	1c20      	adds	r0, r4, #0
    4342:	2301      	movs	r3, #1
    4344:	81a3      	strh	r3, [r4, #12]
    4346:	6665      	str	r5, [r4, #100]	; 0x64
    4348:	6025      	str	r5, [r4, #0]
    434a:	60a5      	str	r5, [r4, #8]
    434c:	6065      	str	r5, [r4, #4]
    434e:	6125      	str	r5, [r4, #16]
    4350:	6165      	str	r5, [r4, #20]
    4352:	61a5      	str	r5, [r4, #24]
    4354:	305c      	adds	r0, #92	; 0x5c
    4356:	2100      	movs	r1, #0
    4358:	2208      	movs	r2, #8
    435a:	f7fe fe2b 	bl	2fb4 <memset>
    435e:	6365      	str	r5, [r4, #52]	; 0x34
    4360:	63a5      	str	r5, [r4, #56]	; 0x38
    4362:	64a5      	str	r5, [r4, #72]	; 0x48
    4364:	64e5      	str	r5, [r4, #76]	; 0x4c
    4366:	1c20      	adds	r0, r4, #0
    4368:	bd70      	pop	{r4, r5, r6, pc}
    436a:	682b      	ldr	r3, [r5, #0]
    436c:	2b00      	cmp	r3, #0
    436e:	d005      	beq.n	437c <__sfp+0x6c>
    4370:	1c1d      	adds	r5, r3, #0
    4372:	e7d5      	b.n	4320 <__sfp+0x10>
    4374:	1c28      	adds	r0, r5, #0
    4376:	f7ff ff3d 	bl	41f4 <__sinit>
    437a:	e7d0      	b.n	431e <__sfp+0xe>
    437c:	1c30      	adds	r0, r6, #0
    437e:	2104      	movs	r1, #4
    4380:	f7ff ff18 	bl	41b4 <__sfmoreglue>
    4384:	6028      	str	r0, [r5, #0]
    4386:	2800      	cmp	r0, #0
    4388:	d001      	beq.n	438e <__sfp+0x7e>
    438a:	1c05      	adds	r5, r0, #0
    438c:	e7c8      	b.n	4320 <__sfp+0x10>
    438e:	230c      	movs	r3, #12
    4390:	6033      	str	r3, [r6, #0]
    4392:	2000      	movs	r0, #0
    4394:	e7e8      	b.n	4368 <__sfp+0x58>
    4396:	46c0      	nop			; (mov r8, r8)
    4398:	00005244 	.word	0x00005244

0000439c <__sfp_lock_acquire>:
    439c:	4770      	bx	lr
    439e:	46c0      	nop			; (mov r8, r8)

000043a0 <__sfp_lock_release>:
    43a0:	4770      	bx	lr
    43a2:	46c0      	nop			; (mov r8, r8)

000043a4 <__sinit_lock_acquire>:
    43a4:	4770      	bx	lr
    43a6:	46c0      	nop			; (mov r8, r8)

000043a8 <__sinit_lock_release>:
    43a8:	4770      	bx	lr
    43aa:	46c0      	nop			; (mov r8, r8)

000043ac <__fp_lock_all>:
    43ac:	b508      	push	{r3, lr}
    43ae:	4b03      	ldr	r3, [pc, #12]	; (43bc <__fp_lock_all+0x10>)
    43b0:	4903      	ldr	r1, [pc, #12]	; (43c0 <__fp_lock_all+0x14>)
    43b2:	6818      	ldr	r0, [r3, #0]
    43b4:	f000 f9ba 	bl	472c <_fwalk>
    43b8:	bd08      	pop	{r3, pc}
    43ba:	46c0      	nop			; (mov r8, r8)
    43bc:	20000004 	.word	0x20000004
    43c0:	00004175 	.word	0x00004175

000043c4 <__fp_unlock_all>:
    43c4:	b508      	push	{r3, lr}
    43c6:	4b03      	ldr	r3, [pc, #12]	; (43d4 <__fp_unlock_all+0x10>)
    43c8:	4903      	ldr	r1, [pc, #12]	; (43d8 <__fp_unlock_all+0x14>)
    43ca:	6818      	ldr	r0, [r3, #0]
    43cc:	f000 f9ae 	bl	472c <_fwalk>
    43d0:	bd08      	pop	{r3, pc}
    43d2:	46c0      	nop			; (mov r8, r8)
    43d4:	20000004 	.word	0x20000004
    43d8:	00004179 	.word	0x00004179

000043dc <_fputwc_r>:
    43dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    43de:	4657      	mov	r7, sl
    43e0:	464e      	mov	r6, r9
    43e2:	b4c0      	push	{r6, r7}
    43e4:	1c14      	adds	r4, r2, #0
    43e6:	2380      	movs	r3, #128	; 0x80
    43e8:	8992      	ldrh	r2, [r2, #12]
    43ea:	019b      	lsls	r3, r3, #6
    43ec:	b083      	sub	sp, #12
    43ee:	4682      	mov	sl, r0
    43f0:	4689      	mov	r9, r1
    43f2:	421a      	tst	r2, r3
    43f4:	d104      	bne.n	4400 <_fputwc_r+0x24>
    43f6:	431a      	orrs	r2, r3
    43f8:	81a2      	strh	r2, [r4, #12]
    43fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
    43fc:	4313      	orrs	r3, r2
    43fe:	6663      	str	r3, [r4, #100]	; 0x64
    4400:	f000 fa02 	bl	4808 <__locale_mb_cur_max>
    4404:	2801      	cmp	r0, #1
    4406:	d03f      	beq.n	4488 <_fputwc_r+0xac>
    4408:	ae01      	add	r6, sp, #4
    440a:	1c23      	adds	r3, r4, #0
    440c:	4650      	mov	r0, sl
    440e:	1c31      	adds	r1, r6, #0
    4410:	464a      	mov	r2, r9
    4412:	335c      	adds	r3, #92	; 0x5c
    4414:	f000 fadc 	bl	49d0 <_wcrtomb_r>
    4418:	1c07      	adds	r7, r0, #0
    441a:	1c42      	adds	r2, r0, #1
    441c:	d01e      	beq.n	445c <_fputwc_r+0x80>
    441e:	2800      	cmp	r0, #0
    4420:	d03c      	beq.n	449c <_fputwc_r+0xc0>
    4422:	7831      	ldrb	r1, [r6, #0]
    4424:	2500      	movs	r5, #0
    4426:	e008      	b.n	443a <_fputwc_r+0x5e>
    4428:	6822      	ldr	r2, [r4, #0]
    442a:	7011      	strb	r1, [r2, #0]
    442c:	6823      	ldr	r3, [r4, #0]
    442e:	3301      	adds	r3, #1
    4430:	6023      	str	r3, [r4, #0]
    4432:	3501      	adds	r5, #1
    4434:	42bd      	cmp	r5, r7
    4436:	d231      	bcs.n	449c <_fputwc_r+0xc0>
    4438:	5d71      	ldrb	r1, [r6, r5]
    443a:	68a3      	ldr	r3, [r4, #8]
    443c:	3b01      	subs	r3, #1
    443e:	60a3      	str	r3, [r4, #8]
    4440:	2b00      	cmp	r3, #0
    4442:	daf1      	bge.n	4428 <_fputwc_r+0x4c>
    4444:	69a2      	ldr	r2, [r4, #24]
    4446:	4293      	cmp	r3, r2
    4448:	db11      	blt.n	446e <_fputwc_r+0x92>
    444a:	6823      	ldr	r3, [r4, #0]
    444c:	7019      	strb	r1, [r3, #0]
    444e:	6823      	ldr	r3, [r4, #0]
    4450:	781a      	ldrb	r2, [r3, #0]
    4452:	2a0a      	cmp	r2, #10
    4454:	d1eb      	bne.n	442e <_fputwc_r+0x52>
    4456:	4650      	mov	r0, sl
    4458:	210a      	movs	r1, #10
    445a:	e009      	b.n	4470 <_fputwc_r+0x94>
    445c:	89a2      	ldrh	r2, [r4, #12]
    445e:	2340      	movs	r3, #64	; 0x40
    4460:	4313      	orrs	r3, r2
    4462:	81a3      	strh	r3, [r4, #12]
    4464:	b003      	add	sp, #12
    4466:	bc0c      	pop	{r2, r3}
    4468:	4691      	mov	r9, r2
    446a:	469a      	mov	sl, r3
    446c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    446e:	4650      	mov	r0, sl
    4470:	1c22      	adds	r2, r4, #0
    4472:	f7ff fc7d 	bl	3d70 <__swbuf_r>
    4476:	1c43      	adds	r3, r0, #1
    4478:	425a      	negs	r2, r3
    447a:	4153      	adcs	r3, r2
    447c:	b2db      	uxtb	r3, r3
    447e:	2b00      	cmp	r3, #0
    4480:	d0d7      	beq.n	4432 <_fputwc_r+0x56>
    4482:	2001      	movs	r0, #1
    4484:	4240      	negs	r0, r0
    4486:	e7ed      	b.n	4464 <_fputwc_r+0x88>
    4488:	464b      	mov	r3, r9
    448a:	3b01      	subs	r3, #1
    448c:	2bfe      	cmp	r3, #254	; 0xfe
    448e:	d8bb      	bhi.n	4408 <_fputwc_r+0x2c>
    4490:	464b      	mov	r3, r9
    4492:	b2d9      	uxtb	r1, r3
    4494:	ae01      	add	r6, sp, #4
    4496:	7031      	strb	r1, [r6, #0]
    4498:	2701      	movs	r7, #1
    449a:	e7c3      	b.n	4424 <_fputwc_r+0x48>
    449c:	4648      	mov	r0, r9
    449e:	e7e1      	b.n	4464 <_fputwc_r+0x88>

000044a0 <fputwc>:
    44a0:	4b12      	ldr	r3, [pc, #72]	; (44ec <fputwc+0x4c>)
    44a2:	b570      	push	{r4, r5, r6, lr}
    44a4:	681d      	ldr	r5, [r3, #0]
    44a6:	1c06      	adds	r6, r0, #0
    44a8:	1c0c      	adds	r4, r1, #0
    44aa:	2d00      	cmp	r5, #0
    44ac:	d002      	beq.n	44b4 <fputwc+0x14>
    44ae:	69ab      	ldr	r3, [r5, #24]
    44b0:	2b00      	cmp	r3, #0
    44b2:	d00e      	beq.n	44d2 <fputwc+0x32>
    44b4:	4b0e      	ldr	r3, [pc, #56]	; (44f0 <fputwc+0x50>)
    44b6:	429c      	cmp	r4, r3
    44b8:	d011      	beq.n	44de <fputwc+0x3e>
    44ba:	4b0e      	ldr	r3, [pc, #56]	; (44f4 <fputwc+0x54>)
    44bc:	429c      	cmp	r4, r3
    44be:	d012      	beq.n	44e6 <fputwc+0x46>
    44c0:	4b0d      	ldr	r3, [pc, #52]	; (44f8 <fputwc+0x58>)
    44c2:	429c      	cmp	r4, r3
    44c4:	d00d      	beq.n	44e2 <fputwc+0x42>
    44c6:	1c28      	adds	r0, r5, #0
    44c8:	1c31      	adds	r1, r6, #0
    44ca:	1c22      	adds	r2, r4, #0
    44cc:	f7ff ff86 	bl	43dc <_fputwc_r>
    44d0:	bd70      	pop	{r4, r5, r6, pc}
    44d2:	1c28      	adds	r0, r5, #0
    44d4:	f7ff fe8e 	bl	41f4 <__sinit>
    44d8:	4b05      	ldr	r3, [pc, #20]	; (44f0 <fputwc+0x50>)
    44da:	429c      	cmp	r4, r3
    44dc:	d1ed      	bne.n	44ba <fputwc+0x1a>
    44de:	686c      	ldr	r4, [r5, #4]
    44e0:	e7f1      	b.n	44c6 <fputwc+0x26>
    44e2:	68ec      	ldr	r4, [r5, #12]
    44e4:	e7ef      	b.n	44c6 <fputwc+0x26>
    44e6:	68ac      	ldr	r4, [r5, #8]
    44e8:	e7ed      	b.n	44c6 <fputwc+0x26>
    44ea:	46c0      	nop			; (mov r8, r8)
    44ec:	20000004 	.word	0x20000004
    44f0:	000052c8 	.word	0x000052c8
    44f4:	000052a8 	.word	0x000052a8
    44f8:	00005288 	.word	0x00005288

000044fc <_malloc_trim_r>:
    44fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    44fe:	1c0f      	adds	r7, r1, #0
    4500:	1c04      	adds	r4, r0, #0
    4502:	f7fe fdb5 	bl	3070 <__malloc_lock>
    4506:	4d20      	ldr	r5, [pc, #128]	; (4588 <_malloc_trim_r+0x8c>)
    4508:	4a20      	ldr	r2, [pc, #128]	; (458c <_malloc_trim_r+0x90>)
    450a:	68ab      	ldr	r3, [r5, #8]
    450c:	685e      	ldr	r6, [r3, #4]
    450e:	2303      	movs	r3, #3
    4510:	439e      	bics	r6, r3
    4512:	1bf7      	subs	r7, r6, r7
    4514:	18bf      	adds	r7, r7, r2
    4516:	0b3f      	lsrs	r7, r7, #12
    4518:	4b1d      	ldr	r3, [pc, #116]	; (4590 <_malloc_trim_r+0x94>)
    451a:	3f01      	subs	r7, #1
    451c:	033f      	lsls	r7, r7, #12
    451e:	429f      	cmp	r7, r3
    4520:	dd07      	ble.n	4532 <_malloc_trim_r+0x36>
    4522:	1c20      	adds	r0, r4, #0
    4524:	2100      	movs	r1, #0
    4526:	f7fe ff8b 	bl	3440 <_sbrk_r>
    452a:	68aa      	ldr	r2, [r5, #8]
    452c:	1993      	adds	r3, r2, r6
    452e:	4298      	cmp	r0, r3
    4530:	d004      	beq.n	453c <_malloc_trim_r+0x40>
    4532:	1c20      	adds	r0, r4, #0
    4534:	f7fe fd9e 	bl	3074 <__malloc_unlock>
    4538:	2000      	movs	r0, #0
    453a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    453c:	4279      	negs	r1, r7
    453e:	1c20      	adds	r0, r4, #0
    4540:	f7fe ff7e 	bl	3440 <_sbrk_r>
    4544:	3001      	adds	r0, #1
    4546:	d00d      	beq.n	4564 <_malloc_trim_r+0x68>
    4548:	68ab      	ldr	r3, [r5, #8]
    454a:	1bf6      	subs	r6, r6, r7
    454c:	2201      	movs	r2, #1
    454e:	4316      	orrs	r6, r2
    4550:	605e      	str	r6, [r3, #4]
    4552:	4b10      	ldr	r3, [pc, #64]	; (4594 <_malloc_trim_r+0x98>)
    4554:	1c20      	adds	r0, r4, #0
    4556:	681a      	ldr	r2, [r3, #0]
    4558:	1bd7      	subs	r7, r2, r7
    455a:	601f      	str	r7, [r3, #0]
    455c:	f7fe fd8a 	bl	3074 <__malloc_unlock>
    4560:	2001      	movs	r0, #1
    4562:	e7ea      	b.n	453a <_malloc_trim_r+0x3e>
    4564:	1c20      	adds	r0, r4, #0
    4566:	2100      	movs	r1, #0
    4568:	f7fe ff6a 	bl	3440 <_sbrk_r>
    456c:	68ab      	ldr	r3, [r5, #8]
    456e:	1ac2      	subs	r2, r0, r3
    4570:	2a0f      	cmp	r2, #15
    4572:	ddde      	ble.n	4532 <_malloc_trim_r+0x36>
    4574:	4908      	ldr	r1, [pc, #32]	; (4598 <_malloc_trim_r+0x9c>)
    4576:	6809      	ldr	r1, [r1, #0]
    4578:	1a40      	subs	r0, r0, r1
    457a:	4906      	ldr	r1, [pc, #24]	; (4594 <_malloc_trim_r+0x98>)
    457c:	6008      	str	r0, [r1, #0]
    457e:	2101      	movs	r1, #1
    4580:	430a      	orrs	r2, r1
    4582:	605a      	str	r2, [r3, #4]
    4584:	e7d5      	b.n	4532 <_malloc_trim_r+0x36>
    4586:	46c0      	nop			; (mov r8, r8)
    4588:	200000f8 	.word	0x200000f8
    458c:	00000fef 	.word	0x00000fef
    4590:	00000fff 	.word	0x00000fff
    4594:	20000808 	.word	0x20000808
    4598:	20000500 	.word	0x20000500

0000459c <_free_r>:
    459c:	b5f0      	push	{r4, r5, r6, r7, lr}
    459e:	4647      	mov	r7, r8
    45a0:	b480      	push	{r7}
    45a2:	1c05      	adds	r5, r0, #0
    45a4:	1e0c      	subs	r4, r1, #0
    45a6:	d055      	beq.n	4654 <_free_r+0xb8>
    45a8:	f7fe fd62 	bl	3070 <__malloc_lock>
    45ac:	1c21      	adds	r1, r4, #0
    45ae:	3908      	subs	r1, #8
    45b0:	6848      	ldr	r0, [r1, #4]
    45b2:	2701      	movs	r7, #1
    45b4:	1c03      	adds	r3, r0, #0
    45b6:	43bb      	bics	r3, r7
    45b8:	18ca      	adds	r2, r1, r3
    45ba:	6854      	ldr	r4, [r2, #4]
    45bc:	4680      	mov	r8, r0
    45be:	2003      	movs	r0, #3
    45c0:	4384      	bics	r4, r0
    45c2:	1c20      	adds	r0, r4, #0
    45c4:	4c53      	ldr	r4, [pc, #332]	; (4714 <_free_r+0x178>)
    45c6:	68a6      	ldr	r6, [r4, #8]
    45c8:	4296      	cmp	r6, r2
    45ca:	d060      	beq.n	468e <_free_r+0xf2>
    45cc:	2600      	movs	r6, #0
    45ce:	46b4      	mov	ip, r6
    45d0:	4646      	mov	r6, r8
    45d2:	6050      	str	r0, [r2, #4]
    45d4:	4237      	tst	r7, r6
    45d6:	d10a      	bne.n	45ee <_free_r+0x52>
    45d8:	680e      	ldr	r6, [r1, #0]
    45da:	1c27      	adds	r7, r4, #0
    45dc:	1b89      	subs	r1, r1, r6
    45de:	199b      	adds	r3, r3, r6
    45e0:	688e      	ldr	r6, [r1, #8]
    45e2:	3708      	adds	r7, #8
    45e4:	42be      	cmp	r6, r7
    45e6:	d06b      	beq.n	46c0 <_free_r+0x124>
    45e8:	68cf      	ldr	r7, [r1, #12]
    45ea:	60f7      	str	r7, [r6, #12]
    45ec:	60be      	str	r6, [r7, #8]
    45ee:	1816      	adds	r6, r2, r0
    45f0:	6876      	ldr	r6, [r6, #4]
    45f2:	2701      	movs	r7, #1
    45f4:	423e      	tst	r6, r7
    45f6:	d107      	bne.n	4608 <_free_r+0x6c>
    45f8:	181b      	adds	r3, r3, r0
    45fa:	4660      	mov	r0, ip
    45fc:	2800      	cmp	r0, #0
    45fe:	d02c      	beq.n	465a <_free_r+0xbe>
    4600:	6890      	ldr	r0, [r2, #8]
    4602:	68d2      	ldr	r2, [r2, #12]
    4604:	60c2      	str	r2, [r0, #12]
    4606:	6090      	str	r0, [r2, #8]
    4608:	2201      	movs	r2, #1
    460a:	1c18      	adds	r0, r3, #0
    460c:	4310      	orrs	r0, r2
    460e:	4666      	mov	r6, ip
    4610:	6048      	str	r0, [r1, #4]
    4612:	50cb      	str	r3, [r1, r3]
    4614:	2e00      	cmp	r6, #0
    4616:	d11a      	bne.n	464e <_free_r+0xb2>
    4618:	483f      	ldr	r0, [pc, #252]	; (4718 <_free_r+0x17c>)
    461a:	4283      	cmp	r3, r0
    461c:	d929      	bls.n	4672 <_free_r+0xd6>
    461e:	0a5a      	lsrs	r2, r3, #9
    4620:	2a04      	cmp	r2, #4
    4622:	d850      	bhi.n	46c6 <_free_r+0x12a>
    4624:	099e      	lsrs	r6, r3, #6
    4626:	3638      	adds	r6, #56	; 0x38
    4628:	0070      	lsls	r0, r6, #1
    462a:	0080      	lsls	r0, r0, #2
    462c:	1820      	adds	r0, r4, r0
    462e:	6882      	ldr	r2, [r0, #8]
    4630:	4282      	cmp	r2, r0
    4632:	d04e      	beq.n	46d2 <_free_r+0x136>
    4634:	2603      	movs	r6, #3
    4636:	6854      	ldr	r4, [r2, #4]
    4638:	43b4      	bics	r4, r6
    463a:	42a3      	cmp	r3, r4
    463c:	d202      	bcs.n	4644 <_free_r+0xa8>
    463e:	6892      	ldr	r2, [r2, #8]
    4640:	4290      	cmp	r0, r2
    4642:	d1f8      	bne.n	4636 <_free_r+0x9a>
    4644:	68d3      	ldr	r3, [r2, #12]
    4646:	60cb      	str	r3, [r1, #12]
    4648:	608a      	str	r2, [r1, #8]
    464a:	6099      	str	r1, [r3, #8]
    464c:	60d1      	str	r1, [r2, #12]
    464e:	1c28      	adds	r0, r5, #0
    4650:	f7fe fd10 	bl	3074 <__malloc_unlock>
    4654:	bc04      	pop	{r2}
    4656:	4690      	mov	r8, r2
    4658:	bdf0      	pop	{r4, r5, r6, r7, pc}
    465a:	6890      	ldr	r0, [r2, #8]
    465c:	4e2f      	ldr	r6, [pc, #188]	; (471c <_free_r+0x180>)
    465e:	42b0      	cmp	r0, r6
    4660:	d1cf      	bne.n	4602 <_free_r+0x66>
    4662:	431f      	orrs	r7, r3
    4664:	60c1      	str	r1, [r0, #12]
    4666:	6081      	str	r1, [r0, #8]
    4668:	60c8      	str	r0, [r1, #12]
    466a:	6088      	str	r0, [r1, #8]
    466c:	604f      	str	r7, [r1, #4]
    466e:	50cb      	str	r3, [r1, r3]
    4670:	e7ed      	b.n	464e <_free_r+0xb2>
    4672:	08db      	lsrs	r3, r3, #3
    4674:	1098      	asrs	r0, r3, #2
    4676:	4082      	lsls	r2, r0
    4678:	6860      	ldr	r0, [r4, #4]
    467a:	00db      	lsls	r3, r3, #3
    467c:	4302      	orrs	r2, r0
    467e:	6062      	str	r2, [r4, #4]
    4680:	18e4      	adds	r4, r4, r3
    4682:	68a3      	ldr	r3, [r4, #8]
    4684:	60cc      	str	r4, [r1, #12]
    4686:	608b      	str	r3, [r1, #8]
    4688:	60a1      	str	r1, [r4, #8]
    468a:	60d9      	str	r1, [r3, #12]
    468c:	e7df      	b.n	464e <_free_r+0xb2>
    468e:	18c3      	adds	r3, r0, r3
    4690:	4640      	mov	r0, r8
    4692:	4207      	tst	r7, r0
    4694:	d106      	bne.n	46a4 <_free_r+0x108>
    4696:	680a      	ldr	r2, [r1, #0]
    4698:	1a89      	subs	r1, r1, r2
    469a:	6888      	ldr	r0, [r1, #8]
    469c:	189b      	adds	r3, r3, r2
    469e:	68ca      	ldr	r2, [r1, #12]
    46a0:	60c2      	str	r2, [r0, #12]
    46a2:	6090      	str	r0, [r2, #8]
    46a4:	2201      	movs	r2, #1
    46a6:	431a      	orrs	r2, r3
    46a8:	604a      	str	r2, [r1, #4]
    46aa:	4a1d      	ldr	r2, [pc, #116]	; (4720 <_free_r+0x184>)
    46ac:	60a1      	str	r1, [r4, #8]
    46ae:	6812      	ldr	r2, [r2, #0]
    46b0:	4293      	cmp	r3, r2
    46b2:	d3cc      	bcc.n	464e <_free_r+0xb2>
    46b4:	4b1b      	ldr	r3, [pc, #108]	; (4724 <_free_r+0x188>)
    46b6:	1c28      	adds	r0, r5, #0
    46b8:	6819      	ldr	r1, [r3, #0]
    46ba:	f7ff ff1f 	bl	44fc <_malloc_trim_r>
    46be:	e7c6      	b.n	464e <_free_r+0xb2>
    46c0:	2601      	movs	r6, #1
    46c2:	46b4      	mov	ip, r6
    46c4:	e793      	b.n	45ee <_free_r+0x52>
    46c6:	2a14      	cmp	r2, #20
    46c8:	d80c      	bhi.n	46e4 <_free_r+0x148>
    46ca:	1c16      	adds	r6, r2, #0
    46cc:	365b      	adds	r6, #91	; 0x5b
    46ce:	0070      	lsls	r0, r6, #1
    46d0:	e7ab      	b.n	462a <_free_r+0x8e>
    46d2:	10b6      	asrs	r6, r6, #2
    46d4:	2301      	movs	r3, #1
    46d6:	40b3      	lsls	r3, r6
    46d8:	1c1e      	adds	r6, r3, #0
    46da:	6863      	ldr	r3, [r4, #4]
    46dc:	431e      	orrs	r6, r3
    46de:	6066      	str	r6, [r4, #4]
    46e0:	1c13      	adds	r3, r2, #0
    46e2:	e7b0      	b.n	4646 <_free_r+0xaa>
    46e4:	2a54      	cmp	r2, #84	; 0x54
    46e6:	d803      	bhi.n	46f0 <_free_r+0x154>
    46e8:	0b1e      	lsrs	r6, r3, #12
    46ea:	366e      	adds	r6, #110	; 0x6e
    46ec:	0070      	lsls	r0, r6, #1
    46ee:	e79c      	b.n	462a <_free_r+0x8e>
    46f0:	20aa      	movs	r0, #170	; 0xaa
    46f2:	0040      	lsls	r0, r0, #1
    46f4:	4282      	cmp	r2, r0
    46f6:	d803      	bhi.n	4700 <_free_r+0x164>
    46f8:	0bde      	lsrs	r6, r3, #15
    46fa:	3677      	adds	r6, #119	; 0x77
    46fc:	0070      	lsls	r0, r6, #1
    46fe:	e794      	b.n	462a <_free_r+0x8e>
    4700:	4809      	ldr	r0, [pc, #36]	; (4728 <_free_r+0x18c>)
    4702:	4282      	cmp	r2, r0
    4704:	d803      	bhi.n	470e <_free_r+0x172>
    4706:	0c9e      	lsrs	r6, r3, #18
    4708:	367c      	adds	r6, #124	; 0x7c
    470a:	0070      	lsls	r0, r6, #1
    470c:	e78d      	b.n	462a <_free_r+0x8e>
    470e:	20fc      	movs	r0, #252	; 0xfc
    4710:	267e      	movs	r6, #126	; 0x7e
    4712:	e78a      	b.n	462a <_free_r+0x8e>
    4714:	200000f8 	.word	0x200000f8
    4718:	000001ff 	.word	0x000001ff
    471c:	20000100 	.word	0x20000100
    4720:	20000504 	.word	0x20000504
    4724:	20000804 	.word	0x20000804
    4728:	00000554 	.word	0x00000554

0000472c <_fwalk>:
    472c:	b5f0      	push	{r4, r5, r6, r7, lr}
    472e:	4647      	mov	r7, r8
    4730:	b480      	push	{r7}
    4732:	1c07      	adds	r7, r0, #0
    4734:	37d8      	adds	r7, #216	; 0xd8
    4736:	4688      	mov	r8, r1
    4738:	2600      	movs	r6, #0
    473a:	2f00      	cmp	r7, #0
    473c:	d013      	beq.n	4766 <_fwalk+0x3a>
    473e:	687d      	ldr	r5, [r7, #4]
    4740:	68bc      	ldr	r4, [r7, #8]
    4742:	3d01      	subs	r5, #1
    4744:	d40c      	bmi.n	4760 <_fwalk+0x34>
    4746:	89a3      	ldrh	r3, [r4, #12]
    4748:	2b01      	cmp	r3, #1
    474a:	d906      	bls.n	475a <_fwalk+0x2e>
    474c:	220e      	movs	r2, #14
    474e:	5ea3      	ldrsh	r3, [r4, r2]
    4750:	3301      	adds	r3, #1
    4752:	d002      	beq.n	475a <_fwalk+0x2e>
    4754:	1c20      	adds	r0, r4, #0
    4756:	47c0      	blx	r8
    4758:	4306      	orrs	r6, r0
    475a:	3468      	adds	r4, #104	; 0x68
    475c:	3d01      	subs	r5, #1
    475e:	d2f2      	bcs.n	4746 <_fwalk+0x1a>
    4760:	683f      	ldr	r7, [r7, #0]
    4762:	2f00      	cmp	r7, #0
    4764:	d1eb      	bne.n	473e <_fwalk+0x12>
    4766:	1c30      	adds	r0, r6, #0
    4768:	bc04      	pop	{r2}
    476a:	4690      	mov	r8, r2
    476c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    476e:	46c0      	nop			; (mov r8, r8)

00004770 <_fwalk_reent>:
    4770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4772:	464f      	mov	r7, r9
    4774:	4646      	mov	r6, r8
    4776:	b4c0      	push	{r6, r7}
    4778:	1c06      	adds	r6, r0, #0
    477a:	36d8      	adds	r6, #216	; 0xd8
    477c:	4680      	mov	r8, r0
    477e:	4689      	mov	r9, r1
    4780:	2700      	movs	r7, #0
    4782:	2e00      	cmp	r6, #0
    4784:	d014      	beq.n	47b0 <_fwalk_reent+0x40>
    4786:	6875      	ldr	r5, [r6, #4]
    4788:	68b4      	ldr	r4, [r6, #8]
    478a:	3d01      	subs	r5, #1
    478c:	d40d      	bmi.n	47aa <_fwalk_reent+0x3a>
    478e:	89a3      	ldrh	r3, [r4, #12]
    4790:	2b01      	cmp	r3, #1
    4792:	d907      	bls.n	47a4 <_fwalk_reent+0x34>
    4794:	220e      	movs	r2, #14
    4796:	5ea3      	ldrsh	r3, [r4, r2]
    4798:	3301      	adds	r3, #1
    479a:	d003      	beq.n	47a4 <_fwalk_reent+0x34>
    479c:	4640      	mov	r0, r8
    479e:	1c21      	adds	r1, r4, #0
    47a0:	47c8      	blx	r9
    47a2:	4307      	orrs	r7, r0
    47a4:	3468      	adds	r4, #104	; 0x68
    47a6:	3d01      	subs	r5, #1
    47a8:	d2f1      	bcs.n	478e <_fwalk_reent+0x1e>
    47aa:	6836      	ldr	r6, [r6, #0]
    47ac:	2e00      	cmp	r6, #0
    47ae:	d1ea      	bne.n	4786 <_fwalk_reent+0x16>
    47b0:	1c38      	adds	r0, r7, #0
    47b2:	bc0c      	pop	{r2, r3}
    47b4:	4690      	mov	r8, r2
    47b6:	4699      	mov	r9, r3
    47b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    47ba:	46c0      	nop			; (mov r8, r8)

000047bc <_setlocale_r>:
    47bc:	b538      	push	{r3, r4, r5, lr}
    47be:	1e14      	subs	r4, r2, #0
    47c0:	d005      	beq.n	47ce <_setlocale_r+0x12>
    47c2:	1c10      	adds	r0, r2, #0
    47c4:	490b      	ldr	r1, [pc, #44]	; (47f4 <_setlocale_r+0x38>)
    47c6:	f7fe ff15 	bl	35f4 <strcmp>
    47ca:	2800      	cmp	r0, #0
    47cc:	d102      	bne.n	47d4 <_setlocale_r+0x18>
    47ce:	4d0a      	ldr	r5, [pc, #40]	; (47f8 <_setlocale_r+0x3c>)
    47d0:	1c28      	adds	r0, r5, #0
    47d2:	bd38      	pop	{r3, r4, r5, pc}
    47d4:	4d08      	ldr	r5, [pc, #32]	; (47f8 <_setlocale_r+0x3c>)
    47d6:	1c20      	adds	r0, r4, #0
    47d8:	1c29      	adds	r1, r5, #0
    47da:	f7fe ff0b 	bl	35f4 <strcmp>
    47de:	2800      	cmp	r0, #0
    47e0:	d0f6      	beq.n	47d0 <_setlocale_r+0x14>
    47e2:	1c20      	adds	r0, r4, #0
    47e4:	4905      	ldr	r1, [pc, #20]	; (47fc <_setlocale_r+0x40>)
    47e6:	f7fe ff05 	bl	35f4 <strcmp>
    47ea:	4243      	negs	r3, r0
    47ec:	4158      	adcs	r0, r3
    47ee:	4240      	negs	r0, r0
    47f0:	4028      	ands	r0, r5
    47f2:	e7ee      	b.n	47d2 <_setlocale_r+0x16>
    47f4:	000052e8 	.word	0x000052e8
    47f8:	00005248 	.word	0x00005248
    47fc:	000050e8 	.word	0x000050e8

00004800 <__locale_charset>:
    4800:	4800      	ldr	r0, [pc, #0]	; (4804 <__locale_charset+0x4>)
    4802:	4770      	bx	lr
    4804:	20000508 	.word	0x20000508

00004808 <__locale_mb_cur_max>:
    4808:	4b01      	ldr	r3, [pc, #4]	; (4810 <__locale_mb_cur_max+0x8>)
    480a:	6a18      	ldr	r0, [r3, #32]
    480c:	4770      	bx	lr
    480e:	46c0      	nop			; (mov r8, r8)
    4810:	20000508 	.word	0x20000508

00004814 <__locale_msgcharset>:
    4814:	4801      	ldr	r0, [pc, #4]	; (481c <__locale_msgcharset+0x8>)
    4816:	3024      	adds	r0, #36	; 0x24
    4818:	4770      	bx	lr
    481a:	46c0      	nop			; (mov r8, r8)
    481c:	20000508 	.word	0x20000508

00004820 <__locale_cjk_lang>:
    4820:	2000      	movs	r0, #0
    4822:	4770      	bx	lr

00004824 <_localeconv_r>:
    4824:	4801      	ldr	r0, [pc, #4]	; (482c <_localeconv_r+0x8>)
    4826:	3044      	adds	r0, #68	; 0x44
    4828:	4770      	bx	lr
    482a:	46c0      	nop			; (mov r8, r8)
    482c:	20000508 	.word	0x20000508

00004830 <setlocale>:
    4830:	b508      	push	{r3, lr}
    4832:	1c0a      	adds	r2, r1, #0
    4834:	4903      	ldr	r1, [pc, #12]	; (4844 <setlocale+0x14>)
    4836:	1c03      	adds	r3, r0, #0
    4838:	6808      	ldr	r0, [r1, #0]
    483a:	1c19      	adds	r1, r3, #0
    483c:	f7ff ffbe 	bl	47bc <_setlocale_r>
    4840:	bd08      	pop	{r3, pc}
    4842:	46c0      	nop			; (mov r8, r8)
    4844:	20000004 	.word	0x20000004

00004848 <localeconv>:
    4848:	4801      	ldr	r0, [pc, #4]	; (4850 <localeconv+0x8>)
    484a:	3044      	adds	r0, #68	; 0x44
    484c:	4770      	bx	lr
    484e:	46c0      	nop			; (mov r8, r8)
    4850:	20000508 	.word	0x20000508

00004854 <__smakebuf_r>:
    4854:	b5f0      	push	{r4, r5, r6, r7, lr}
    4856:	898b      	ldrh	r3, [r1, #12]
    4858:	b091      	sub	sp, #68	; 0x44
    485a:	b29a      	uxth	r2, r3
    485c:	1c05      	adds	r5, r0, #0
    485e:	1c0c      	adds	r4, r1, #0
    4860:	0790      	lsls	r0, r2, #30
    4862:	d440      	bmi.n	48e6 <__smakebuf_r+0x92>
    4864:	200e      	movs	r0, #14
    4866:	5e09      	ldrsh	r1, [r1, r0]
    4868:	2900      	cmp	r1, #0
    486a:	db1b      	blt.n	48a4 <__smakebuf_r+0x50>
    486c:	1c28      	adds	r0, r5, #0
    486e:	aa01      	add	r2, sp, #4
    4870:	f000 f942 	bl	4af8 <_fstat_r>
    4874:	2800      	cmp	r0, #0
    4876:	db13      	blt.n	48a0 <__smakebuf_r+0x4c>
    4878:	9a02      	ldr	r2, [sp, #8]
    487a:	23f0      	movs	r3, #240	; 0xf0
    487c:	021b      	lsls	r3, r3, #8
    487e:	4013      	ands	r3, r2
    4880:	4a29      	ldr	r2, [pc, #164]	; (4928 <__smakebuf_r+0xd4>)
    4882:	189f      	adds	r7, r3, r2
    4884:	427a      	negs	r2, r7
    4886:	4157      	adcs	r7, r2
    4888:	2280      	movs	r2, #128	; 0x80
    488a:	0212      	lsls	r2, r2, #8
    488c:	4293      	cmp	r3, r2
    488e:	d034      	beq.n	48fa <__smakebuf_r+0xa6>
    4890:	89a2      	ldrh	r2, [r4, #12]
    4892:	2380      	movs	r3, #128	; 0x80
    4894:	011b      	lsls	r3, r3, #4
    4896:	4313      	orrs	r3, r2
    4898:	2680      	movs	r6, #128	; 0x80
    489a:	81a3      	strh	r3, [r4, #12]
    489c:	00f6      	lsls	r6, r6, #3
    489e:	e009      	b.n	48b4 <__smakebuf_r+0x60>
    48a0:	89a3      	ldrh	r3, [r4, #12]
    48a2:	b29a      	uxth	r2, r3
    48a4:	2640      	movs	r6, #64	; 0x40
    48a6:	0611      	lsls	r1, r2, #24
    48a8:	d524      	bpl.n	48f4 <__smakebuf_r+0xa0>
    48aa:	2280      	movs	r2, #128	; 0x80
    48ac:	0112      	lsls	r2, r2, #4
    48ae:	4313      	orrs	r3, r2
    48b0:	81a3      	strh	r3, [r4, #12]
    48b2:	2700      	movs	r7, #0
    48b4:	1c28      	adds	r0, r5, #0
    48b6:	1c31      	adds	r1, r6, #0
    48b8:	f7fe f822 	bl	2900 <_malloc_r>
    48bc:	2800      	cmp	r0, #0
    48be:	d00c      	beq.n	48da <__smakebuf_r+0x86>
    48c0:	4b1a      	ldr	r3, [pc, #104]	; (492c <__smakebuf_r+0xd8>)
    48c2:	62ab      	str	r3, [r5, #40]	; 0x28
    48c4:	89a2      	ldrh	r2, [r4, #12]
    48c6:	2380      	movs	r3, #128	; 0x80
    48c8:	4313      	orrs	r3, r2
    48ca:	81a3      	strh	r3, [r4, #12]
    48cc:	6020      	str	r0, [r4, #0]
    48ce:	6120      	str	r0, [r4, #16]
    48d0:	6166      	str	r6, [r4, #20]
    48d2:	2f00      	cmp	r7, #0
    48d4:	d11c      	bne.n	4910 <__smakebuf_r+0xbc>
    48d6:	b011      	add	sp, #68	; 0x44
    48d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48da:	89a3      	ldrh	r3, [r4, #12]
    48dc:	0599      	lsls	r1, r3, #22
    48de:	d4fa      	bmi.n	48d6 <__smakebuf_r+0x82>
    48e0:	2202      	movs	r2, #2
    48e2:	4313      	orrs	r3, r2
    48e4:	81a3      	strh	r3, [r4, #12]
    48e6:	1c23      	adds	r3, r4, #0
    48e8:	3347      	adds	r3, #71	; 0x47
    48ea:	6023      	str	r3, [r4, #0]
    48ec:	6123      	str	r3, [r4, #16]
    48ee:	2301      	movs	r3, #1
    48f0:	6163      	str	r3, [r4, #20]
    48f2:	e7f0      	b.n	48d6 <__smakebuf_r+0x82>
    48f4:	2680      	movs	r6, #128	; 0x80
    48f6:	00f6      	lsls	r6, r6, #3
    48f8:	e7d7      	b.n	48aa <__smakebuf_r+0x56>
    48fa:	4b0d      	ldr	r3, [pc, #52]	; (4930 <__smakebuf_r+0xdc>)
    48fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    48fe:	4298      	cmp	r0, r3
    4900:	d1c6      	bne.n	4890 <__smakebuf_r+0x3c>
    4902:	89a3      	ldrh	r3, [r4, #12]
    4904:	2680      	movs	r6, #128	; 0x80
    4906:	00f6      	lsls	r6, r6, #3
    4908:	4333      	orrs	r3, r6
    490a:	81a3      	strh	r3, [r4, #12]
    490c:	6526      	str	r6, [r4, #80]	; 0x50
    490e:	e7d1      	b.n	48b4 <__smakebuf_r+0x60>
    4910:	220e      	movs	r2, #14
    4912:	5ea1      	ldrsh	r1, [r4, r2]
    4914:	1c28      	adds	r0, r5, #0
    4916:	f000 f903 	bl	4b20 <_isatty_r>
    491a:	2800      	cmp	r0, #0
    491c:	d0db      	beq.n	48d6 <__smakebuf_r+0x82>
    491e:	89a2      	ldrh	r2, [r4, #12]
    4920:	2301      	movs	r3, #1
    4922:	4313      	orrs	r3, r2
    4924:	81a3      	strh	r3, [r4, #12]
    4926:	e7d6      	b.n	48d6 <__smakebuf_r+0x82>
    4928:	ffffe000 	.word	0xffffe000
    492c:	0000417d 	.word	0x0000417d
    4930:	00004999 	.word	0x00004999

00004934 <__sread>:
    4934:	b538      	push	{r3, r4, r5, lr}
    4936:	1c0c      	adds	r4, r1, #0
    4938:	250e      	movs	r5, #14
    493a:	5f49      	ldrsh	r1, [r1, r5]
    493c:	f000 f916 	bl	4b6c <_read_r>
    4940:	2800      	cmp	r0, #0
    4942:	db03      	blt.n	494c <__sread+0x18>
    4944:	6d62      	ldr	r2, [r4, #84]	; 0x54
    4946:	1813      	adds	r3, r2, r0
    4948:	6563      	str	r3, [r4, #84]	; 0x54
    494a:	bd38      	pop	{r3, r4, r5, pc}
    494c:	89a2      	ldrh	r2, [r4, #12]
    494e:	4b02      	ldr	r3, [pc, #8]	; (4958 <__sread+0x24>)
    4950:	4013      	ands	r3, r2
    4952:	81a3      	strh	r3, [r4, #12]
    4954:	e7f9      	b.n	494a <__sread+0x16>
    4956:	46c0      	nop			; (mov r8, r8)
    4958:	ffffefff 	.word	0xffffefff

0000495c <__seofread>:
    495c:	2000      	movs	r0, #0
    495e:	4770      	bx	lr

00004960 <__swrite>:
    4960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4962:	1c0c      	adds	r4, r1, #0
    4964:	8989      	ldrh	r1, [r1, #12]
    4966:	1c05      	adds	r5, r0, #0
    4968:	1c17      	adds	r7, r2, #0
    496a:	1c1e      	adds	r6, r3, #0
    496c:	05cb      	lsls	r3, r1, #23
    496e:	d506      	bpl.n	497e <__swrite+0x1e>
    4970:	230e      	movs	r3, #14
    4972:	5ee1      	ldrsh	r1, [r4, r3]
    4974:	2200      	movs	r2, #0
    4976:	2302      	movs	r3, #2
    4978:	f000 f8e4 	bl	4b44 <_lseek_r>
    497c:	89a1      	ldrh	r1, [r4, #12]
    497e:	4b05      	ldr	r3, [pc, #20]	; (4994 <__swrite+0x34>)
    4980:	1c28      	adds	r0, r5, #0
    4982:	4019      	ands	r1, r3
    4984:	81a1      	strh	r1, [r4, #12]
    4986:	1c3a      	adds	r2, r7, #0
    4988:	230e      	movs	r3, #14
    498a:	5ee1      	ldrsh	r1, [r4, r3]
    498c:	1c33      	adds	r3, r6, #0
    498e:	f7ff fa6f 	bl	3e70 <_write_r>
    4992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4994:	ffffefff 	.word	0xffffefff

00004998 <__sseek>:
    4998:	b538      	push	{r3, r4, r5, lr}
    499a:	1c0c      	adds	r4, r1, #0
    499c:	250e      	movs	r5, #14
    499e:	5f49      	ldrsh	r1, [r1, r5]
    49a0:	f000 f8d0 	bl	4b44 <_lseek_r>
    49a4:	89a2      	ldrh	r2, [r4, #12]
    49a6:	1c43      	adds	r3, r0, #1
    49a8:	d005      	beq.n	49b6 <__sseek+0x1e>
    49aa:	2380      	movs	r3, #128	; 0x80
    49ac:	015b      	lsls	r3, r3, #5
    49ae:	4313      	orrs	r3, r2
    49b0:	81a3      	strh	r3, [r4, #12]
    49b2:	6560      	str	r0, [r4, #84]	; 0x54
    49b4:	bd38      	pop	{r3, r4, r5, pc}
    49b6:	4b02      	ldr	r3, [pc, #8]	; (49c0 <__sseek+0x28>)
    49b8:	4013      	ands	r3, r2
    49ba:	81a3      	strh	r3, [r4, #12]
    49bc:	e7fa      	b.n	49b4 <__sseek+0x1c>
    49be:	46c0      	nop			; (mov r8, r8)
    49c0:	ffffefff 	.word	0xffffefff

000049c4 <__sclose>:
    49c4:	b508      	push	{r3, lr}
    49c6:	230e      	movs	r3, #14
    49c8:	5ec9      	ldrsh	r1, [r1, r3]
    49ca:	f000 f883 	bl	4ad4 <_close_r>
    49ce:	bd08      	pop	{r3, pc}

000049d0 <_wcrtomb_r>:
    49d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    49d2:	4647      	mov	r7, r8
    49d4:	b480      	push	{r7}
    49d6:	1c1e      	adds	r6, r3, #0
    49d8:	b086      	sub	sp, #24
    49da:	1c05      	adds	r5, r0, #0
    49dc:	1c0c      	adds	r4, r1, #0
    49de:	1c17      	adds	r7, r2, #0
    49e0:	4b10      	ldr	r3, [pc, #64]	; (4a24 <_wcrtomb_r+0x54>)
    49e2:	2900      	cmp	r1, #0
    49e4:	d013      	beq.n	4a0e <_wcrtomb_r+0x3e>
    49e6:	681a      	ldr	r2, [r3, #0]
    49e8:	4690      	mov	r8, r2
    49ea:	f7ff ff09 	bl	4800 <__locale_charset>
    49ee:	9600      	str	r6, [sp, #0]
    49f0:	1c03      	adds	r3, r0, #0
    49f2:	1c21      	adds	r1, r4, #0
    49f4:	1c28      	adds	r0, r5, #0
    49f6:	1c3a      	adds	r2, r7, #0
    49f8:	47c0      	blx	r8
    49fa:	1c43      	adds	r3, r0, #1
    49fc:	d103      	bne.n	4a06 <_wcrtomb_r+0x36>
    49fe:	2300      	movs	r3, #0
    4a00:	6033      	str	r3, [r6, #0]
    4a02:	238a      	movs	r3, #138	; 0x8a
    4a04:	602b      	str	r3, [r5, #0]
    4a06:	b006      	add	sp, #24
    4a08:	bc04      	pop	{r2}
    4a0a:	4690      	mov	r8, r2
    4a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a0e:	681c      	ldr	r4, [r3, #0]
    4a10:	f7ff fef6 	bl	4800 <__locale_charset>
    4a14:	9600      	str	r6, [sp, #0]
    4a16:	1c03      	adds	r3, r0, #0
    4a18:	a903      	add	r1, sp, #12
    4a1a:	1c28      	adds	r0, r5, #0
    4a1c:	2200      	movs	r2, #0
    4a1e:	47a0      	blx	r4
    4a20:	e7eb      	b.n	49fa <_wcrtomb_r+0x2a>
    4a22:	46c0      	nop			; (mov r8, r8)
    4a24:	20000584 	.word	0x20000584

00004a28 <wcrtomb>:
    4a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a2a:	4647      	mov	r7, r8
    4a2c:	b480      	push	{r7}
    4a2e:	4b13      	ldr	r3, [pc, #76]	; (4a7c <wcrtomb+0x54>)
    4a30:	b086      	sub	sp, #24
    4a32:	681d      	ldr	r5, [r3, #0]
    4a34:	1c04      	adds	r4, r0, #0
    4a36:	1c0f      	adds	r7, r1, #0
    4a38:	1c16      	adds	r6, r2, #0
    4a3a:	4b11      	ldr	r3, [pc, #68]	; (4a80 <wcrtomb+0x58>)
    4a3c:	2800      	cmp	r0, #0
    4a3e:	d013      	beq.n	4a68 <wcrtomb+0x40>
    4a40:	681a      	ldr	r2, [r3, #0]
    4a42:	4690      	mov	r8, r2
    4a44:	f7ff fedc 	bl	4800 <__locale_charset>
    4a48:	9600      	str	r6, [sp, #0]
    4a4a:	1c03      	adds	r3, r0, #0
    4a4c:	1c21      	adds	r1, r4, #0
    4a4e:	1c28      	adds	r0, r5, #0
    4a50:	1c3a      	adds	r2, r7, #0
    4a52:	47c0      	blx	r8
    4a54:	1c43      	adds	r3, r0, #1
    4a56:	d103      	bne.n	4a60 <wcrtomb+0x38>
    4a58:	2300      	movs	r3, #0
    4a5a:	6033      	str	r3, [r6, #0]
    4a5c:	238a      	movs	r3, #138	; 0x8a
    4a5e:	602b      	str	r3, [r5, #0]
    4a60:	b006      	add	sp, #24
    4a62:	bc04      	pop	{r2}
    4a64:	4690      	mov	r8, r2
    4a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a68:	681c      	ldr	r4, [r3, #0]
    4a6a:	f7ff fec9 	bl	4800 <__locale_charset>
    4a6e:	9600      	str	r6, [sp, #0]
    4a70:	1c03      	adds	r3, r0, #0
    4a72:	a903      	add	r1, sp, #12
    4a74:	1c28      	adds	r0, r5, #0
    4a76:	2200      	movs	r2, #0
    4a78:	47a0      	blx	r4
    4a7a:	e7eb      	b.n	4a54 <wcrtomb+0x2c>
    4a7c:	20000004 	.word	0x20000004
    4a80:	20000584 	.word	0x20000584

00004a84 <__ascii_wctomb>:
    4a84:	2900      	cmp	r1, #0
    4a86:	d004      	beq.n	4a92 <__ascii_wctomb+0xe>
    4a88:	2aff      	cmp	r2, #255	; 0xff
    4a8a:	d804      	bhi.n	4a96 <__ascii_wctomb+0x12>
    4a8c:	700a      	strb	r2, [r1, #0]
    4a8e:	2001      	movs	r0, #1
    4a90:	4770      	bx	lr
    4a92:	2000      	movs	r0, #0
    4a94:	e7fc      	b.n	4a90 <__ascii_wctomb+0xc>
    4a96:	238a      	movs	r3, #138	; 0x8a
    4a98:	6003      	str	r3, [r0, #0]
    4a9a:	2001      	movs	r0, #1
    4a9c:	4240      	negs	r0, r0
    4a9e:	e7f7      	b.n	4a90 <__ascii_wctomb+0xc>

00004aa0 <_wctomb_r>:
    4aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aa2:	4647      	mov	r7, r8
    4aa4:	b480      	push	{r7}
    4aa6:	4698      	mov	r8, r3
    4aa8:	4b09      	ldr	r3, [pc, #36]	; (4ad0 <_wctomb_r+0x30>)
    4aaa:	b082      	sub	sp, #8
    4aac:	1c15      	adds	r5, r2, #0
    4aae:	681c      	ldr	r4, [r3, #0]
    4ab0:	1c07      	adds	r7, r0, #0
    4ab2:	1c0e      	adds	r6, r1, #0
    4ab4:	f7ff fea4 	bl	4800 <__locale_charset>
    4ab8:	4642      	mov	r2, r8
    4aba:	1c03      	adds	r3, r0, #0
    4abc:	9200      	str	r2, [sp, #0]
    4abe:	1c38      	adds	r0, r7, #0
    4ac0:	1c31      	adds	r1, r6, #0
    4ac2:	1c2a      	adds	r2, r5, #0
    4ac4:	47a0      	blx	r4
    4ac6:	b002      	add	sp, #8
    4ac8:	bc04      	pop	{r2}
    4aca:	4690      	mov	r8, r2
    4acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ace:	46c0      	nop			; (mov r8, r8)
    4ad0:	20000584 	.word	0x20000584

00004ad4 <_close_r>:
    4ad4:	b538      	push	{r3, r4, r5, lr}
    4ad6:	4c07      	ldr	r4, [pc, #28]	; (4af4 <_close_r+0x20>)
    4ad8:	2300      	movs	r3, #0
    4ada:	1c05      	adds	r5, r0, #0
    4adc:	1c08      	adds	r0, r1, #0
    4ade:	6023      	str	r3, [r4, #0]
    4ae0:	f7fc fb24 	bl	112c <_close>
    4ae4:	1c43      	adds	r3, r0, #1
    4ae6:	d000      	beq.n	4aea <_close_r+0x16>
    4ae8:	bd38      	pop	{r3, r4, r5, pc}
    4aea:	6823      	ldr	r3, [r4, #0]
    4aec:	2b00      	cmp	r3, #0
    4aee:	d0fb      	beq.n	4ae8 <_close_r+0x14>
    4af0:	602b      	str	r3, [r5, #0]
    4af2:	e7f9      	b.n	4ae8 <_close_r+0x14>
    4af4:	20000838 	.word	0x20000838

00004af8 <_fstat_r>:
    4af8:	b538      	push	{r3, r4, r5, lr}
    4afa:	4c08      	ldr	r4, [pc, #32]	; (4b1c <_fstat_r+0x24>)
    4afc:	2300      	movs	r3, #0
    4afe:	1c05      	adds	r5, r0, #0
    4b00:	1c08      	adds	r0, r1, #0
    4b02:	1c11      	adds	r1, r2, #0
    4b04:	6023      	str	r3, [r4, #0]
    4b06:	f7fc fb15 	bl	1134 <_fstat>
    4b0a:	1c43      	adds	r3, r0, #1
    4b0c:	d000      	beq.n	4b10 <_fstat_r+0x18>
    4b0e:	bd38      	pop	{r3, r4, r5, pc}
    4b10:	6823      	ldr	r3, [r4, #0]
    4b12:	2b00      	cmp	r3, #0
    4b14:	d0fb      	beq.n	4b0e <_fstat_r+0x16>
    4b16:	602b      	str	r3, [r5, #0]
    4b18:	e7f9      	b.n	4b0e <_fstat_r+0x16>
    4b1a:	46c0      	nop			; (mov r8, r8)
    4b1c:	20000838 	.word	0x20000838

00004b20 <_isatty_r>:
    4b20:	b538      	push	{r3, r4, r5, lr}
    4b22:	4c07      	ldr	r4, [pc, #28]	; (4b40 <_isatty_r+0x20>)
    4b24:	2300      	movs	r3, #0
    4b26:	1c05      	adds	r5, r0, #0
    4b28:	1c08      	adds	r0, r1, #0
    4b2a:	6023      	str	r3, [r4, #0]
    4b2c:	f7fc fb08 	bl	1140 <_isatty>
    4b30:	1c43      	adds	r3, r0, #1
    4b32:	d000      	beq.n	4b36 <_isatty_r+0x16>
    4b34:	bd38      	pop	{r3, r4, r5, pc}
    4b36:	6823      	ldr	r3, [r4, #0]
    4b38:	2b00      	cmp	r3, #0
    4b3a:	d0fb      	beq.n	4b34 <_isatty_r+0x14>
    4b3c:	602b      	str	r3, [r5, #0]
    4b3e:	e7f9      	b.n	4b34 <_isatty_r+0x14>
    4b40:	20000838 	.word	0x20000838

00004b44 <_lseek_r>:
    4b44:	b570      	push	{r4, r5, r6, lr}
    4b46:	4c08      	ldr	r4, [pc, #32]	; (4b68 <_lseek_r+0x24>)
    4b48:	1c06      	adds	r6, r0, #0
    4b4a:	2500      	movs	r5, #0
    4b4c:	1c08      	adds	r0, r1, #0
    4b4e:	1c11      	adds	r1, r2, #0
    4b50:	1c1a      	adds	r2, r3, #0
    4b52:	6025      	str	r5, [r4, #0]
    4b54:	f7fc faf6 	bl	1144 <_lseek>
    4b58:	1c43      	adds	r3, r0, #1
    4b5a:	d000      	beq.n	4b5e <_lseek_r+0x1a>
    4b5c:	bd70      	pop	{r4, r5, r6, pc}
    4b5e:	6823      	ldr	r3, [r4, #0]
    4b60:	2b00      	cmp	r3, #0
    4b62:	d0fb      	beq.n	4b5c <_lseek_r+0x18>
    4b64:	6033      	str	r3, [r6, #0]
    4b66:	e7f9      	b.n	4b5c <_lseek_r+0x18>
    4b68:	20000838 	.word	0x20000838

00004b6c <_read_r>:
    4b6c:	b570      	push	{r4, r5, r6, lr}
    4b6e:	4c08      	ldr	r4, [pc, #32]	; (4b90 <_read_r+0x24>)
    4b70:	1c06      	adds	r6, r0, #0
    4b72:	2500      	movs	r5, #0
    4b74:	1c08      	adds	r0, r1, #0
    4b76:	1c11      	adds	r1, r2, #0
    4b78:	1c1a      	adds	r2, r3, #0
    4b7a:	6025      	str	r5, [r4, #0]
    4b7c:	f7fc fae4 	bl	1148 <_read>
    4b80:	1c43      	adds	r3, r0, #1
    4b82:	d000      	beq.n	4b86 <_read_r+0x1a>
    4b84:	bd70      	pop	{r4, r5, r6, pc}
    4b86:	6823      	ldr	r3, [r4, #0]
    4b88:	2b00      	cmp	r3, #0
    4b8a:	d0fb      	beq.n	4b84 <_read_r+0x18>
    4b8c:	6033      	str	r3, [r6, #0]
    4b8e:	e7f9      	b.n	4b84 <_read_r+0x18>
    4b90:	20000838 	.word	0x20000838

00004b94 <_init>:
    4b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b96:	46c0      	nop			; (mov r8, r8)
    4b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4b9a:	bc08      	pop	{r3}
    4b9c:	469e      	mov	lr, r3
    4b9e:	4770      	bx	lr

00004ba0 <_fini>:
    4ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ba2:	46c0      	nop			; (mov r8, r8)
    4ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4ba6:	bc08      	pop	{r3}
    4ba8:	469e      	mov	lr, r3
    4baa:	4770      	bx	lr
    4bac:	0000      	movs	r0, r0
	...

00004bb0 <_ZTV17LiquidCrystal_I2C>:
	...
    4bb8:	0235 0000 08e1 0000 0000 0000 0040 0000     5...........@...
    4bc8:	0014 0000 0054 0000 2e2e 2e2f 2f2e 2e2e     ....T...../../..
    4bd8:	2e2f 2f2e 2e2e 6c2f 6269 6172 6972 7365     /../../libraries
    4be8:	532f 4950 532f 4950 632e 7070 0000 0000     /SPI/SPI.cpp....
    4bf8:	2073 3d21 4e20 4c55 004c 0000               s != NULL...

00004c04 <_ZZN8SPIClassC1EP6SERCOME19__PRETTY_FUNCTION__>:
    4c04:	5053 4349 616c 7373 3a3a 5053 4349 616c     SPIClass::SPICla
    4c14:	7373 5328 5245 4f43 2a4d 0029               ss(SERCOM*).

00004c20 <_ZTV7TwoWire>:
	...
    4c28:	0461 0000 040d 0000 0441 0000 0451 0000     a.......A...Q...
    4c38:	04b1 0000 043d 0000                         ....=...

00004c40 <g_APinDescription>:
    4c40:	0000 0000 000a 0000 0002 0000 001c 0000     ................
    4c50:	00ff ffff ffff 000a 0000 0000 000b 0000     ................
    4c60:	0002 0000 001c 0000 00ff ffff ffff 000b     ................
    4c70:	0000 0000 0008 0000 0004 0000 001c 0000     ................
    4c80:	00ff 0000 0000 0010 0000 0000 0009 0000     ................
    4c90:	0004 0000 001c 0000 00ff 0001 0001 0009     ................
    4ca0:	0000 0000 000e 0000 0004 0000 001c 0000     ................
    4cb0:	00ff 0004 0004 000e 0000 0000 000f 0000     ................
    4cc0:	0004 0000 001c 0000 00ff 0005 0005 000f     ................
    4cd0:	0000 0000 0014 0000 0005 0000 001c 0000     ................
    4ce0:	00ff 0006 0006 0004 0000 0000 0015 0000     ................
    4cf0:	0005 0000 001c 0000 00ff 0007 0007 0005     ................
    4d00:	0000 0000 0006 0000 0004 0000 001c 0000     ................
    4d10:	00ff 0100 0100 0004 0000 0000 0007 0000     ................
    4d20:	0004 0000 001c 0000 00ff 0101 0101 0005     ................
    4d30:	0000 0000 0012 0000 0004 0000 001c 0000     ................
    4d40:	00ff 0300 0300 0002 0000 0000 0010 0000     ................
    4d50:	0004 0000 001c 0000 00ff 0200 0200 0000     ................
    4d60:	0000 0000 0013 0000 0004 0000 001c 0000     ................
    4d70:	00ff 0301 0301 0003 0000 0000 0011 0000     ................
    4d80:	0004 0000 000c 0000 00ff 0201 ffff 0001     ................
    4d90:	00ff 0000 0000 0000 00ff 0000 0000 0000     ................
    4da0:	00ff ffff ffff 00ff 0000 0000 0003 0000     ................
    4db0:	0001 0000 0002 0000 00ff ffff ffff 00ff     ................
    4dc0:	0000 0000 0016 0000 0002 0000 0004 0000     ................
    4dd0:	00ff ffff ffff 0006 0000 0000 0017 0000     ................
    4de0:	0002 0000 0004 0000 00ff ffff ffff 0007     ................
    4df0:	0000 0000 000c 0000 0003 0000 0004 0000     ................
    4e00:	00ff ffff ffff 000c 00ff 0000 0000 0000     ................
    4e10:	00ff 0000 0000 0000 00ff ffff ffff 00ff     ................
    4e20:	0001 0000 000b 0000 0003 0000 0004 0000     ................
    4e30:	00ff ffff ffff 000b 0001 0000 000a 0000     ................
    4e40:	0003 0000 0004 0000 00ff ffff ffff 000a     ................
    4e50:	00ff 0000 0000 0000 00ff 0000 0000 0000     ................
    4e60:	00ff ffff ffff 00ff 00ff 0000 0000 0000     ................
    4e70:	00ff 0000 0000 0000 00ff ffff ffff 00ff     ................
    4e80:	0000 0000 0002 0000 0001 0000 0002 0000     ................
    4e90:	0000 ffff ffff 0002 0001 0000 0008 0000     ................
    4ea0:	0001 0000 0002 0000 0002 ffff ffff 0008     ................
    4eb0:	0001 0000 0009 0000 0001 0000 0002 0000     ................
    4ec0:	0003 ffff ffff 0009 0000 0000 0004 0000     ................
    4ed0:	0001 0000 0002 0000 0004 ffff ffff 0004     ................
    4ee0:	0000 0000 0005 0000 0001 0000 0002 0000     ................
    4ef0:	0005 ffff ffff 0005 0000 0000 0002 0000     ................
    4f00:	0001 0000 0002 0000 000a ffff ffff 0002     ................
    4f10:	0001 0000 0003 0000 000b 0000 0004 0000     ................
    4f20:	00ff ffff ffff 00ff 0000 0000 001b 0000     ................
    4f30:	000b 0000 0004 0000 00ff ffff ffff 00ff     ................
    4f40:	0000 0000 001c 0000 0006 0000 0000 0000     ................
    4f50:	00ff ffff ffff 00ff 0000 0000 0018 0000     ................
    4f60:	0006 0000 0000 0000 00ff ffff ffff 00ff     ................
    4f70:	0000 0000 0019 0000 0006 0000 0000 0000     ................
    4f80:	00ff ffff ffff 00ff 0001 0000 0016 0000     ................
    4f90:	0003 0000 0000 0000 00ff ffff ffff 00ff     ................
    4fa0:	0001 0000 0017 0000 0003 0000 0000 0000     ................
    4fb0:	00ff ffff ffff 00ff 0000 0000 0016 0000     ................
    4fc0:	0002 0000 0000 0000 00ff ffff ffff 00ff     ................
    4fd0:	0000 0000 0017 0000 0002 0000 0000 0000     ................
    4fe0:	00ff ffff ffff 00ff 0000 0000 0013 0000     ................
    4ff0:	0002 0000 0000 0000 00ff ffff ffff 00ff     ................
    5000:	0000 0000 0010 0000 0002 0000 0000 0000     ................
    5010:	00ff ffff ffff 00ff 0000 0000 0012 0000     ................
    5020:	0002 0000 0000 0000 00ff ffff ffff 00ff     ................
    5030:	0000 0000 0011 0000 0002 0000 0000 0000     ................
    5040:	00ff ffff ffff 00ff 0000 0000 000d 0000     ................
    5050:	0004 0000 000c 0000 00ff 0005 ffff 000d     ................
    5060:	0000 0000 0015 0000 0005 0000 000c 0000     ................
    5070:	00ff 0007 ffff 00ff 0000 0000 0006 0000     ................
    5080:	0004 0000 000c 0000 00ff 0100 ffff 00ff     ................
    5090:	0000 0000 0007 0000 0004 0000 000c 0000     ................
    50a0:	00ff 0101 ffff 00ff 0000 0000 0002 0000     ................
    50b0:	0001 0000 0002 0000 0014 ffff ffff 0002     ................

000050c0 <_ZTV9IPAddress>:
	...
    50c8:	080d 0000 0000 0000 7845 7469 6e69 2067     ........Exiting 
    50d8:	6977 6874 7320 6174 7574 2073 6425 0a2e     with status %d..
	...

000050f0 <_ZTV4Uart>:
	...
    50f8:	11f5 0000 08e1 0000 11c5 0000 11e5 0000     ................
    5108:	11d5 0000 11b5 0000 135d 0000 1199 0000     ........].......
    5118:	1195 0000 0000 0000 158c 0000 15be 0000     ................
    5128:	15be 0000 15be 0000 15be 0000 15be 0000     ................
    5138:	15be 0000 15be 0000 15be 0000 1592 0000     ................
    5148:	1592 0000 1592 0000 1592 0000 6554 706d     ............Temp
    5158:	7265 7461 7275 2065 203a 0000 2043 0020     erature : ..C  .
    5168:	002f 0000 2020 2020 0000 0000 003a 0000     /...    ....:...
    5178:	6957 6572 6920 696e 0074 0000 1bc6 0000     Wire init.......
    5188:	1b7a 0000 1ba6 0000 1b02 0000 1ba6 0000     z...............
    5198:	1b9e 0000 1ba6 0000 1b02 0000 1b7a 0000     ............z...
    51a8:	1b7a 0000 1b9e 0000 1b02 0000 1afa 0000     z...............
    51b8:	1afa 0000 1afa 0000 1bac 0000 1dee 0000     ................
    51c8:	1de8 0000 1de8 0000 1dde 0000 1d40 0000     ............@...
    51d8:	1d40 0000 1dd6 0000 1dde 0000 1d40 0000     @...........@...
    51e8:	1dd6 0000 1d40 0000 1dde 0000 1d3e 0000     ....@.......>...
    51f8:	1d3e 0000 1d3e 0000 1e76 0000 202c 7566     >...>...v..., fu
    5208:	636e 6974 6e6f 203a 0000 0000 7361 6573     nction: ....asse
    5218:	7472 6f69 206e 2522 2273 6620 6961 656c     rtion "%s" faile
    5228:	3a64 6620 6c69 2065 2522 2273 202c 696c     d: file "%s", li
    5238:	656e 2520 2564 2573 0a73 0000               ne %d%s%s...

00005244 <_global_impure_ptr>:
    5244:	0008 2000 0043 0000 3130 3332 3534 3736     ... C...01234567
    5254:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
    5264:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
    5274:	2d23 2b30 0020 0000 6c68 004c 6665 4567     #-0+ ...hlL.efgE
    5284:	4746 0000                                   FG..

00005288 <__sf_fake_stderr>:
	...

000052a8 <__sf_fake_stdout>:
	...

000052c8 <__sf_fake_stdin>:
	...
    52e8:	4f50 4953 0058 0000 002e 0000               POSIX.......

000052f4 <__EH_FRAME_BEGIN__>:
    52f4:	0000 0000                                   ....
