TimeQuest Timing Analyzer report for Lab11step2
Wed Nov 18 19:36:27 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst4|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst4|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst4|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clk'
 33. Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 34. Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst4|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst4|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst4|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Lab11step2                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst4|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                 ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 566.57 MHz  ; 500.0 MHz       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 566.89 MHz  ; 420.17 MHz      ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 691.09 MHz  ; 500.0 MHz       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 1333.33 MHz ; 500.0 MHz       ; clock_generator:inst4|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.765 ; -4.294        ;
; clk                                                     ; -0.764 ; -3.739        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.447 ; -1.596        ;
; clock_generator:inst4|inst7                             ; 0.250  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -2.558 ; -2.558        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -2.184 ; -2.184        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -2.150 ; -2.150        ;
; clock_generator:inst4|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst4|inst7                             ; -0.500 ; -2.000        ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.765 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.801      ;
; -0.761 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.797      ;
; -0.691 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.727      ;
; -0.631 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.667      ;
; -0.631 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.667      ;
; -0.631 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.667      ;
; -0.628 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.664      ;
; -0.626 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.662      ;
; -0.624 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.660      ;
; -0.595 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.631      ;
; -0.593 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.629      ;
; -0.589 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.625      ;
; -0.462 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.455 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.439 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.475      ;
; -0.439 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.475      ;
; -0.439 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.475      ;
; -0.436 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.472      ;
; -0.434 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.470      ;
; -0.432 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.468      ;
; -0.362 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.398      ;
; -0.362 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.398      ;
; -0.362 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.398      ;
; -0.359 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.395      ;
; -0.357 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.393      ;
; -0.355 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.391      ;
; -0.220 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.256      ;
; -0.213 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.249      ;
; -0.212 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.248      ;
; -0.209 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.199 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.199 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.199 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.196 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.232      ;
; -0.194 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.230      ;
; -0.192 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.228      ;
; -0.101 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.137      ;
; -0.100 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.136      ;
; -0.098 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.134      ;
; -0.034 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.070      ;
; -0.032 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.068      ;
; 0.042  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.043  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.045  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.420  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.291      ; 0.657      ;
; 2.920  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.291      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.764 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.800      ;
; -0.752 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.788      ;
; -0.725 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.761      ;
; -0.713 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.749      ;
; -0.614 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.650      ;
; -0.602 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.638      ;
; -0.598 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.634      ;
; -0.580 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.616      ;
; -0.488 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.524      ;
; -0.487 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.523      ;
; -0.486 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.483 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.519      ;
; -0.480 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.516      ;
; -0.460 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.496      ;
; -0.454 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.490      ;
; -0.453 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.449 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.485      ;
; -0.448 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.484      ;
; -0.448 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.484      ;
; -0.447 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.483      ;
; -0.441 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.477      ;
; -0.338 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.374      ;
; -0.337 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.373      ;
; -0.336 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.372      ;
; -0.330 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.366      ;
; -0.311 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.347      ;
; -0.298 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.334      ;
; -0.244 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.280      ;
; -0.241 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.277      ;
; -0.213 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.249      ;
; -0.213 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.249      ;
; -0.184 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.183 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.219      ;
; -0.182 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.218      ;
; -0.176 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.212      ;
; -0.176 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.212      ;
; -0.173 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.085 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.121      ;
; -0.085 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.121      ;
; -0.051 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.087      ;
; -0.047 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.083      ;
; -0.043 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.079      ;
; 0.077  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.959      ;
; 0.079  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.957      ;
; 0.079  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.957      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.828  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.699      ; 0.657      ;
; 3.328  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.699      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.447 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.483      ;
; -0.446 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.446 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.431 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.467      ;
; -0.430 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.466      ;
; -0.430 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.466      ;
; -0.315 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.351      ;
; -0.314 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.350      ;
; -0.314 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.350      ;
; -0.209 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.165 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.201      ;
; -0.164 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.200      ;
; -0.164 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.200      ;
; -0.060 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.096      ;
; -0.050 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.086      ;
; -0.048 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; -0.043 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.079      ;
; 0.041  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.044  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.992      ;
; 0.379  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.454  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.325      ; 0.657      ;
; 2.954  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.325      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.250 ; inst      ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.379 ; inst      ; inst    ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379 ; inst2     ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.699      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.691  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.957      ;
; 0.691  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.957      ;
; 0.693  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.959      ;
; 0.813  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.817  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.821  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.855  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 0.855  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 0.943  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 0.946  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.212      ;
; 0.946  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.212      ;
; 0.952  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.218      ;
; 0.953  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.219      ;
; 0.954  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 0.983  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 0.983  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 1.011  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.277      ;
; 1.014  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.280      ;
; 1.068  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.334      ;
; 1.081  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.347      ;
; 1.100  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.366      ;
; 1.106  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.372      ;
; 1.107  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.373      ;
; 1.108  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.211  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.477      ;
; 1.217  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.219  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.223  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.230  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.250  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.516      ;
; 1.253  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.519      ;
; 1.256  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.257  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.258  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.524      ;
; 1.350  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.616      ;
; 1.368  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.634      ;
; 1.372  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.638      ;
; 1.384  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.650      ;
; 1.483  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.749      ;
; 1.495  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.761      ;
; 1.522  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.788      ;
; 1.534  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.800      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.184 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.325      ; 0.657      ;
; -1.684 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.325      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.726  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.992      ;
; 0.728  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.813  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.079      ;
; 0.818  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.820  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.086      ;
; 0.830  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.096      ;
; 0.934  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.200      ;
; 0.934  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.200      ;
; 0.935  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.201      ;
; 0.979  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 1.084  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.350      ;
; 1.084  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.350      ;
; 1.085  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.351      ;
; 1.200  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.466      ;
; 1.200  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.466      ;
; 1.201  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.467      ;
; 1.216  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.216  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.483      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.150 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.291      ; 0.657      ;
; -1.650 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.291      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.991      ;
; 0.727  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.728  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.802  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.070      ;
; 0.868  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.134      ;
; 0.870  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.136      ;
; 0.871  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.137      ;
; 0.962  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.228      ;
; 0.964  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.230      ;
; 0.966  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.232      ;
; 0.969  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.969  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.969  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.979  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 0.982  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.248      ;
; 0.983  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.249      ;
; 0.990  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.256      ;
; 1.125  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.391      ;
; 1.127  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.393      ;
; 1.129  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.395      ;
; 1.132  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.398      ;
; 1.132  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.398      ;
; 1.132  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.398      ;
; 1.202  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.468      ;
; 1.204  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.470      ;
; 1.206  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.472      ;
; 1.209  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.475      ;
; 1.209  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.475      ;
; 1.209  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.475      ;
; 1.225  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.359  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.625      ;
; 1.363  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.629      ;
; 1.365  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.631      ;
; 1.394  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.660      ;
; 1.396  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.662      ;
; 1.398  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.664      ;
; 1.401  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.667      ;
; 1.401  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.667      ;
; 1.401  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.667      ;
; 1.461  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.727      ;
; 1.531  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.797      ;
; 1.535  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.801      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst      ; inst    ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst2     ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; inst      ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.786      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst|clk                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; 4.907 ; 4.907 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; -4.370 ; -4.370 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 6.992 ; 6.992 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 6.946 ; 6.946 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 6.976 ; 6.976 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 6.740 ; 6.740 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 5.998 ; 5.998 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 6.731 ; 6.731 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 6.691 ; 6.691 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 6.674 ; 6.674 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 6.632 ; 6.632 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 6.657 ; 6.657 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 6.422 ; 6.422 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 5.998 ; 5.998 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 6.412 ; 6.412 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 6.405 ; 6.405 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.181 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.205 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.329 ; 0.000         ;
; clock_generator:inst4|inst7                             ; 0.643 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.599 ; -1.599        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.345 ; -1.345        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -1.319 ; -1.319        ;
; clock_generator:inst4|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst4|inst7                             ; -0.500 ; -2.000        ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.851      ;
; 0.190 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.842      ;
; 0.201 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.831      ;
; 0.210 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.822      ;
; 0.247 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.785      ;
; 0.256 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.776      ;
; 0.262 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.770      ;
; 0.293 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.299 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.733      ;
; 0.300 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.306 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.319 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.712      ;
; 0.321 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.711      ;
; 0.326 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.706      ;
; 0.330 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.702      ;
; 0.334 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.698      ;
; 0.340 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.692      ;
; 0.340 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.692      ;
; 0.343 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.689      ;
; 0.365 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.665      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.406 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.626      ;
; 0.413 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.619      ;
; 0.430 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.602      ;
; 0.432 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.600      ;
; 0.435 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.438 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.594      ;
; 0.442 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.452 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.580      ;
; 0.453 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.579      ;
; 0.454 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.578      ;
; 0.459 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.573      ;
; 0.494 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.538      ;
; 0.494 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.538      ;
; 0.508 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.520      ;
; 0.554 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.478      ;
; 0.556 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.476      ;
; 0.556 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.476      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.979 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.673      ; 0.367      ;
; 2.479 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.673      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.205 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.827      ;
; 0.210 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.822      ;
; 0.234 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.798      ;
; 0.235 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.797      ;
; 0.235 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.797      ;
; 0.237 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.795      ;
; 0.239 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.793      ;
; 0.241 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.791      ;
; 0.243 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.789      ;
; 0.281 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.751      ;
; 0.285 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.747      ;
; 0.287 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.745      ;
; 0.313 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.719      ;
; 0.315 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.318 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.325 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.707      ;
; 0.326 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.328 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.330 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.332 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.349 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.683      ;
; 0.350 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.682      ;
; 0.350 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.682      ;
; 0.352 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.680      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.678      ;
; 0.356 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.676      ;
; 0.433 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.435 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.441 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.591      ;
; 0.442 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.445 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.587      ;
; 0.447 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.585      ;
; 0.449 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.583      ;
; 0.484 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.548      ;
; 0.486 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.546      ;
; 0.489 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.543      ;
; 0.517 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.515      ;
; 0.521 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.511      ;
; 0.545 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.547 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.699 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.393      ; 0.367      ;
; 2.199 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.393      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.329 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.330 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.330 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.331 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.331 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.380 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.652      ;
; 0.381 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.651      ;
; 0.381 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.651      ;
; 0.439 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.593      ;
; 0.463 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.569      ;
; 0.464 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.568      ;
; 0.464 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.568      ;
; 0.508 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.512 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.545 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.725 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.419      ; 0.367      ;
; 2.225 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.419      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.643 ; inst      ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; inst      ; inst    ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.673      ; 0.367      ;
; -1.099 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.673      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.324  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.476      ;
; 0.326  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.368  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.372  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.386  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.538      ;
; 0.421  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.573      ;
; 0.426  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.578      ;
; 0.427  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.579      ;
; 0.428  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.580      ;
; 0.438  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.442  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.594      ;
; 0.445  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.448  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.450  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.602      ;
; 0.467  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.474  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.626      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.513  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.537  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.689      ;
; 0.540  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.540  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.546  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.550  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.706      ;
; 0.559  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.574  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.579  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.618  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.770      ;
; 0.624  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.633  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.670  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.822      ;
; 0.679  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.831      ;
; 0.690  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.699  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.851      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.345 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.419      ; 0.367      ;
; -0.845 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.419      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.368  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.416  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.568      ;
; 0.416  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.568      ;
; 0.417  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.569      ;
; 0.441  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.593      ;
; 0.499  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.652      ;
; 0.549  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.703      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.319 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.393      ; 0.367      ;
; -0.819 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.393      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.335  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.359  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.515      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.543      ;
; 0.394  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.546      ;
; 0.396  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.548      ;
; 0.431  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.583      ;
; 0.433  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.585      ;
; 0.435  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.587      ;
; 0.437  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.439  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.591      ;
; 0.445  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.524  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.676      ;
; 0.526  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.678      ;
; 0.528  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.680      ;
; 0.530  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.682      ;
; 0.530  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.682      ;
; 0.531  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.683      ;
; 0.548  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.552  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.704      ;
; 0.554  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.707      ;
; 0.562  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.567  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.719      ;
; 0.593  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.745      ;
; 0.595  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.747      ;
; 0.599  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.751      ;
; 0.637  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.789      ;
; 0.639  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.791      ;
; 0.641  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.793      ;
; 0.643  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.797      ;
; 0.646  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.798      ;
; 0.670  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.822      ;
; 0.675  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.827      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst      ; inst    ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst2     ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; inst      ; inst2   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.389      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst|clk                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; 2.678 ; 2.678 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; -2.429 ; -2.429 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 3.839 ; 3.839 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 3.828 ; 3.828 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 3.852 ; 3.852 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 3.720 ; 3.720 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 3.403 ; 3.403 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 3.739 ; 3.739 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 3.705 ; 3.705 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 3.703 ; 3.703 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 3.666 ; 3.666 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 3.687 ; 3.687 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 3.584 ; 3.584 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 3.403 ; 3.403 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 3.574 ; 3.574 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 3.569 ; 3.569 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.765 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                     ; -0.764 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.765 ; -2.150 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.447 ; -2.184 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst4|inst7                             ; 0.250  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -9.629 ; -6.892 ; 0.0      ; 0.0     ; -30.38              ;
;  clk                                                     ; -3.739 ; -2.558 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -4.294 ; -2.150 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.596 ; -2.184 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst4|inst7                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; -2.000              ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; 4.907 ; 4.907 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst4|inst7 ; -2.429 ; -2.429 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 6.992 ; 6.992 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 6.946 ; 6.946 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 6.976 ; 6.976 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 6.740 ; 6.740 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 5.998 ; 5.998 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 6.731 ; 6.731 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 6.691 ; 6.691 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst4|inst7 ; 3.703 ; 3.703 ; Rise       ; clock_generator:inst4|inst7 ;
; q2        ; clock_generator:inst4|inst7 ; 3.666 ; 3.666 ; Rise       ; clock_generator:inst4|inst7 ;
; q3        ; clock_generator:inst4|inst7 ; 3.687 ; 3.687 ; Rise       ; clock_generator:inst4|inst7 ;
; q4        ; clock_generator:inst4|inst7 ; 3.584 ; 3.584 ; Rise       ; clock_generator:inst4|inst7 ;
; q5        ; clock_generator:inst4|inst7 ; 3.403 ; 3.403 ; Rise       ; clock_generator:inst4|inst7 ;
; q6        ; clock_generator:inst4|inst7 ; 3.574 ; 3.574 ; Rise       ; clock_generator:inst4|inst7 ;
; q7        ; clock_generator:inst4|inst7 ; 3.569 ; 3.569 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 18 19:36:25 2015
Info: Command: quartus_sta Lab11step2 -c Lab11step2
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11step2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|inst7 clock_generator:inst4|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst102|inst10 clock_generator:inst4|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst101|inst10 clock_generator:inst4|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.765
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.765        -4.294 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.764        -3.739 clk 
    Info (332119):    -0.447        -1.596 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.250         0.000 clock_generator:inst4|inst7 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 clk 
    Info (332119):    -2.184        -2.184 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.150        -2.150 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst4|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst4|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.181         0.000 clk 
    Info (332119):     0.205         0.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):     0.329         0.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.643         0.000 clock_generator:inst4|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -1.599 clk 
    Info (332119):    -1.345        -1.345 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.319        -1.319 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst4|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst4|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Wed Nov 18 19:36:27 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


