idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup MSI-X Table entries
wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
wr hqm_msix_mem.msg_data[0]    0xa11c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
wr hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
wr hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
wr hqm_msix_mem.msg_data[3]    0x1ce1cebb
wr hqm_msix_mem.vector_ctrl[3] 0x00000000
rd hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
rd hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
rd hqm_msix_mem.msg_data[0]    0xa11c0ded
rd hqm_msix_mem.vector_ctrl[0] 0x00000000
rd hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
rd hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
rd hqm_msix_mem.msg_data[3]    0x1ce1cebb
rd hqm_msix_mem.vector_ctrl[3] 0x00000000
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid QID_0:*

  vas 0  dir_qidv:QID_0=1 credit_cnt=4096

  dir pp QID_0  vas=0

  dir cq QID_0  cq_depth=4 gpa=sm

cfg_end

wr hqm_system_csr.sys_alarm_sb_ecc_int_enable 0xffffffff
