# vsim -c -voptargs="+acc" always_test -do "run -all" 
# Start time: 08:08:21 on Feb 27,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.always_test(fast)
# Loading work.test(fast)
# run -all
# @    0ns 0000
# @   16ns 0001
# @   20ns 0000
# @   24ns 0001
# @   28ns 0001
# @   36ns 0010
# @   40ns 0001
# @   44ns 0011
# @   48ns 0001
# @   52ns 0100
# @   56ns 0001
# ** Note: $finish    : ../../../rtl/verilog/alway_test.sv(56)
#    Time: 60 ns  Iteration: 0  Instance: /always_test
# End time: 08:08:21 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
