<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv_internal_types.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">riscv_internal_types.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv__internal__types_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*a Includes</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;include <span class="stringliteral">&quot;riscv.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*a Constants</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*v RISC-V 32-bit instruction decoding - see fig 2.3 RISC-V specification v2.1</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Constants for the RISC-V 32-bit instruction decoding</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#abf2b053e10ab294d94e1df728030e181">   30</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#abf2b053e10ab294d94e1df728030e181">riscv_i32_ones</a> = 0  <span class="stringliteral">&quot;Two bits of 1 for 32-bit encoded instructions&quot;</span>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a071a701d26ad914c27fcbfbf5ea5d319">   31</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#a071a701d26ad914c27fcbfbf5ea5d319">riscv_i32_opc</a>  = 2  <span class="stringliteral">&quot;Five bit field of opcode, for all types&quot;</span>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a883341658eb5edf6c5a62abe3994d6c3">   32</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#a883341658eb5edf6c5a62abe3994d6c3">riscv_i32_rd</a>   = 7  <span class="stringliteral">&quot;Five bit field of destination register for r/i/u/uj, imm for s/sb type&quot;</span>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa6d614288b16056c975866ec5b499826">   33</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#aa6d614288b16056c975866ec5b499826">riscv_i32_f3</a>   = 12 <span class="stringliteral">&quot;Three bit function field for r/i/s/sb, imm for u/uj type&quot;</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aaed3b1aa872501277b2b493a99f69a8c">   34</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#aaed3b1aa872501277b2b493a99f69a8c">riscv_i32_rs1</a>  = 15 <span class="stringliteral">&quot;Five bit source register 1 field for r/i/s/sb, imm for u/uj type&quot;</span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a190d82ae219fa17ca35d3c5d281f9538">   35</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#a190d82ae219fa17ca35d3c5d281f9538">riscv_i32_rs2</a>  = 20 <span class="stringliteral">&quot;Five bit source register 2 field for r/s/sb, imm for i/u/uj type&quot;</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a8ac927e759e52873a7484aace521edcc">   36</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#a8ac927e759e52873a7484aace521edcc">riscv_i32_f7</a>   = 25 <span class="stringliteral">&quot;Seven bit function field for r, imm for i/s/sb/u/uj type&quot;</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad725d3ae50f71c9e29a02ce2aaed771f">   37</a></span>&#160;constant integer <a class="code" href="riscv__internal__types_8h.html#ad725d3ae50f71c9e29a02ce2aaed771f">riscv_i32_f12</a>  = 20 <span class="stringliteral">&quot;Twelve bit function/immediage field for i type&quot;</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*a RISC-V ABI register names */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933">   40</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[5] {</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a59785ed27c8547981a14010ca0dd2155">   41</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a59785ed27c8547981a14010ca0dd2155">riscv_abi_zero</a> = 0,</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a3acf9e0f3db6319f712049cffe819395">   42</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a3acf9e0f3db6319f712049cffe819395">riscv_abi_link</a> = 1,</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933ac706fc8aee5cabc9bdf84288fd8e64b8">   43</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933ac706fc8aee5cabc9bdf84288fd8e64b8">riscv_abi_sp</a>   = 2</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933">t_riscv_abi</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/*a RISC-V instruction decode types */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*t t_riscv_opc (I32) enumeration - from inst[5;2] - see table 19.1 in RISC-V spec v2.2</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300">   49</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[5] {</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a8ca0d25496f2069a09983a5d6f779a14">   50</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a8ca0d25496f2069a09983a5d6f779a14">riscv_opc_load</a>     =  0, <span class="comment">// rv32i (lb, lh, lw, lbu, lhu); rv64i (lwu, ld)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a600ac3ba421c84f0dd73ddcb49574fcc">   51</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a600ac3ba421c84f0dd73ddcb49574fcc">riscv_opc_load_fp</a>  =  1, <span class="comment">// rv32f (flw)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300aa4d9d245e380c337ecab7c05cbcd0ccb">   52</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300aa4d9d245e380c337ecab7c05cbcd0ccb">riscv_opc_custom_0</a> =  2,</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a00579cf9e2da3ac07527c0e56e345844">   53</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a00579cf9e2da3ac07527c0e56e345844">riscv_opc_misc_mem</a> =  3, <span class="comment">// rv32i (fence, fence.i)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af85bf5f27699b3f42645dbdc5b885971">   54</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af85bf5f27699b3f42645dbdc5b885971">riscv_opc_op_imm</a>   =  4, <span class="comment">// rv32i (addi, slti, sltiu, xori, ori, andi); rv64i (slli, srli, srai)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ada0673cafb8958dbad32dc83586a6ee0">   55</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ada0673cafb8958dbad32dc83586a6ee0">riscv_opc_auipc</a>    =  5, <span class="comment">// rv32i (auipc)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a60b5aed8b6ac95baed962203d72e9f8a">   56</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a60b5aed8b6ac95baed962203d72e9f8a">riscv_opc_op_imm32</a> =  6, <span class="comment">// rv64i (addiw, slliw, srliw, sraiw)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a393766224d5212a8a28aadc1bf44620d">   57</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a393766224d5212a8a28aadc1bf44620d">riscv_opc_store</a>    =  8, <span class="comment">// rv32i (sb, sh, sw); rv64i (sd)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a37d860f997f155dbaab992d49430afd0">   58</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a37d860f997f155dbaab992d49430afd0">riscv_opc_store_fp</a> =  9, <span class="comment">// rv32f (fsw)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a6b53df1a19a9f2b3bf03492b062be639">   59</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a6b53df1a19a9f2b3bf03492b062be639">riscv_opc_custom_1</a> = 10, </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a49bff7f3ad35ca3e07d34eede4f646f6">   60</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a49bff7f3ad35ca3e07d34eede4f646f6">riscv_opc_amo</a>      = 11, <span class="comment">// rv32a (lr.w, sc.w, amoswap.w, amoadd.w, amoxor.w, amoand.w, amoor.w, amomin.w, amomax.w, amomaxu.w) (+rv64a)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1fe754edcab2a4aae567ac3c1a08bfe2">   61</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1fe754edcab2a4aae567ac3c1a08bfe2">riscv_opc_op</a>       = 12, <span class="comment">// rv32i (add, sub, sll, slt, sltu, xor, srl, sra, or, and); rv32m (mul, mulh, mulhsu, mulhu, div, divu, rem, remu)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9ac4253a3992d1dbe359f86a735eb6bb">   62</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9ac4253a3992d1dbe359f86a735eb6bb">riscv_opc_lui</a>      = 13, <span class="comment">// rv32i</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300afc4f51df62c44fe03691bfaa9846deb0">   63</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300afc4f51df62c44fe03691bfaa9846deb0">riscv_opc_op32</a>     = 14, <span class="comment">// rv64i (addw, subw, sllw, srlw, sraw)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a14dddcdec7c652cfca8dec2489de6e78">   64</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a14dddcdec7c652cfca8dec2489de6e78">riscv_opc_madd</a>     = 16, <span class="comment">// rv32f (fmadd.s)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a46d6b76e87cf48783aeb2a11c54f7a59">   65</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a46d6b76e87cf48783aeb2a11c54f7a59">riscv_opc_msub</a>     = 17, <span class="comment">// rv32f (fmsub.s)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a0b2623f6c04e8f6cd397f6a7a7ca3ec0">   66</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a0b2623f6c04e8f6cd397f6a7a7ca3ec0">riscv_opc_nmsub</a>    = 18, <span class="comment">// rv32f (fnmsub.s)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a07f3b6416df7b2e3b6e220f28cef4c4b">   67</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a07f3b6416df7b2e3b6e220f28cef4c4b">riscv_opc_nmadd</a>    = 19, <span class="comment">// rv32f (fnmadd.s)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af301851f0a3e2913f118db98ba5ca94a">   68</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af301851f0a3e2913f118db98ba5ca94a">riscv_opc_op_fp</a>    = 20, <span class="comment">// rv32f (fadd.s, fsub.s, fmul.s, fdiv.s, fsqrt.s, fsgnj.s, fsgnjn.s, fsgnjx.s, fmin.s, ... fmv.s.x)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a16e8a0c562973a1833fe915d4ea9177e">   69</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a16e8a0c562973a1833fe915d4ea9177e">riscv_opc_resvd_0</a>  = 21,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ae4c1e0c6367f19ead8f9281295d35e37">   70</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ae4c1e0c6367f19ead8f9281295d35e37">riscv_opc_custom_2</a> = 22,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a63fa72ed2f7aeee3bc38df9225ca9376">   71</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a63fa72ed2f7aeee3bc38df9225ca9376">riscv_opc_branch</a>   = 24, <span class="comment">// rv32i (beq, bne, blt, bge, bltu, bgeu)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9a2c33a3fc308554a08e1729c312d757">   72</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9a2c33a3fc308554a08e1729c312d757">riscv_opc_jalr</a>     = 25, <span class="comment">// rv32i (jalr)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ad1edf56daa9476c14795e6e393ed87a5">   73</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ad1edf56daa9476c14795e6e393ed87a5">riscv_opc_resvd_1</a>  = 26,</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300adf2f38378aec633d9e8643a560c20929">   74</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300adf2f38378aec633d9e8643a560c20929">riscv_opc_jal</a>      = 27, <span class="comment">// rv32i (jal)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a08856c03eea1f38b4c379bd7e07bcc81">   75</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a08856c03eea1f38b4c379bd7e07bcc81">riscv_opc_system</a>   = 28, <span class="comment">// rv32i (ecall, ebreak, csrrw, csrrs, csrrc, csrrwi, csrrsi, csrrci)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1360d67284c5548bc16dda1b17c0ce85">   76</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1360d67284c5548bc16dda1b17c0ce85">riscv_opc_resvd_2</a>  = 29,</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a4829c8380ec60111eed17bd760761843">   77</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a4829c8380ec60111eed17bd760761843">riscv_opc_custom_3</a> = 30</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300">t_riscv_opc_rv32</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/*t t_riscv_opcc (I32C) enumeration</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918">   82</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a1181243d9557390547f7a3799198f2b8">   83</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a1181243d9557390547f7a3799198f2b8">riscv_opcc0_addi4spn</a> =  0,</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a32f5fb2581e2c392fe63dd283280f4a3">   84</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a32f5fb2581e2c392fe63dd283280f4a3">riscv_opcc0_lw</a>       =  2,</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ae1acec384afa8f19e34367598fafcdb4">   85</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ae1acec384afa8f19e34367598fafcdb4">riscv_opcc0_sw</a>       =  6,</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aecab371e2470cea4b1f9e8e1fdbe7cda">   86</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aecab371e2470cea4b1f9e8e1fdbe7cda">riscv_opcc1_addi</a>     =  0,</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a75ba3b0d45eb8bd9556a1caf0c8b94df">   87</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a75ba3b0d45eb8bd9556a1caf0c8b94df">riscv_opcc1_jal</a>      =  1,</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a6f32751b6386129737ad21fda7353306">   88</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a6f32751b6386129737ad21fda7353306">riscv_opcc1_li</a>       =  2,</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aade5d46e2822be54a2da0a636884cd0e">   89</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aade5d46e2822be54a2da0a636884cd0e">riscv_opcc1_lui</a>      =  3,</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ac3e3fd97079e674bd74d7a38c7f72a07">   90</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ac3e3fd97079e674bd74d7a38c7f72a07">riscv_opcc1_arith</a>    =  4,</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a60d76c80b7ee8166295de810595f1d48">   91</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a60d76c80b7ee8166295de810595f1d48">riscv_opcc1_j</a>        =  5,</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a2655931d52bd7c9ca3027c43a340a0f3">   92</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a2655931d52bd7c9ca3027c43a340a0f3">riscv_opcc1_beqz</a>     =  6,</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad136c60bb8a30c52d9bf9465738c5a34">   93</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad136c60bb8a30c52d9bf9465738c5a34">riscv_opcc1_bnez</a>     =  7,</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad3e178e5f36ac93fcc0341b42d583a37">   94</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad3e178e5f36ac93fcc0341b42d583a37">riscv_opcc2_slli</a>     =  0,</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a27e7405a35b548def09dd2ab96f14d07">   95</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a27e7405a35b548def09dd2ab96f14d07">riscv_opcc2_lwsp</a>     =  2,</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aec4aa6b7f5b4a0a5445e7af14db2608b">   96</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aec4aa6b7f5b4a0a5445e7af14db2608b">riscv_opcc2_misc_alu</a> =  4,</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918af144237e486ebec88da8a8e95c5925a7">   97</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918af144237e486ebec88da8a8e95c5925a7">riscv_opcc2_swsp</a>     =  6,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918">t_riscv_opc_rv32c</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/*t t_riscv_f12- see RISC-V spec 2.1 table 9.2</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539">  103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[12] {</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af090c348ce4a3a64637b85c50c012a3b">  104</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af090c348ce4a3a64637b85c50c012a3b">riscv_f12_ecall</a>   = 12h0, <span class="comment">// originally scall</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539ae3d99b2a6f11a02fab6f38c7c624bcd7">  105</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539ae3d99b2a6f11a02fab6f38c7c624bcd7">riscv_f12_ebreak</a>  = 12h1, <span class="comment">// originally sbreak</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539abd8e351d960977ae8aa9d2fcf07415cc">  107</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539abd8e351d960977ae8aa9d2fcf07415cc">riscv_f12_mret</a>  = 12h302, <span class="comment">// from RISC-V privileged spec</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af670c99b793de7735cf0d573596c28b6">  108</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af670c99b793de7735cf0d573596c28b6">riscv_f12_mwfi</a>  = 12h105, <span class="comment">// from RISC-V privileged spec</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539">t_riscv_system_f12</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/*t t_riscv_f3_alu</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecf">  114</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa016b5c0e3e7e839efd95d3bef8e70280">  115</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa016b5c0e3e7e839efd95d3bef8e70280">riscv_f3_addsub</a> = 0, <span class="comment">// sub has f7[5] set, add has it clear</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa3ccc8ee69d0a92ebd1d127617ed19a98">  116</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa3ccc8ee69d0a92ebd1d127617ed19a98">riscv_f3_sll</a>    = 1,</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa4b20bb3cd62223622e3ba939088c174e">  117</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa4b20bb3cd62223622e3ba939088c174e">riscv_f3_slt</a>    = 2,</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfaac6ee17d50eb69e10001c899d2c995c9">  118</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfaac6ee17d50eb69e10001c899d2c995c9">riscv_f3_sltu</a>   = 3,</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa7fbc31600ca3964dd1f0e9d437fba34e">  119</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa7fbc31600ca3964dd1f0e9d437fba34e">riscv_f3_xor</a>    = 4,</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa6350ca1ea985db4c33cc3d497fa00c2c">  120</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa6350ca1ea985db4c33cc3d497fa00c2c">riscv_f3_srlsra</a> = 5, <span class="comment">// sra has f7[5] set, srl has it clear</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa2dae041ac257ba9ac31efe2a1c134960">  121</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa2dae041ac257ba9ac31efe2a1c134960">riscv_f3_or</a>     = 6,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa08107e47212ec3cae1565473e60132c7">  122</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa08107e47212ec3cae1565473e60132c7">riscv_f3_and</a>    = 7,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecf">t_riscv_f3_alu</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/*t t_riscv_f3_muldiv</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69f">  127</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa4819eee1b772d00316f10e7b12b97303">  128</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa4819eee1b772d00316f10e7b12b97303">riscv_f3_mul</a>    = 0,</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faac49aed63f95e7b125225aeaa143b68c">  129</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faac49aed63f95e7b125225aeaa143b68c">riscv_f3_mulh</a>   = 1,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa51c78b6a237eba0573889664f88c932d">  130</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa51c78b6a237eba0573889664f88c932d">riscv_f3_mulhsu</a> = 2,</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa9c19d20845e117468a68d60084ea0836">  131</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa9c19d20845e117468a68d60084ea0836">riscv_f3_mulhu</a>  = 3,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8da7d9af7daa5f2e5b515e786c17144f">  132</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8da7d9af7daa5f2e5b515e786c17144f">riscv_f3_div</a>    = 4,</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa211e50054132d381dec136f83e6bb924">  133</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa211e50054132d381dec136f83e6bb924">riscv_f3_divu</a>   = 5,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faa811c890638e5095110f8dc9e3e84ecb">  134</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faa811c890638e5095110f8dc9e3e84ecb">riscv_f3_rem</a>    = 6,</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8b8e94c3d00e0572485f6272ca2a36d6">  135</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8b8e94c3d00e0572485f6272ca2a36d6">riscv_f3_remu</a>   = 7</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69f">t_riscv_f3_muldiv</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*t t_riscv_f3_branch</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57f">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa2525185655294da4b1efd2d391866fdd">  141</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa2525185655294da4b1efd2d391866fdd">riscv_f3_beq</a>  = 0,</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa751c0fb296e073796a19fbd89e14b27f">  142</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa751c0fb296e073796a19fbd89e14b27f">riscv_f3_bne</a>  = 1,</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa868ae67eec148a9fc7333f7bc07b388f">  143</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa868ae67eec148a9fc7333f7bc07b388f">riscv_f3_blt</a>  = 4,</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fadc8a58f99de61f20b495e4a7487a071b">  144</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fadc8a58f99de61f20b495e4a7487a071b">riscv_f3_bge</a>  = 5,</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa6c1638cb4c4a84826640a33b660d946d">  145</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa6c1638cb4c4a84826640a33b660d946d">riscv_f3_bltu</a> = 6,</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa9ca1d2d35c5640e1d62addde9cf28ac3">  146</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa9ca1d2d35c5640e1d62addde9cf28ac3">riscv_f3_bgeu</a> = 7</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57f">t_riscv_f3_branch</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/*t t_riscv_f3_load</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1">  151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1aabf554a289b7feddd64a3276c0676487">  152</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1aabf554a289b7feddd64a3276c0676487">riscv_f3_lb</a>  = 0,</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a6b85651bdbc57b848d85097ce8062d89">  153</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a6b85651bdbc57b848d85097ce8062d89">riscv_f3_lh</a>  = 1,</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a0f774b303e7d2d788dd4b898e6a1eaaf">  154</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a0f774b303e7d2d788dd4b898e6a1eaaf">riscv_f3_lw</a>  = 2,</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a3ee6999b6a7ace67c3baaf78466cb40b">  155</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a3ee6999b6a7ace67c3baaf78466cb40b">riscv_f3_lbu</a> = 4,</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a8d7469139ccee86fff18ef82909de982">  156</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a8d7469139ccee86fff18ef82909de982">riscv_f3_lhu</a> = 5,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1">t_riscv_f3_load</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*t t_riscv_f3_store</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0">  161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0a1f95d90b707454deb43d561bbcf23964">  162</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0a1f95d90b707454deb43d561bbcf23964">riscv_f3_sb</a>  = 0,</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0ad0ac5977fa6824e6d2189bf9054f6d26">  163</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0ad0ac5977fa6824e6d2189bf9054f6d26">riscv_f3_sh</a>  = 1,</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0af95840fb11830b9c26c77e73b3105777">  164</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0af95840fb11830b9c26c77e73b3105777">riscv_f3_sw</a>  = 2,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0">t_riscv_f3_store</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*t t_riscv_f3_misc_mem</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5">  169</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5a57e02dba4c91edbe414b77c3702db2a8">  170</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5a57e02dba4c91edbe414b77c3702db2a8">riscv_f3_fence</a>   = 0,</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5aca8f7165a489fa62715bd1aaf33a56e5">  171</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5aca8f7165a489fa62715bd1aaf33a56e5">riscv_f3_fence_i</a> = 1,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5">t_riscv_f3_misc_mem</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*t t_riscv_f3_system</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8f">  176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa3bbd923e0915c8ef90f0d26a5d7f89a8">  177</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa3bbd923e0915c8ef90f0d26a5d7f89a8">riscv_f3_privileged</a> = 0,</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa9047248ea58c82443179689447dfdee2">  178</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa9047248ea58c82443179689447dfdee2">riscv_f3_csrrw</a> = 1,</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa79db34263acce1cd80c92c4f94dc3844">  179</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa79db34263acce1cd80c92c4f94dc3844">riscv_f3_csrrs</a> = 2,</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fab2e7d544d1d6cd4525f4e0835e9e49d0">  180</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fab2e7d544d1d6cd4525f4e0835e9e49d0">riscv_f3_csrrc</a> = 3,</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8faae553b83df8bc01e7ad6222c9e88f504">  181</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8faae553b83df8bc01e7ad6222c9e88f504">riscv_f3_csrrwi</a> = 5,</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa0f4f7e8c277662e05b15bda78f894e61">  182</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa0f4f7e8c277662e05b15bda78f894e61">riscv_f3_csrrsi</a> = 6,</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa707fdf336fa01a98a845c2b38908b90f">  183</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa707fdf336fa01a98a845c2b38908b90f">riscv_f3_csrrci</a> = 7,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8f">t_riscv_f3_system</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/*t t_riscv_mem_width */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[2] {</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a725282723fc90df1ba7fd96e193730cc">  188</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a725282723fc90df1ba7fd96e193730cc">mw_byte</a>,</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988abbba388f83ea7e81fc463e87ff3a450c">  189</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988abbba388f83ea7e81fc463e87ff3a450c">mw_half</a>,</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a13d1ce8cecce4a9abf546832d9b8b5a2">  190</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a13d1ce8cecce4a9abf546832d9b8b5a2">mw_word</a></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988">t_riscv_mem_width</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*t t_riscv_op - RISC-V decoded instruction operation class */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[4] {</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a2decc73c332707e1ecd149e5e1304da4">  195</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a2decc73c332707e1ecd149e5e1304da4">riscv_op_branch</a>,</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ab4e04093477381fc8ee0a238720f4978">  196</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ab4e04093477381fc8ee0a238720f4978">riscv_op_jal</a>,</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3aec7e7782fd53166c22de78c5fe645ae2">  197</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3aec7e7782fd53166c22de78c5fe645ae2">riscv_op_jalr</a>,</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a9602fb95d344dfcee7f45ecabaa52f05">  198</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a9602fb95d344dfcee7f45ecabaa52f05">riscv_op_system</a>,</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a01ea7c08ff9660bce5b880ae35ae9fb5">  199</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a01ea7c08ff9660bce5b880ae35ae9fb5">riscv_op_csr</a>,</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a13e5ea9fe5ee05a3ee54fa634f2c2573">  200</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a13e5ea9fe5ee05a3ee54fa634f2c2573">riscv_op_misc_mem</a>,</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad80364d6dfba4aa8306e1d29b6729a05">  201</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad80364d6dfba4aa8306e1d29b6729a05">riscv_op_load</a>,</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a6d3da1063ea857a7625855fa19c15893">  202</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a6d3da1063ea857a7625855fa19c15893">riscv_op_store</a>,</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3af0079a01d8017336b4d2fb2953b126e4">  203</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3af0079a01d8017336b4d2fb2953b126e4">riscv_op_alu</a>,</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad44489e5fd3887af4bf832c8f0d48ab8">  204</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad44489e5fd3887af4bf832c8f0d48ab8">riscv_op_muldiv</a>,</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ae532809a7834dabd6130571c8c73bb9d">  205</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ae532809a7834dabd6130571c8c73bb9d">riscv_op_auipc</a>,</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3abe8958326ffb884da3962301e720d422">  206</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3abe8958326ffb884da3962301e720d422">riscv_op_lui</a>,</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a70ceff3711c3c519d83c1b7338b91d3e">  207</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a70ceff3711c3c519d83c1b7338b91d3e">riscv_op_ext</a>, <span class="comment">// for custom extensions</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a489bf67e999e90f2eb31a7880fa0a29f">  208</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a489bf67e999e90f2eb31a7880fa0a29f">riscv_op_illegal</a></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3">t_riscv_op</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*t t_riscv_subop - RISC-V decoded instruciton operation class */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303c">  212</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[4] {</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab89d7031402221f98352366378cac873">  213</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab89d7031402221f98352366378cac873">riscv_subop_valid</a>=0, <span class="comment">// for op==illegal, really - means op==invalid is sufficient for illegal op</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caa1047f81f36b85dcf812c6669126b571">  214</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caa1047f81f36b85dcf812c6669126b571">riscv_subop_illegal</a> = 0xf, <span class="comment">// for many of the ops...</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6d871a226029d5235c54bda8477bd6be">  216</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6d871a226029d5235c54bda8477bd6be">riscv_subop_beq</a>=0, <span class="comment">// same as rvi_branch_f3</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9975baa3ecd48cb54174823985486928">  217</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9975baa3ecd48cb54174823985486928">riscv_subop_bne</a>=1, </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad2bf9fca1c968e2a2848a79c8e92c18d">  218</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad2bf9fca1c968e2a2848a79c8e92c18d">riscv_subop_blt</a>=2, </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caedfc29056a24c7dca1533b2728356a3d">  219</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caedfc29056a24c7dca1533b2728356a3d">riscv_subop_bge</a>=3, </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3a2269972499f6110d05a97790177586">  220</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3a2269972499f6110d05a97790177586">riscv_subop_bltu</a>=4, </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad9ed6bcfae0ed8e6eaec8102d397df90">  221</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad9ed6bcfae0ed8e6eaec8102d397df90">riscv_subop_bgeu</a>=5, </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca088f025fbfba3c824253a027f3c1af8a">  223</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca088f025fbfba3c824253a027f3c1af8a">riscv_subop_add</a>    = 0, <span class="comment">// same as riscv_op_f3, with bit[3] as the &#39;extra&#39; ops</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac86e44198ebd0b38401f604f77c5052a">  224</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac86e44198ebd0b38401f604f77c5052a">riscv_subop_sub</a>    = 0+8,</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca8f5f501ee613650a81f339b1081c5d06">  225</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca8f5f501ee613650a81f339b1081c5d06">riscv_subop_sll</a>    = 1,</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca53773df1fd70e6c2832f3dabac70394b">  226</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca53773df1fd70e6c2832f3dabac70394b">riscv_subop_slt</a>    = 2,</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca454d1741351265227b9ccb944ba5306d">  227</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca454d1741351265227b9ccb944ba5306d">riscv_subop_sltu</a>   = 3,</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9abb371756de123cf5bec981ddeb2623">  228</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9abb371756de123cf5bec981ddeb2623">riscv_subop_xor</a>    = 4,</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4f6aa781c497ac6598ce9f0b50ff6e25">  229</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4f6aa781c497ac6598ce9f0b50ff6e25">riscv_subop_srl</a>    = 5,</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3c65a9f0d5c93321d3b72bf8b2c261de">  230</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3c65a9f0d5c93321d3b72bf8b2c261de">riscv_subop_sra</a>    = 5+8,</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac06648748dbea24956ca8d68d74f650c">  231</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac06648748dbea24956ca8d68d74f650c">riscv_subop_or</a>     = 6,</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7e0e3d47c5d5f420fdd19f6c1223d1ba">  232</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7e0e3d47c5d5f420fdd19f6c1223d1ba">riscv_subop_and</a>    = 7,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5cd01a3986eb2985edc1c447eaeefd6c">  234</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5cd01a3986eb2985edc1c447eaeefd6c">riscv_subop_mull</a>     = 0, <span class="comment">// same as riscv_op_f3</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caba3269944a4c524946875a3d1773a090">  235</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caba3269944a4c524946875a3d1773a090">riscv_subop_mulhss</a>   = 1,</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1896c0f35e133000d447b763dce0bc42">  236</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1896c0f35e133000d447b763dce0bc42">riscv_subop_mulhsu</a>   = 2,</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caed4883a1ddff835c4f7c8a851e27437a">  237</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caed4883a1ddff835c4f7c8a851e27437a">riscv_subop_mulhu</a>    = 3,</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7c0b1db0c6fb0f39ba36d7c46a96502a">  238</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7c0b1db0c6fb0f39ba36d7c46a96502a">riscv_subop_divs</a>     = 4,</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad6c7953f6ff9986c4e900403c760fc52">  239</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad6c7953f6ff9986c4e900403c760fc52">riscv_subop_divu</a>     = 5,</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca04521abfe2633eb60fa25d11bbc50eb4">  240</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca04521abfe2633eb60fa25d11bbc50eb4">riscv_subop_rems</a>     = 6,</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab5b23819947c7a7a8252bcb474385eec">  241</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab5b23819947c7a7a8252bcb474385eec">riscv_subop_remu</a>     = 7,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9b41f96676b754840950acd61a71c0ec">  243</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9b41f96676b754840950acd61a71c0ec">riscv_subop_lb</a>  = 0, <span class="comment">// same as rvi_f3_load</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca280d6a16f389e5e15d18d7fb4aeff2e4">  244</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca280d6a16f389e5e15d18d7fb4aeff2e4">riscv_subop_lh</a>  = 1,</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caec19e0fce93a48ad54977f78e528df51">  245</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caec19e0fce93a48ad54977f78e528df51">riscv_subop_lw</a>  = 2,</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1b37c068c368d4aa39554b4203f4ee7c">  246</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1b37c068c368d4aa39554b4203f4ee7c">riscv_subop_lbu</a> = 4,</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5b267e85ecfa949ea802fa9f93592e00">  247</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5b267e85ecfa949ea802fa9f93592e00">riscv_subop_lhu</a> = 5,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca309a21c4968c35d902fabc7de80930df">  249</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca309a21c4968c35d902fabc7de80930df">riscv_subop_sb</a>  = 0, <span class="comment">// same as rvi_f3_store</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cacd246f907ec604ce0b37e985fd8c103b">  250</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cacd246f907ec604ce0b37e985fd8c103b">riscv_subop_sh</a>  = 1,</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca01ecc557ed672f626ba6a47e15e711d9">  251</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca01ecc557ed672f626ba6a47e15e711d9">riscv_subop_sw</a>  = 2,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6118fc78aa68082556ee250009361940">  253</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6118fc78aa68082556ee250009361940">riscv_subop_ecall</a>  = 0,</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cafbe671b7f3e566b49c0346fd6827b974">  254</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cafbe671b7f3e566b49c0346fd6827b974">riscv_subop_ebreak</a> = 1,</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca60cc44dbd5c4ee93cccdb49f64830540">  255</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca60cc44dbd5c4ee93cccdb49f64830540">riscv_subop_mret</a>   = 2,</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caf2a3d4b7b0f2fcbdb5b6654486515a78">  256</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caf2a3d4b7b0f2fcbdb5b6654486515a78">riscv_subop_mwfi</a>   = 3,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad96bef013ddedc5068aee0bc94e2eea5">  258</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad96bef013ddedc5068aee0bc94e2eea5">riscv_subop_fence</a>   = 0, <span class="comment">// to match riscv_op_f3</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4801233067304538fd4539b722bf8e76">  259</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4801233067304538fd4539b722bf8e76">riscv_subop_fence_i</a> = 1,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca220aca6acdc588f10231d17cae1d59ec">  261</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca220aca6acdc588f10231d17cae1d59ec">riscv_subop_csrrw</a>   = 1, <span class="comment">// to match riscv_op_f3</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3242997f2e195f16cddd006f83f57667">  262</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3242997f2e195f16cddd006f83f57667">riscv_subop_csrrs</a>   = 2,</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab25fca7b35b1bbcca1ec535ba7b45c39">  263</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab25fca7b35b1bbcca1ec535ba7b45c39">riscv_subop_csrrc</a>   = 3,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303c">t_riscv_subop</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/*t t_riscv_mcause</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * Non-interrupt MCAUSE reasons, from the spec</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1">  269</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[8] {</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a43a6210ef52d4a81e47a02ef9869b095">  270</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a43a6210ef52d4a81e47a02ef9869b095">riscv_mcause_instruction_misaligned</a> = 0,</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a6d1ebf76469e3858f1ef070ca986cbe6">  271</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a6d1ebf76469e3858f1ef070ca986cbe6">riscv_mcause_instruction_fault</a>      = 1,</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ae9cd7f849458f2eb10af299e10444bc5">  272</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ae9cd7f849458f2eb10af299e10444bc5">riscv_mcause_illegal_instruction</a>    = 2,</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ab9e916e63964eec26c654453271d52b5">  273</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ab9e916e63964eec26c654453271d52b5">riscv_mcause_breakpoint</a>             = 3,</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ac22575d381708389b89e6dbbbc67aa9f">  274</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ac22575d381708389b89e6dbbbc67aa9f">riscv_mcause_load_misaligned</a>        = 4,</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a66ed02ad194c364e2839839cc216a318">  275</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a66ed02ad194c364e2839839cc216a318">riscv_mcause_load_fault</a>             = 5,</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1acfeaec4f1ba0fe758581f73c9b4d6ad9">  276</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1acfeaec4f1ba0fe758581f73c9b4d6ad9">riscv_mcause_store_misaligned</a>       = 6,</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1aac3a130b8cbcf1bca8a99dfedc870198">  277</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1aac3a130b8cbcf1bca8a99dfedc870198">riscv_mcause_store_fault</a>            = 7,</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a97bef4856def322cd5dbbbe9b0e5970b">  278</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a97bef4856def322cd5dbbbe9b0e5970b">riscv_mcause_uecall</a>                 = 8,</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a65dcc32454579bf8dba019899071a0d1">  279</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a65dcc32454579bf8dba019899071a0d1">riscv_mcause_secall</a>                 = 9,</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a84bf5e9a53144344e2b40e87baaa4cfa">  280</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a84bf5e9a53144344e2b40e87baaa4cfa">riscv_mcause_hecall</a>                 = 10,</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a0fc691f0c4aa4bd7b0c26a5fa57c78f7">  281</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a0fc691f0c4aa4bd7b0c26a5fa57c78f7">riscv_mcause_mecall</a>                 = 11,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1">t_riscv_mcause</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/*t t_riscv_trap_cause</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62">  286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[4] {</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a48c753815150804d1a75d88e49e7062a">  287</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a48c753815150804d1a75d88e49e7062a">riscv_trap_cause_instruction_misaligned</a> = 0,</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62aa2b979ffe2c62ef122d1b4b4d3d55af1">  288</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62aa2b979ffe2c62ef122d1b4b4d3d55af1">riscv_trap_cause_instruction_fault</a>      = 1,</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62acafe34bdab41b0f59763daa764ee05ab">  289</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62acafe34bdab41b0f59763daa764ee05ab">riscv_trap_cause_illegal_instruction</a>    = 2,</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a115fda75d71bc23f1ba7f210971e490c">  290</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a115fda75d71bc23f1ba7f210971e490c">riscv_trap_cause_breakpoint</a>             = 3,</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a9cab4a3bb92721b6008df2d8bd37537b">  291</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a9cab4a3bb92721b6008df2d8bd37537b">riscv_trap_cause_load_misaligned</a>        = 4,</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62ac161c3f2bc6de79ce5535020ce705e22">  292</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62ac161c3f2bc6de79ce5535020ce705e22">riscv_trap_cause_load_fault</a>             = 5,</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a730239cbc46dadf07e2d1906e304bbc0">  293</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a730239cbc46dadf07e2d1906e304bbc0">riscv_trap_cause_store_misaligned</a>       = 6,</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a2d6aa7cac3f60a2f7127d2137430e0f8">  294</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a2d6aa7cac3f60a2f7127d2137430e0f8">riscv_trap_cause_store_fault</a>            = 7,</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a60a79b436ce02794c605ed3b2ef36de0">  295</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a60a79b436ce02794c605ed3b2ef36de0">riscv_trap_cause_uecall</a>                 = 8,</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62af30a19209eaae260f47d0a59685019f1">  296</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62af30a19209eaae260f47d0a59685019f1">riscv_trap_cause_secall</a>                 = 9,</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a7d355a03fe7ef71a7e686ce1dcaf6af7">  297</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a7d355a03fe7ef71a7e686ce1dcaf6af7">riscv_trap_cause_hecall</a>                 = 10,</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a34e3b194808c81a56b07ad34134aecde">  298</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a34e3b194808c81a56b07ad34134aecde">riscv_trap_cause_mecall</a>                 = 11,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62">t_riscv_trap_cause</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/*a CSR types */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*t t_riscv_csr_access_type</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2">  304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a3c0d38fad5dda19bf7a667fd8dfbbc68">  305</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a3c0d38fad5dda19bf7a667fd8dfbbc68">riscv_csr_access_none</a> = 0,</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a1b6fa1e65f95f1a6f387123a839b6161">  306</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a1b6fa1e65f95f1a6f387123a839b6161">riscv_csr_access_write</a> = 1,</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aa4ba3fe1d47aabe8ddcf22febc8aaa1f">  307</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aa4ba3fe1d47aabe8ddcf22febc8aaa1f">riscv_csr_access_read</a>  = 2,</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2af671c05f8820fc7aa3c52ca16dc18bee">  308</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2af671c05f8820fc7aa3c52ca16dc18bee">riscv_csr_access_rw</a>    = 3,</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aaaadaf540e70473912a60879812a2a7c">  309</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aaaadaf540e70473912a60879812a2a7c">riscv_csr_access_rs</a>    = 6,</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2ae0b23b9d2e5f17ed70f820a742f02185">  310</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2ae0b23b9d2e5f17ed70f820a742f02185">riscv_csr_access_rc</a>   =  7,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2">t_riscv_csr_access_type</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*t t_riscv_csr_access</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a000b8508e02405f4304c96be4e7d5c68">  316</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2">t_riscv_csr_access_type</a> <a class="code" href="riscv__internal__types_8h.html#a000b8508e02405f4304c96be4e7d5c68">access</a>;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a63043e2af3fcea40331f8c01ae85aa9e">  317</a></span>&#160;    bit[12]                 <a class="code" href="riscv__internal__types_8h.html#a63043e2af3fcea40331f8c01ae85aa9e">address</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/*t t_riscv_csr_data</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  322</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af4bd5800a40ce4e9fa701e756e1f8ca4">  323</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>    <a class="code" href="riscv__internal__types_8h.html#af4bd5800a40ce4e9fa701e756e1f8ca4">read_data</a>;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1e2086f41821cd034df868a355bc78a9">  324</a></span>&#160;    bit             <a class="code" href="riscv__internal__types_8h.html#a1e2086f41821cd034df868a355bc78a9">take_interrupt</a>;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a12e999a74610e2223a0ecf3d9aad1586">  325</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a>    interrupt_mode  <span class="stringliteral">&quot;Mode to enter if take_interrupt is asserted&quot;</span>;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa40d1fd793544513ab60c432a0743205">  326</a></span>&#160;    bit[4]          interrupt_cause <span class="stringliteral">&quot;From table 3.6 in RV priv space 1.10&quot;</span>;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a5c89079bc1e2315d3ff07e3ac6af34ef">  327</a></span>&#160;    bit             <a class="code" href="riscv__internal__types_8h.html#a5c89079bc1e2315d3ff07e3ac6af34ef">illegal_access</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__data">t_riscv_csr_data</a>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/*t t_riscv_csr_controls</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  332</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a0737932189dc25ebc123e70b7ad329c5">  333</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a> exec_mode <span class="stringliteral">&quot;Mode of instruction in the execution stage&quot;</span>;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a240c96067e2bafb7bd2fac12073dec24">  334</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a240c96067e2bafb7bd2fac12073dec24">retire</a>;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a5b7bc22c6e3d98ee5817242ab11eaf54">  335</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a5b7bc22c6e3d98ee5817242ab11eaf54">timer_inc</a>;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a139cebc75927848dc59080be7a44625d">  336</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a139cebc75927848dc59080be7a44625d">timer_clear</a>;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a0b01d006472514a79964e3cd94c7937e">  337</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a0b01d006472514a79964e3cd94c7937e">timer_load</a>;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a96504f4c934f77d2b974d7209af528a3">  338</a></span>&#160;    bit[64] <a class="code" href="riscv__internal__types_8h.html#a96504f4c934f77d2b974d7209af528a3">timer_value</a>;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ac6c9f6f558e33174205ba80148223247">  339</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#ac6c9f6f558e33174205ba80148223247">interrupt</a>;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3809ef0233b552c406d545fc218832d6">  340</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a3809ef0233b552c406d545fc218832d6">trap</a>;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7f8dbac3be38448bbaf68ac0a202c3ba">  341</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62">t_riscv_trap_cause</a> <a class="code" href="riscv__internal__types_8h.html#a7f8dbac3be38448bbaf68ac0a202c3ba">trap_cause</a>;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ac83f24318a4a8891a964e54936413552">  342</a></span>&#160;    bit[32] <a class="code" href="riscv__internal__types_8h.html#ac83f24318a4a8891a964e54936413552">trap_pc</a>;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a62021472509577b50735f4c65bbc884c">  343</a></span>&#160;    bit[32] <a class="code" href="riscv__internal__types_8h.html#a62021472509577b50735f4c65bbc884c">trap_value</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__controls">t_riscv_csr_controls</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/*t t_riscv_csr_addr</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> * RISC-V CSR addresses; the top bit indicates readable, next</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * writable; next two are the minimum privilege level to access</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * (00=user, 11=machine)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * From RISCV privileged spec v1.1</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75">  354</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[12] {</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a78b6acc03d523a95fd7b7302a3227df7">  355</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a78b6acc03d523a95fd7b7302a3227df7">CSR_ADDR_READWRITE_MASK</a>  = 12hc00,</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a15808cfe9c68c221b625e6006c845e20">  356</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a15808cfe9c68c221b625e6006c845e20">CSR_ADDR_READ_WRITE_A</a>    = 12h000,</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa02a8c635ae6f8f002d3c380fe47f203">  357</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa02a8c635ae6f8f002d3c380fe47f203">CSR_ADDR_READ_WRITE_B</a>    = 12h400,</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a10b14e3c7ee746b01fca5866eb41191b">  358</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a10b14e3c7ee746b01fca5866eb41191b">CSR_ADDR_READ_WRITE_C</a>    = 12h800,</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af67a361af3638479761f4186122be4b3">  359</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af67a361af3638479761f4186122be4b3">CSR_ADDR_READ_ONLY</a>       = 12hC00,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a8a0e45e04b24d7fa0a3dbf2097ee5e1f">  361</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a8a0e45e04b24d7fa0a3dbf2097ee5e1f">CSR_ADDR_MODE_MASK</a>       = 12h300,</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa6137c28353b783fc4071266cadce448">  362</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa6137c28353b783fc4071266cadce448">CSR_ADDR_USER_MODE</a>       = 12h000,</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a62ff1c272d51592b7d87b07c3f0bae70">  363</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a62ff1c272d51592b7d87b07c3f0bae70">CSR_ADDR_SUPERVISOR_MODE</a> = 12h100,</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a2328f5dd7b9cc0b6aa11902f0e746b92">  364</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a2328f5dd7b9cc0b6aa11902f0e746b92">CSR_ADDR_HYPERVISOR_MODE</a> = 12h200,</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aef467f74fd0348534d44d18e75959c47">  365</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aef467f74fd0348534d44d18e75959c47">CSR_ADDR_MACHINE_MODE</a>    = 12h300,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="comment">// Read-write registers accessible from user mode (if provided)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a168327302f20233912bd6f1f97b8ecff">  368</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a168327302f20233912bd6f1f97b8ecff">CSR_ADDR_USTATUS</a>   = 12h000  <span class="stringliteral">&quot;User status register, optional&quot;</span>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">// 1, 2, 3 are floating point (fflags, frm, fcsr)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a4a5dc02fadd9c667a66fa914e531bcdf">  370</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a4a5dc02fadd9c667a66fa914e531bcdf">CSR_ADDR_UIE</a>       = 12h004  <span class="stringliteral">&quot;User interrupt enable register, optional&quot;</span>,</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae7adc49be45ca1a6dfafd12ad596e521">  371</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae7adc49be45ca1a6dfafd12ad596e521">CSR_ADDR_UTVEC</a>     = 12h005  <span class="stringliteral">&quot;User trap handler base register, optional&quot;</span>,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae92821cc3c97c012f6ebb0d4f333b0e7">  373</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae92821cc3c97c012f6ebb0d4f333b0e7">CSR_ADDR_USCRATCH</a>  = 12h040  <span class="stringliteral">&quot;Scratch register for user trap handlers, only if user mode provided&quot;</span>,</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a72b199d78bba36988951ef696c9e921c">  374</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a72b199d78bba36988951ef696c9e921c">CSR_ADDR_UEPC</a>      = 12h041  <span class="stringliteral">&quot;User exception program counter, only if user mode provided&quot;</span>,</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a30633cc89683efa30e6b1d83574357e7">  375</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a30633cc89683efa30e6b1d83574357e7">CSR_ADDR_UCAUSE</a>    = 12h042  <span class="stringliteral">&quot;User trap cause register, only if user mode provided&quot;</span>,</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aae8aee1ed9b93fed4abedd73b8b2ed8a">  376</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aae8aee1ed9b93fed4abedd73b8b2ed8a">CSR_ADDR_UTVAL</a>     = 12h043  <span class="stringliteral">&quot;User trap value register, only if user mode provided&quot;</span>,</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9a050e77a7615ad591ded184a6bc1e92">  377</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9a050e77a7615ad591ded184a6bc1e92">CSR_ADDR_UIP</a>       = 12h044  <span class="stringliteral">&quot;User interrupt pending register, only if user mode interrupts provided&quot;</span>,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// Read-only registers accessible from user mode</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa0ed05acded10d4e9cf1e026810269b0">  380</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa0ed05acded10d4e9cf1e026810269b0">CSR_ADDR_CYCLE</a>     = 12hC00  <span class="stringliteral">&quot;Required register for RV32I, low 32-bits of cycle counter&quot;</span>,</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae6830d6e0bec53bc5757f18d30af94a2">  381</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae6830d6e0bec53bc5757f18d30af94a2">CSR_ADDR_TIME</a>      = 12hC01  <span class="stringliteral">&quot;Required register for RV32I, low 32-bits of wall-clock timer&quot;</span>,</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9549cccc4891452468437beb5b2dfa30">  382</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9549cccc4891452468437beb5b2dfa30">CSR_ADDR_INSTRET</a>   = 12hC02  <span class="stringliteral">&quot;Required register for RV32I, low 32-bits of instructions retired counter&quot;</span>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="comment">// c03 to c1f are more high performance counters if required</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad592afa31138febbe5cf4dbb78604a5c">  384</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad592afa31138febbe5cf4dbb78604a5c">CSR_ADDR_CYCLEH</a>    = 12hC80  <span class="stringliteral">&quot;Required register for RV32I, high 32-bits of cycle counter - may be implemented in software with a trap&quot;</span>,</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aad6c4d2e844752a40ab5a1b5ed910139">  385</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aad6c4d2e844752a40ab5a1b5ed910139">CSR_ADDR_TIMEH</a>     = 12hC81  <span class="stringliteral">&quot;Required register for RV32I, high 32-bits of wall-clock timer - may be implemented in software with a trap&quot;</span>,</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663e0e830f93e9bd7702a8247527d58f">  386</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663e0e830f93e9bd7702a8247527d58f">CSR_ADDR_INSTRETH</a>  = 12hC82  <span class="stringliteral">&quot;Required register for RV32I, high 32-bits of instructions retired counter - may be implemented in software with a trap&quot;</span>,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">// c83 to c9f are more high performance counters high 32 bits if required</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">// Read-write registers accessible from system mode (if provided)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aaca75aa05b4a48d488738cb5443534c4">  390</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aaca75aa05b4a48d488738cb5443534c4">CSR_ADDR_SSTATUS</a>   = 12h100  <span class="stringliteral">&quot;Supervisor status register, optional&quot;</span>,</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a08fc82df75bdc444a0d819430de25077">  391</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a08fc82df75bdc444a0d819430de25077">CSR_ADDR_SEDELEG</a>   = 12h102  <span class="stringliteral">&quot;Supervisor exception delegation register, optional&quot;</span>,</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a405c7dd0079ec34788a188d2a179e207">  392</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a405c7dd0079ec34788a188d2a179e207">CSR_ADDR_SIDELEG</a>   = 12h103  <span class="stringliteral">&quot;Supervisor interrupt delegation register, optional&quot;</span>,</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa92cbbb36a74977dfa16a999cf84f219">  393</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa92cbbb36a74977dfa16a999cf84f219">CSR_ADDR_SIE</a>       = 12h104  <span class="stringliteral">&quot;Supervisor interrupt enable register, optional&quot;</span>,</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1830e9409521b853708d20169c711090">  394</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1830e9409521b853708d20169c711090">CSR_ADDR_STVEC</a>     = 12h105  <span class="stringliteral">&quot;Supervisor trap handler base register, optional&quot;</span>,</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a27f8a40ada362d6acedec65d11b76990">  395</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a27f8a40ada362d6acedec65d11b76990">CSR_ADDR_SCOUNTEREN</a> = 12h106  <span class="stringliteral">&quot;Supervisor counter enable, optional&quot;</span>,</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a45e0e19e2fa40a16d3008701b97accd7">  396</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a45e0e19e2fa40a16d3008701b97accd7">CSR_ADDR_SSCRATCH</a>  = 12h140  <span class="stringliteral">&quot;Scratch register for supervisor trap handlers&quot;</span>,</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a6cf787406952f195d7063b91a57a80b2">  397</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a6cf787406952f195d7063b91a57a80b2">CSR_ADDR_SEPC</a>      = 12h141  <span class="stringliteral">&quot;Supervisor exception program counter, optional&quot;</span>,</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ade53dd97d779112efe2176c2b186ed5f">  398</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ade53dd97d779112efe2176c2b186ed5f">CSR_ADDR_SCAUSE</a>    = 12h142  <span class="stringliteral">&quot;Supervisor trap cause register, optional&quot;</span>,</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae145c589b0e4433040cce3d1c6257dca">  399</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae145c589b0e4433040cce3d1c6257dca">CSR_ADDR_SBADADDR</a>  = 12h143  <span class="stringliteral">&quot;Supervisor trap value register, optional&quot;</span>,</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a861e126255ea302a167ee6ed27062e1e">  400</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a861e126255ea302a167ee6ed27062e1e">CSR_ADDR_SIP</a>       = 12h144  <span class="stringliteral">&quot;Supervisor interrupt pending register, optional&quot;</span>,</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663f8d82dd823d72d5a3c86df8cea021">  401</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663f8d82dd823d72d5a3c86df8cea021">CSR_ADDR_SPTBR</a>     = 12h180  <span class="stringliteral">&quot;Supervisor page-table base register, optional&quot;</span>,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Read-write registers accessible from machine mode (if provided)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0536458dabab088dedbf950858705766">  404</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0536458dabab088dedbf950858705766">CSR_ADDR_MSTATUS</a>   = 12h300  <span class="stringliteral">&quot;Machine status register, required&quot;</span>,</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a942b6778afe40391c93e67403982632f">  405</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a942b6778afe40391c93e67403982632f">CSR_ADDR_MISA</a>      = 12h301  <span class="stringliteral">&quot;ISA and extensions, required - but may be hardwire to zero&quot;</span>,</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ac839432bac3f0e70fdcf536906f79f43">  406</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ac839432bac3f0e70fdcf536906f79f43">CSR_ADDR_MEDELEG</a>   = 12h302  <span class="stringliteral">&quot;Machine exception delegation register, optional - tests require this to not be illegal&quot;</span>,</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae8b0046ada0034d19bf37eb9c9613e21">  407</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae8b0046ada0034d19bf37eb9c9613e21">CSR_ADDR_MIDELEG</a>   = 12h303  <span class="stringliteral">&quot;Machine interrupt delegation register, optional - tests require this to not be illegal&quot;</span>,</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61024478416ff3f6a76e9c2fab64cc82">  408</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61024478416ff3f6a76e9c2fab64cc82">CSR_ADDR_MIE</a>       = 12h304  <span class="stringliteral">&quot;Machine interrupt enable register, optional - tests require this to not be illegal&quot;</span>,</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a59a38145a3325782c3c504a99c2a582a">  409</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a59a38145a3325782c3c504a99c2a582a">CSR_ADDR_MTVEC</a>     = 12h305  <span class="stringliteral">&quot;Machine trap handler base register, optional - tests require this to not be illegal&quot;</span>,</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1d5b0e7a482dd6c121578377a3cce890">  410</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1d5b0e7a482dd6c121578377a3cce890">CSR_ADDR_MCOUNTEREN</a> = 12h306  <span class="stringliteral">&quot;Machine counter enable, optional&quot;</span>,</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa85fb75d0737363a4874549c10b91f13">  411</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa85fb75d0737363a4874549c10b91f13">CSR_ADDR_MSCRATCH</a>  = 12h340  <span class="stringliteral">&quot;Scratch register for machine trap handlers&quot;</span>,</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0cd00536fec0d241ea1ab76e33e5a3cc">  412</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0cd00536fec0d241ea1ab76e33e5a3cc">CSR_ADDR_MEPC</a>      = 12h341  <span class="stringliteral">&quot;Machine exception program counter&quot;</span>,</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a93648eba0214641a3ee78712865c6f10">  413</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a93648eba0214641a3ee78712865c6f10">CSR_ADDR_MCAUSE</a>    = 12h342  <span class="stringliteral">&quot;Machine trap cause register&quot;</span>,</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3609d4c10f428b25e88a9951fcf0df1c">  414</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3609d4c10f428b25e88a9951fcf0df1c">CSR_ADDR_MTVAL</a>     = 12h343  <span class="stringliteral">&quot;Machine trap value register&quot;</span>,</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a03815e02bca57c5f21d25048503600ac">  415</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a03815e02bca57c5f21d25048503600ac">CSR_ADDR_MIP</a>       = 12h344  <span class="stringliteral">&quot;Machine interrupt pending register, optional&quot;</span>,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// Machine-mode only read-write registers that shadow other registers (read-only elsewhere)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// Clarvi maps the following to Fxx, rather than the specs Bxx - hence the spec has them read/write</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a77fc2e68ac9d144d7fe1c242af4ddacd">  419</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a77fc2e68ac9d144d7fe1c242af4ddacd">CSR_ADDR_MCYCLE</a>    = 12hB00  <span class="stringliteral">&quot;Required register for RV32I, low 32-bits of cycle counter&quot;</span>,</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3baf45f7a4c6feb4c185a50a79b565a4">  420</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3baf45f7a4c6feb4c185a50a79b565a4">CSR_ADDR_MINSTRET</a>  = 12hB02  <span class="stringliteral">&quot;Required register for RV32I, low 32-bits of instructions retired counter&quot;</span>,</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a5c5bed117fe29ae84e7b5217d6bb6e74">  421</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a5c5bed117fe29ae84e7b5217d6bb6e74">CSR_ADDR_MCYCLEH</a>   = 12hB80  <span class="stringliteral">&quot;Required register for RV32I, high 32-bits of cycle counter - may be implemented in software with a trap&quot;</span>,</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae562b1b8805585ed318845aa864167c8">  422</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae562b1b8805585ed318845aa864167c8">CSR_ADDR_MINSTRETH</a> = 12hB82  <span class="stringliteral">&quot;Required register for RV32I, high 32-bits of instructions retired counter - may be implemented in software with a trap&quot;</span>,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// Read-only registers, accesible from machine mode only</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a99dbf00dc8df1a014c420785023bf759">  425</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a99dbf00dc8df1a014c420785023bf759">CSR_ADDR_MVENDORID</a> = 12hF11  <span class="stringliteral">&quot;Vendor ID, required - but may be hardwired to zero for not implemented or non-commercial&quot;</span>,</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61fdcafec7ba006f08f59fa150b4b0d7">  426</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61fdcafec7ba006f08f59fa150b4b0d7">CSR_ADDR_MARCHID</a>   = 12hF12  <span class="stringliteral">&quot;Architecture ID, required - but may be hardwired to zero for not implemented&quot;</span>,</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af4737611212a451fa8421a62098126c4">  427</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af4737611212a451fa8421a62098126c4">CSR_ADDR_MIMPID</a>    = 12hF13  <span class="stringliteral">&quot;Implementation ID, required - but may be hardwired to zero for not implemented&quot;</span>,</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a96241dd11eba2f85958ef1020e87b001">  428</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a96241dd11eba2f85958ef1020e87b001">CSR_ADDR_MHARTID</a>   = 12hF14  <span class="stringliteral">&quot;Hardware thread ID, required - but may be hardwired to zero (if only one thread in system)&quot;</span>,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="comment">// CLARVI does not memory-map mtime and mtime_cmp, but the spec says it should - these are clarvi-specific, then</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">// Rumor has it that MTIME has now been removed entirely; the spec does not say so. This is a sadness of open source hardware - architecture by github...</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">//CSR_ADDR_MTIME     = 12hF01,</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">//CSR_ADDR_MTIMEH    = 12hF81,</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="comment">//CSR_ADDR_MTIMECMP  = 12h7C1,</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">//CSR_ADDR_MTIMECMPH = 12h7C2,</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// provisional debug, used across these RISC-V implementations</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad26e40ad6fda432339c58ee96b2f3875">  438</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad26e40ad6fda432339c58ee96b2f3875">CSR_ADDR_DSCRATCH</a>  = 12h7B2</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75">t_riscv_csr_addr</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/*t t_riscv_csr_dcsr</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * From Debug spec v?</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  446</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6170a80156777ac48189d995d4162492">  447</a></span>&#160;    bit[4] xdebug_ver <span class="stringliteral">&quot;4 for conformant debug support, 0 otherwise&quot;</span>;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad5b7602f632e4113457a50f4be4a2398">  448</a></span>&#160;    bit    ebreakm    <span class="stringliteral">&quot;make ebreak instructions in machine mode enter debug mode&quot;</span>;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7f34bb82c1f515250776e7482976f037">  449</a></span>&#160;    bit    ebreaks    <span class="stringliteral">&quot;make ebreak instructions in system mode enter debug mode&quot;</span>;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a62f7274c620c50bada517630242f7607">  450</a></span>&#160;    bit    ebreaku    <span class="stringliteral">&quot;make ebreak instructions in user mode enter debug mode&quot;</span>;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a2c0d5bb4103e1f4d1d86251be23955f5">  451</a></span>&#160;    bit    stepie     <span class="stringliteral">&quot;set to enable interrupts during stepping (may be hardwired to 0)&quot;</span>;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a2a30839147843b656ae01462c35c69b6">  452</a></span>&#160;    bit    stopcount  <span class="stringliteral">&quot;set to stop cycle and instret incrementing on instructions executed in debug mode&quot;</span>;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9364f57c826271ba7d3620b9fed6daec">  453</a></span>&#160;    bit    stoptime   <span class="stringliteral">&quot;set to disable incrementing of hart-local timers when in debug mode&quot;</span>;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad105871252c2b08d0bbfe5d87920a3df">  454</a></span>&#160;    bit[3] cause      <span class="stringliteral">&quot;1=ebreak, 2=trigger module, 3=debugger request, 4=single step as step was set&quot;</span>;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a714eba71bcbc9ad9ff1806ae0a3709">  455</a></span>&#160;    bit    mprven     <span class="stringliteral">&quot;if clear ignore mstatus.mprv when in debug mode&quot;</span>;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa54e9272fb7b330eecabe82dc8bb7430">  456</a></span>&#160;    bit    nmip       <span class="stringliteral">&quot;asserted if an NMI is pending for the hart&quot;</span>;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a55e592daa8250d774fe276e909a329aa">  457</a></span>&#160;    bit    step       <span class="stringliteral">&quot;when set enter debug mode after current instruction completes&quot;</span>;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#acb95db2896d4263122bf877a3aeedf57">  458</a></span>&#160;    bit[2] prv        <span class="stringliteral">&quot;mode of execution prior to entry to debug mode, and to return to on dret&quot;</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__dcsr">t_riscv_csr_dcsr</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/*t t_riscv_csr_mstatus</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * From Priv spec v1.10</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4b4e31d424491d3bac20c762257323dd">  467</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a4b4e31d424491d3bac20c762257323dd">sd</a>;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a8f4c54dec352d16ba4f164e2a2854866">  468</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a8f4c54dec352d16ba4f164e2a2854866">tsr</a>;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a942d0510f66f1517e1b7594c0f3d0ce8">  469</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a942d0510f66f1517e1b7594c0f3d0ce8">tw</a>;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a2076f4bfdc37da8352f408552fb8a74d">  470</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a2076f4bfdc37da8352f408552fb8a74d">tvm</a>;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ade39528da44ad7031162e99f5211fa4f">  471</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#ade39528da44ad7031162e99f5211fa4f">mxr</a>;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab2ed6d971acc8a9d9926d304063e8212">  472</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#ab2ed6d971acc8a9d9926d304063e8212">sum</a>;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9b0d9c9f2abc74ed7b4e6946d6bb42f5">  473</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a9b0d9c9f2abc74ed7b4e6946d6bb42f5">mprv</a>;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a80d4c8b1331cafc8062335df3c5f8ef5">  474</a></span>&#160;    bit[2] <a class="code" href="riscv__internal__types_8h.html#a80d4c8b1331cafc8062335df3c5f8ef5">xs</a>;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a07d5138ebbd0e263e0f701f0a5ac1278">  475</a></span>&#160;    bit[2] <a class="code" href="riscv__internal__types_8h.html#a07d5138ebbd0e263e0f701f0a5ac1278">fs</a>;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a8ab7af3703c3390146f88e834cea49f1">  476</a></span>&#160;    bit[2] <a class="code" href="riscv__internal__types_8h.html#a8ab7af3703c3390146f88e834cea49f1">mpp</a>;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa52de4c0bba0dad5665096402380ec1f">  477</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#aa52de4c0bba0dad5665096402380ec1f">spp</a>;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aae4008cae07f52f9c60f00c9e60267cc">  478</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#aae4008cae07f52f9c60f00c9e60267cc">mpie</a>;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a80c596d3692bb4b983aa6bfb387ee254">  479</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a80c596d3692bb4b983aa6bfb387ee254">spie</a>;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7e8e477e17d812a4b38cf0a9b7bce149">  480</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a7e8e477e17d812a4b38cf0a9b7bce149">upie</a>;</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a03343537c710a38719a7d5020fa1f86a">  481</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a03343537c710a38719a7d5020fa1f86a">mie</a>;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ac2f513c8eb0f285501c70224962798e9">  482</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#ac2f513c8eb0f285501c70224962798e9">sie</a>;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7336edb49e1f696dbda5d701602fca28">  483</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a7336edb49e1f696dbda5d701602fca28">uie</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__mstatus">t_riscv_csr_mstatus</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/*t t_riscv_csr_mip</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * From Priv spec v1.10</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a75ce258db25400287ef637d5bf2cc551">  492</a></span>&#160;    bit meip <span class="stringliteral">&quot;Machine-external interrupt pending, mirroring the input pin&quot;</span>;</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a97c30471dbd2cbe414b08610a29d43ba">  493</a></span>&#160;    bit seip <span class="stringliteral">&quot;System-external interrupt pending, mirroring the input pin&quot;</span>;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae8b5bae7e26e63aaca1709729483f9ac">  494</a></span>&#160;    bit ueip <span class="stringliteral">&quot;User-external interrupt pending, mirroring the input pin&quot;</span>;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7921be43001edb59285a6a1d20d2002f">  495</a></span>&#160;    bit mtip <span class="stringliteral">&quot;Machine timer interrupt pending, set by memory-mapped machine timer comparator meeting mtime&quot;</span>;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a87c2f2eec06501252b97632f95d56648">  496</a></span>&#160;    bit stip <span class="stringliteral">&quot;System timer interrupt pending, set by software&quot;</span>;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa52f709b571e4d0293067b8652e47303">  497</a></span>&#160;    bit utip <span class="stringliteral">&quot;User timer interrupt pending, set by software&quot;</span>;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aed30ef2b1978f2766342624c6434478f">  498</a></span>&#160;    bit msip <span class="stringliteral">&quot;Machine system interrupt pending, set by memory-mapped register if supported&quot;</span>;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae3b8d03531dbb3cdfdd8b36b135272e3">  499</a></span>&#160;    bit ssip <span class="stringliteral">&quot;System software interrupt pending, set by software&quot;</span>;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a77cd983aca2df115e433f5162d0c7edb">  500</a></span>&#160;    bit usip <span class="stringliteral">&quot;User software interrupt pending, set by software&quot;</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__mip">t_riscv_csr_mip</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/*t t_riscv_csr_mie</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * From Priv spec v1.10</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  508</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#abcb179af965ce96f164a1fbbe226750a">  509</a></span>&#160;    bit meie <span class="stringliteral">&quot;Enable for machine-external interrupt pending&quot;</span>;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a726dc6cabfd0acc7a0fb483d4512cc4c">  510</a></span>&#160;    bit seie <span class="stringliteral">&quot;Enable for system-external interrupt pending&quot;</span>;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a463924a481a96c06216182ffeea1487e">  511</a></span>&#160;    bit ueie <span class="stringliteral">&quot;Enable for user-external interrupt pending&quot;</span>;</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3f84d03edbdb0b22cf2ccc3bdc71e53e">  512</a></span>&#160;    bit mtie <span class="stringliteral">&quot;Enable for machine timer interrupt pending&quot;</span>;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa634449b5e615b7b831a5fd387dfb7e1">  513</a></span>&#160;    bit stie <span class="stringliteral">&quot;Enable for system timer interrupt pending&quot;</span>;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#afd1ed3bc82ffd118ff05788237035fa5">  514</a></span>&#160;    bit utie <span class="stringliteral">&quot;Enable for user timer interrupt pending&quot;</span>;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#afd21e8d5157e9d032aa394fca3d011d8">  515</a></span>&#160;    bit msie <span class="stringliteral">&quot;Enable for machine system interrupt pending&quot;</span>;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab9dc5f0e2d070c4c6613a136b050108a">  516</a></span>&#160;    bit ssie <span class="stringliteral">&quot;Enable for system software interrupt pending&quot;</span>;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adb061f7293ea3a0dc1a20619bf6cd86c">  517</a></span>&#160;    bit usie <span class="stringliteral">&quot;Enable for user software interrupt pending&quot;</span>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__mie">t_riscv_csr_mie</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/*t t_riscv_csrs_minimal</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * Minimal set of RISC-V CSRs</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * mstatus    - see above</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * medeleg    - sync exceptions delegation - must be 0 if machine mode only</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> * mideleg    - interrupt delegation       - must be 0 if machine mode only</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * mie        - interrupt enable           - meie, mtie, msie as a minimum</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * mtvec      - can be hardwired to 0</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * mcounteren - counter permissions     - should be 0 if machine mode only</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * mcause     - cause of interrupt/trap    - top bit set if interrupt, bottom bits indicate trap/irq</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * mscratch</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * mepc</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * mtval</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * mip        - interrupt pending          - meip, mtip, msip as a minimum</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * dcsr       - see above</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * dpc        - address of ebreak, or of instruction to be executed after (single step or halt)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * dscratch</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  541</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a84594b014f76fbd18d907b1feb34e5a6">  542</a></span>&#160;    bit[64] cycles    <span class="stringliteral">&quot;Number of cycles since reset&quot;</span>;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a2e5d205c3259037826807f08aacd13a9">  543</a></span>&#160;    bit[64] instret   <span class="stringliteral">&quot;Number of instructions retired&quot;</span>;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a363a54240021750b84122c1751880f71">  544</a></span>&#160;    bit[64] time      <span class="stringliteral">&quot;Mirror of irqs.time - may be tied to 0 if only machine mode is supported&quot;</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a98482dd2b9abce67bb0c67ab145254">  546</a></span>&#160;    bit[32] mscratch  <span class="stringliteral">&quot;Scratch register for exception routines&quot;</span>;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#af7d6b1e867d7bc8b644658c91656542d">  547</a></span>&#160;    bit[32] mepc      <span class="stringliteral">&quot;PC at last exception&quot;</span>;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a256308e2d85d5813360eb64ddc348a4d">  548</a></span>&#160;    bit[32] mcause    <span class="stringliteral">&quot;Cause of last exception&quot;</span>;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a4018c86f13a9757a99cabacc04b27cd7">  549</a></span>&#160;    bit[32] mtval     <span class="stringliteral">&quot;Value associated with last exception&quot;</span>;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a5583b091aef68d93738457ce0f262b32">  550</a></span>&#160;    bit[32] mtvec     <span class="stringliteral">&quot;Trap vector, can be hardwired or writable&quot;</span>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csrs__minimal">t_riscv_csrs_minimal</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*a I32 types */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/*t t_riscv_i32_inst</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  556</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a21029dce394a07dcaba557f1e5f4363d">  557</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a> <a class="code" href="riscv__internal__types_8h.html#a21029dce394a07dcaba557f1e5f4363d">mode</a>;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a74f6f17ea786b405a9c88c3327f21246">  558</a></span>&#160;    bit[32]      <a class="code" href="riscv__internal__types_8h.html#a74f6f17ea786b405a9c88c3327f21246">data</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/*t t_riscv_i32_decode_ext</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * A type that can be used to create an extended RISC-V, returned as part of the decode</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  566</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a380dbd6ddb353c2a17845f86cc89493a">  567</a></span>&#160;    bit <a class="code" href="riscv__internal__types_8h.html#a380dbd6ddb353c2a17845f86cc89493a">dummy</a>; <span class="comment">// not used, but the struct must not be empty</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode__ext">t_riscv_i32_decode_ext</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/*t t_riscv_i32_decode</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> * Decoded i32 instruction, used throughout a pipeline (decode onwards)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  573</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a89b161aa36007b0f7093236ef57f7695">  574</a></span>&#160;    bit[5]       rs1                   <span class="stringliteral">&quot;Source register 1 that is required by the instruction&quot;</span>;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a646fd934e39ad5501642de4a1e2211d0">  575</a></span>&#160;    bit          rs1_valid             <span class="stringliteral">&quot;Asserted if rs1 is valid; if deasserted then rs1 is not used&quot;</span>;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9dd612a1e4436c0e83327a685c47ba18">  576</a></span>&#160;    bit[5]       rs2                   <span class="stringliteral">&quot;Source register 2 that is required by the instruction&quot;</span>;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a3a95b6d02f16d1fd74bc9eed54aa257c">  577</a></span>&#160;    bit          rs2_valid             <span class="stringliteral">&quot;Asserted if rs2 is valid; if deasserted then rs2 is not used&quot;</span>;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a2ac3b3864292cc58f66006cec0d8b3b7">  578</a></span>&#160;    bit[5]       rd                    <span class="stringliteral">&quot;Destination register that is written by the instruction&quot;</span>;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a021808238b4829d6928a33eea922fcda">  579</a></span>&#160;    bit          rd_written            <span class="stringliteral">&quot;Asserted if Rd is written to (hence also Rd will be non-zero)&quot;</span>;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a528ac33c732e270417a47c226338171c">  580</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a>     csr_access  <span class="stringliteral">&quot;CSR access if valid and legal&quot;</span>;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a05845778610a5ab04b88fad25ead9fc0">  581</a></span>&#160;    bit[32]      immediate             <span class="stringliteral">&quot;Immediate value decoded from the instruction&quot;</span>;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a62d325a0fa1e4313f04d0ee59b79a2f7">  582</a></span>&#160;    bit[5]       immediate_shift       <span class="stringliteral">&quot;Immediate shift value decoded from the instruction&quot;</span>;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa968af0305e5bed9ceb7cbbf42c56675">  583</a></span>&#160;    bit          immediate_valid       <span class="stringliteral">&quot;Asserted if immediate data is valid (generally used instead of source register 2)&quot;</span>;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa4c0f51634f181cd1daf6242517f15ea">  584</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3">t_riscv_op</a>     op                  <span class="stringliteral">&quot;Operation class of the instruction&quot;</span>;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ade6cf29078a75e020179c293a9716db6">  585</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303c">t_riscv_subop</a>  subop               <span class="stringliteral">&quot;Subclass of the operation class&quot;</span>;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aed61a6af28592c38c72b00646efa2691">  586</a></span>&#160;    bit          requires_machine_mode <span class="stringliteral">&quot;Indicates that in non-machine-mode the instruction is illlegal&quot;</span>;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#afb802a68bcb32de583f1385fff818112">  587</a></span>&#160;    bit          memory_read_unsigned  <span class="stringliteral">&quot;if a memory read (op is riscv_opc_load), this indicates an unsigned read; otherwise ignored&quot;</span>;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a5684fc1a87b8577ac22943564ef99271">  588</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988">t_riscv_mem_width</a>  memory_width    <span class="stringliteral">&quot;ignored unless @a memory_read or @a memory_write; indicates size of memory transfer&quot;</span>;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a7b3a4aef8aa4ec22225c8202daf91f0f">  589</a></span>&#160;    bit           illegal              <span class="stringliteral">&quot;asserted if an illegal opcode&quot;</span>;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a41c9756fd499d514158726f6e805fbdb">  590</a></span>&#160;    bit           is_compressed        <span class="stringliteral">&quot;asserted if from an i32-c decode, clear otherwise (effects link register)&quot;</span>;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6fa0ff81f4bede0d33fbb0b8197b6ef4">  591</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode__ext">t_riscv_i32_decode_ext</a> ext         <span class="stringliteral">&quot;extended decode, not used by the main pipeline&quot;</span>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*t t_riscv_i32_alu_result</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * Result of i32 ALU operation</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  598</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a88431891c7d9d142534f4c6e64d8c2bc">  599</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> result       <span class="stringliteral">&quot;Result of ALU operation, dependent on subop&quot;</span>;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a6276627c66a88d14ff7c50e624e9c0d0">  600</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> arith_result <span class="stringliteral">&quot;Use for mem_address&quot;</span>;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9fe13e5d42a6d6cfeab32c55fda5d139">  601</a></span>&#160;    bit          <a class="code" href="riscv__internal__types_8h.html#a9fe13e5d42a6d6cfeab32c55fda5d139">branch_condition_met</a>;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ac1c52157c8905d9c346ee57041d2282e">  602</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> <a class="code" href="riscv__internal__types_8h.html#ac1c52157c8905d9c346ee57041d2282e">branch_target</a>;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ae36b951567c05fc185e3e20494d3c921">  603</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a> <a class="code" href="riscv__internal__types_8h.html#ae36b951567c05fc185e3e20494d3c921">csr_access</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__alu__result">t_riscv_i32_alu_result</a>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/*t t_riscv_i32_coproc_controls</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa6fe3c7c07c793cbd12286f35c0d4d4a">  610</a></span>&#160;    bit                     dec_idecode_valid <span class="stringliteral">&quot;Mid-cycle: validates dec_idecode&quot;</span>;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a39daff4e1c3e1ae7f4dba585bc42274d">  611</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a>      dec_idecode <span class="stringliteral">&quot;Mid-cycle: Idecode for the next cycle&quot;</span>;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a64eb7a8d5be8448bc05c913f377b65e5">  612</a></span>&#160;    bit                     dec_to_alu_blocked <span class="stringliteral">&quot;Late in the cycle: if set, ALU will not take decode; note that ALU flush overpowers this&quot;</span>;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a0a6666b783ff57c2009c9e8190410cb9">  613</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>            alu_rs1     <span class="stringliteral">&quot;Early in cycle (after some muxes)&quot;</span>;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a205f7a7bcca37804a5eee462fef5da15">  614</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>            alu_rs2     <span class="stringliteral">&quot;Early in cycle (after some muxes)&quot;</span>;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab5a4916ac97f06900dc43350434742ba">  615</a></span>&#160;    bit                     alu_flush_pipeline <span class="stringliteral">&quot;Late in cycle: If asserted, flush everything prior to alu; will only be asserted during a cycle if first cycle if ALU instruction - or if alu_cannot_start&quot;</span>;</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aa06c4ec382658fde309cc316280418b1">  616</a></span>&#160;    bit                     alu_cannot_start <span class="stringliteral">&quot;Late in cycle: If asserted, alu_idecode may be valid but rs1/rs2 are not; once deasserted it remains deasserted until a new ALU instruction starts&quot;</span>;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a0c66b85d67e315c03d9ac596035e9af4">  617</a></span>&#160;    bit                     alu_cannot_complete <span class="stringliteral">&quot;Late in cycle: If asserted, alu cannot complete because it is still working on its operation&quot;</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/*t t_riscv_i32_coproc_response</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  622</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a0ce17a97a9939abd7cce49944dc59e18">  623</a></span>&#160;    bit          cannot_start <span class="stringliteral">&quot;If asserted, block start of the ALU stage - the instruction is then tried again in the next cycle, but can be interrupted&quot;</span>;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a9cf9fd61a30318f6cc29861ed9460d84">  624</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> <a class="code" href="riscv__internal__types_8h.html#a9cf9fd61a30318f6cc29861ed9460d84">result</a>;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a1eef3b989dcd13b83961fb4b084ad518">  625</a></span>&#160;    bit          result_valid <span class="stringliteral">&quot;Early in cycle, if asserted then coproc overcomes the ALU result&quot;</span>;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a626c2cdb7316e312fcd59785ea9023af">  626</a></span>&#160;    bit          cannot_complete <span class="stringliteral">&quot;Early in cycle: if deasserted the module is performing a calculation that has not produced a valid result yet (feeds back in to controls alu_cannot_complete)&quot;</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/*t t_riscv_i32_trace</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html">  631</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a890a9a42edaf814c5225018c0aafd3a4">  632</a></span>&#160;    bit                <a class="code" href="riscv__internal__types_8h.html#a890a9a42edaf814c5225018c0aafd3a4">instr_valid</a>;</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#adf458865a461eb57cff7eff62369d7f2">  633</a></span>&#160;    bit[32]            instr_pc   <span class="stringliteral">&quot;Program counter of the instruction&quot;</span>;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ad95143bb69abf02154c1b196f92639c7">  634</a></span>&#160;    <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a>   instruction <span class="stringliteral">&quot;Instruction word being decoded&quot;</span>;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a42c2ff66184aca2b33a94980de1f0a43">  635</a></span>&#160;    bit                rfw_retire <span class="stringliteral">&quot;Asserted if an instruction is being retired&quot;</span>;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#aaac2c06a3a51dba430582fe3e6fc916d">  636</a></span>&#160;    bit                <a class="code" href="riscv__internal__types_8h.html#aaac2c06a3a51dba430582fe3e6fc916d">rfw_data_valid</a>;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#acd9f194426e337c49b20ff71337cfd58">  637</a></span>&#160;    bit[5]             <a class="code" href="riscv__internal__types_8h.html#acd9f194426e337c49b20ff71337cfd58">rfw_rd</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ada0260a8105e968e1316508891d39766">  638</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>       rfw_data   <span class="stringliteral">&quot;Result of ALU/memory operation for the instruction&quot;</span>;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a85536387f264a33745b27b2dbce8e676">  639</a></span>&#160;    bit                branch_taken <span class="stringliteral">&quot;Asserted if a branch is being taken&quot;</span>;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#a26f8aaf4cf13317621616b5cccac8113">  640</a></span>&#160;    bit[32]            branch_target <span class="stringliteral">&quot;Target of branch if being taken&quot;</span>;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="riscv__internal__types_8h.html#ab3b132074cc1ba7b8abe16792016b34a">  641</a></span>&#160;    bit                <a class="code" href="riscv__internal__types_8h.html#ab3b132074cc1ba7b8abe16792016b34a">trap</a>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="comment">// Needs tag</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;} <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a0cd00536fec0d241ea1ab76e33e5a3cc"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0cd00536fec0d241ea1ab76e33e5a3cc">CSR_ADDR_MEPC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:412</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7336edb49e1f696dbda5d701602fca28"><div class="ttname"><a href="riscv__internal__types_8h.html#a7336edb49e1f696dbda5d701602fca28">t_riscv_csr_mstatus::uie</a></div><div class="ttdeci">bit uie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:483</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caf2a3d4b7b0f2fcbdb5b6654486515a78"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caf2a3d4b7b0f2fcbdb5b6654486515a78">riscv_subop_mwfi</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:256</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ac83f24318a4a8891a964e54936413552"><div class="ttname"><a href="riscv__internal__types_8h.html#ac83f24318a4a8891a964e54936413552">t_riscv_csr_controls::trap_pc</a></div><div class="ttdeci">bit[32] trap_pc</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:342</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2a3c0d38fad5dda19bf7a667fd8dfbbc68"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a3c0d38fad5dda19bf7a667fd8dfbbc68">riscv_csr_access_none</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:305</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a30633cc89683efa30e6b1d83574357e7"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a30633cc89683efa30e6b1d83574357e7">CSR_ADDR_UCAUSE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:375</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a393766224d5212a8a28aadc1bf44620d"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a393766224d5212a8a28aadc1bf44620d">riscv_opc_store</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:57</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a80c596d3692bb4b983aa6bfb387ee254"><div class="ttname"><a href="riscv__internal__types_8h.html#a80c596d3692bb4b983aa6bfb387ee254">t_riscv_csr_mstatus::spie</a></div><div class="ttdeci">bit spie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:479</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1a6b85651bdbc57b848d85097ce8062d89"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a6b85651bdbc57b848d85097ce8062d89">riscv_f3_lh</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:153</div></div>
<div class="ttc" id="riscv_8h_html_a4a3672c17779a47f3ca095d7d9bd7cc6"><div class="ttname"><a href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></div><div class="ttdeci">bit[32] t_riscv_word</div><div class="ttdef"><b>Definition:</b> riscv.h:73</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a6b53df1a19a9f2b3bf03492b062be639"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a6b53df1a19a9f2b3bf03492b062be639">riscv_opc_custom_1</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:59</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2ae0b23b9d2e5f17ed70f820a742f02185"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2ae0b23b9d2e5f17ed70f820a742f02185">riscv_csr_access_rc</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:310</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a2328f5dd7b9cc0b6aa11902f0e746b92"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a2328f5dd7b9cc0b6aa11902f0e746b92">CSR_ADDR_HYPERVISOR_MODE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:364</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca8f5f501ee613650a81f339b1081c5d06"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca8f5f501ee613650a81f339b1081c5d06">riscv_subop_sll</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:225</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caed4883a1ddff835c4f7c8a851e27437a"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caed4883a1ddff835c4f7c8a851e27437a">riscv_subop_mulhu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:237</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aa92cbbb36a74977dfa16a999cf84f219"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa92cbbb36a74977dfa16a999cf84f219">CSR_ADDR_SIE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:393</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a861e126255ea302a167ee6ed27062e1e"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a861e126255ea302a167ee6ed27062e1e">CSR_ADDR_SIP</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:400</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae212616da778e8901984f0817d366988abbba388f83ea7e81fc463e87ff3a450c"><div class="ttname"><a href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988abbba388f83ea7e81fc463e87ff3a450c">mw_half</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:189</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca9abb371756de123cf5bec981ddeb2623"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9abb371756de123cf5bec981ddeb2623">riscv_subop_xor</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:228</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__controls"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__controls">t_riscv_csr_controls</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:332</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a01ea7c08ff9660bce5b880ae35ae9fb5"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a01ea7c08ff9660bce5b880ae35ae9fb5">riscv_op_csr</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:199</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__response"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:622</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca4801233067304538fd4539b722bf8e76"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4801233067304538fd4539b722bf8e76">riscv_subop_fence_i</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:259</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a7d355a03fe7ef71a7e686ce1dcaf6af7"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a7d355a03fe7ef71a7e686ce1dcaf6af7">riscv_trap_cause_hecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:297</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a15808cfe9c68c221b625e6006c845e20"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a15808cfe9c68c221b625e6006c845e20">CSR_ADDR_READ_WRITE_A</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:356</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3ad44489e5fd3887af4bf832c8f0d48ab8"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad44489e5fd3887af4bf832c8f0d48ab8">riscv_op_muldiv</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:204</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a62ff1c272d51592b7d87b07c3f0bae70"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a62ff1c272d51592b7d87b07c3f0bae70">CSR_ADDR_SUPERVISOR_MODE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:363</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a41e59600cd36ea0aa10dccb2f459a933a59785ed27c8547981a14010ca0dd2155"><div class="ttname"><a href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a59785ed27c8547981a14010ca0dd2155">riscv_abi_zero</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:41</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca1896c0f35e133000d447b763dce0bc42"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1896c0f35e133000d447b763dce0bc42">riscv_subop_mulhsu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:236</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a61fdcafec7ba006f08f59fa150b4b0d7"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61fdcafec7ba006f08f59fa150b4b0d7">CSR_ADDR_MARCHID</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:426</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a96504f4c934f77d2b974d7209af528a3"><div class="ttname"><a href="riscv__internal__types_8h.html#a96504f4c934f77d2b974d7209af528a3">t_riscv_csr_controls::timer_value</a></div><div class="ttdeci">bit[64] timer_value</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:338</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62">t_riscv_trap_cause</a></div><div class="ttdeci">t_riscv_trap_cause</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:286</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae36b951567c05fc185e3e20494d3c921"><div class="ttname"><a href="riscv__internal__types_8h.html#ae36b951567c05fc185e3e20494d3c921">t_riscv_i32_alu_result::csr_access</a></div><div class="ttdeci">t_riscv_csr_access csr_access</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:603</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aa85fb75d0737363a4874549c10b91f13"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa85fb75d0737363a4874549c10b91f13">CSR_ADDR_MSCRATCH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:411</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a75ba3b0d45eb8bd9556a1caf0c8b94df"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a75ba3b0d45eb8bd9556a1caf0c8b94df">riscv_opcc1_jal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:87</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a2655931d52bd7c9ca3027c43a340a0f3"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a2655931d52bd7c9ca3027c43a340a0f3">riscv_opcc1_beqz</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:92</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a16e8a0c562973a1833fe915d4ea9177e"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a16e8a0c562973a1833fe915d4ea9177e">riscv_opc_resvd_0</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:69</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a9a050e77a7615ad591ded184a6bc1e92"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9a050e77a7615ad591ded184a6bc1e92">CSR_ADDR_UIP</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:377</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918aade5d46e2822be54a2da0a636884cd0e"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aade5d46e2822be54a2da0a636884cd0e">riscv_opcc1_lui</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:89</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ad592afa31138febbe5cf4dbb78604a5c"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad592afa31138febbe5cf4dbb78604a5c">CSR_ADDR_CYCLEH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:384</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7e8e477e17d812a4b38cf0a9b7bce149"><div class="ttname"><a href="riscv__internal__types_8h.html#a7e8e477e17d812a4b38cf0a9b7bce149">t_riscv_csr_mstatus::upie</a></div><div class="ttdeci">bit upie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:480</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a489bf67e999e90f2eb31a7880fa0a29f"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a489bf67e999e90f2eb31a7880fa0a29f">riscv_op_illegal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:208</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ac1c52157c8905d9c346ee57041d2282e"><div class="ttname"><a href="riscv__internal__types_8h.html#ac1c52157c8905d9c346ee57041d2282e">t_riscv_i32_alu_result::branch_target</a></div><div class="ttdeci">t_riscv_word branch_target</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:602</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a5c5bed117fe29ae84e7b5217d6bb6e74"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a5c5bed117fe29ae84e7b5217d6bb6e74">CSR_ADDR_MCYCLEH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:421</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a8ac927e759e52873a7484aace521edcc"><div class="ttname"><a href="riscv__internal__types_8h.html#a8ac927e759e52873a7484aace521edcc">riscv_i32_f7</a></div><div class="ttdeci">constant integer riscv_i32_f7</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:36</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caba3269944a4c524946875a3d1773a090"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caba3269944a4c524946875a3d1773a090">riscv_subop_mulhss</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:235</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2af671c05f8820fc7aa3c52ca16dc18bee"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2af671c05f8820fc7aa3c52ca16dc18bee">riscv_csr_access_rw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:308</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300aa4d9d245e380c337ecab7c05cbcd0ccb"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300aa4d9d245e380c337ecab7c05cbcd0ccb">riscv_opc_custom_0</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:52</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ac2f513c8eb0f285501c70224962798e9"><div class="ttname"><a href="riscv__internal__types_8h.html#ac2f513c8eb0f285501c70224962798e9">t_riscv_csr_mstatus::sie</a></div><div class="ttdeci">bit sie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:482</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa7fbc31600ca3964dd1f0e9d437fba34e"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa7fbc31600ca3964dd1f0e9d437fba34e">riscv_f3_xor</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:119</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303c"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303c">t_riscv_subop</a></div><div class="ttdeci">t_riscv_subop</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:212</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca088f025fbfba3c824253a027f3c1af8a"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca088f025fbfba3c824253a027f3c1af8a">riscv_subop_add</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:223</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1a3ee6999b6a7ace67c3baaf78466cb40b"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a3ee6999b6a7ace67c3baaf78466cb40b">riscv_f3_lbu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:155</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a></div><div class="ttdeci">t_riscv_mode</div><div class="ttdef"><b>Definition:</b> riscv.h:89</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fa2525185655294da4b1efd2d391866fdd"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa2525185655294da4b1efd2d391866fdd">riscv_f3_beq</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:141</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__decode"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:573</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae7adc49be45ca1a6dfafd12ad596e521"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae7adc49be45ca1a6dfafd12ad596e521">CSR_ADDR_UTVEC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:371</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a37d860f997f155dbaab992d49430afd0"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a37d860f997f155dbaab992d49430afd0">riscv_opc_store_fp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:58</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3ae532809a7834dabd6130571c8c73bb9d"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ae532809a7834dabd6130571c8c73bb9d">riscv_op_auipc</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:205</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a071a701d26ad914c27fcbfbf5ea5d319"><div class="ttname"><a href="riscv__internal__types_8h.html#a071a701d26ad914c27fcbfbf5ea5d319">riscv_i32_opc</a></div><div class="ttdeci">constant integer riscv_i32_opc</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:31</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_adb7f3af9e5655f3410d8e7253fa193f0af95840fb11830b9c26c77e73b3105777"><div class="ttname"><a href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0af95840fb11830b9c26c77e73b3105777">riscv_f3_sw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:164</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7f8dbac3be38448bbaf68ac0a202c3ba"><div class="ttname"><a href="riscv__internal__types_8h.html#a7f8dbac3be38448bbaf68ac0a202c3ba">t_riscv_csr_controls::trap_cause</a></div><div class="ttdeci">t_riscv_trap_cause trap_cause</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:341</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9fe13e5d42a6d6cfeab32c55fda5d139"><div class="ttname"><a href="riscv__internal__types_8h.html#a9fe13e5d42a6d6cfeab32c55fda5d139">t_riscv_i32_alu_result::branch_condition_met</a></div><div class="ttdeci">bit branch_condition_met</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:601</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caa1047f81f36b85dcf812c6669126b571"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caa1047f81f36b85dcf812c6669126b571">riscv_subop_illegal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:214</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4f98741b814b27fd07902f00cadd7539af090c348ce4a3a64637b85c50c012a3b"><div class="ttname"><a href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af090c348ce4a3a64637b85c50c012a3b">riscv_f12_ecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:104</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a8f4c54dec352d16ba4f164e2a2854866"><div class="ttname"><a href="riscv__internal__types_8h.html#a8f4c54dec352d16ba4f164e2a2854866">t_riscv_csr_mstatus::tsr</a></div><div class="ttdeci">bit tsr</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:468</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a600ac3ba421c84f0dd73ddcb49574fcc"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a600ac3ba421c84f0dd73ddcb49574fcc">riscv_opc_load_fp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:51</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__alu__result"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__alu__result">t_riscv_i32_alu_result</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:598</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae145c589b0e4433040cce3d1c6257dca"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae145c589b0e4433040cce3d1c6257dca">CSR_ADDR_SBADADDR</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:399</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a2076f4bfdc37da8352f408552fb8a74d"><div class="ttname"><a href="riscv__internal__types_8h.html#a2076f4bfdc37da8352f408552fb8a74d">t_riscv_csr_mstatus::tvm</a></div><div class="ttdeci">bit tvm</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:470</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csrs__minimal"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csrs__minimal">t_riscv_csrs_minimal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:541</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a4a5dc02fadd9c667a66fa914e531bcdf"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a4a5dc02fadd9c667a66fa914e531bcdf">CSR_ADDR_UIE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:370</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a62021472509577b50735f4c65bbc884c"><div class="ttname"><a href="riscv__internal__types_8h.html#a62021472509577b50735f4c65bbc884c">t_riscv_csr_controls::trap_value</a></div><div class="ttdeci">bit[32] trap_value</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:343</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a0b01d006472514a79964e3cd94c7937e"><div class="ttname"><a href="riscv__internal__types_8h.html#a0b01d006472514a79964e3cd94c7937e">t_riscv_csr_controls::timer_load</a></div><div class="ttdeci">bit timer_load</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:337</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca53773df1fd70e6c2832f3dabac70394b"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca53773df1fd70e6c2832f3dabac70394b">riscv_subop_slt</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:226</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca1b37c068c368d4aa39554b4203f4ee7c"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca1b37c068c368d4aa39554b4203f4ee7c">riscv_subop_lbu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:246</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a27e7405a35b548def09dd2ab96f14d07"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a27e7405a35b548def09dd2ab96f14d07">riscv_opcc2_lwsp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:95</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a00579cf9e2da3ac07527c0e56e345844"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a00579cf9e2da3ac07527c0e56e345844">riscv_opc_misc_mem</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:53</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca6d871a226029d5235c54bda8477bd6be"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6d871a226029d5235c54bda8477bd6be">riscv_subop_beq</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:216</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fa751c0fb296e073796a19fbd89e14b27f"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa751c0fb296e073796a19fbd89e14b27f">riscv_f3_bne</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:142</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fadc8a58f99de61f20b495e4a7487a071b"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fadc8a58f99de61f20b495e4a7487a071b">riscv_f3_bge</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:144</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1e2086f41821cd034df868a355bc78a9"><div class="ttname"><a href="riscv__internal__types_8h.html#a1e2086f41821cd034df868a355bc78a9">t_riscv_csr_data::take_interrupt</a></div><div class="ttdeci">bit take_interrupt</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:324</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cad2bf9fca1c968e2a2848a79c8e92c18d"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad2bf9fca1c968e2a2848a79c8e92c18d">riscv_subop_blt</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:218</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a663f8d82dd823d72d5a3c86df8cea021"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663f8d82dd823d72d5a3c86df8cea021">CSR_ADDR_SPTBR</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:401</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a07f3b6416df7b2e3b6e220f28cef4c4b"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a07f3b6416df7b2e3b6e220f28cef4c4b">riscv_opc_nmadd</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:67</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3809ef0233b552c406d545fc218832d6"><div class="ttname"><a href="riscv__internal__types_8h.html#a3809ef0233b552c406d545fc218832d6">t_riscv_csr_controls::trap</a></div><div class="ttdeci">bit trap</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:340</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a65dcc32454579bf8dba019899071a0d1"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a65dcc32454579bf8dba019899071a0d1">riscv_mcause_secall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:279</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3">t_riscv_op</a></div><div class="ttdeci">t_riscv_op</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:194</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a74f6f17ea786b405a9c88c3327f21246"><div class="ttname"><a href="riscv__internal__types_8h.html#a74f6f17ea786b405a9c88c3327f21246">t_riscv_i32_inst::data</a></div><div class="ttdeci">bit[32] data</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:558</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9cf9fd61a30318f6cc29861ed9460d84"><div class="ttname"><a href="riscv__internal__types_8h.html#a9cf9fd61a30318f6cc29861ed9460d84">t_riscv_i32_coproc_response::result</a></div><div class="ttdeci">t_riscv_word result</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:624</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cad9ed6bcfae0ed8e6eaec8102d397df90"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad9ed6bcfae0ed8e6eaec8102d397df90">riscv_subop_bgeu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:221</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1ae9cd7f849458f2eb10af299e10444bc5"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ae9cd7f849458f2eb10af299e10444bc5">riscv_mcause_illegal_instruction</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:272</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75af67a361af3638479761f4186122be4b3"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af67a361af3638479761f4186122be4b3">CSR_ADDR_READ_ONLY</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:359</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3ad80364d6dfba4aa8306e1d29b6729a05"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ad80364d6dfba4aa8306e1d29b6729a05">riscv_op_load</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:201</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aa6137c28353b783fc4071266cadce448"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa6137c28353b783fc4071266cadce448">CSR_ADDR_USER_MODE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:362</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca220aca6acdc588f10231d17cae1d59ec"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca220aca6acdc588f10231d17cae1d59ec">riscv_subop_csrrw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:261</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aa0ed05acded10d4e9cf1e026810269b0"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa0ed05acded10d4e9cf1e026810269b0">CSR_ADDR_CYCLE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:380</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a03815e02bca57c5f21d25048503600ac"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a03815e02bca57c5f21d25048503600ac">CSR_ADDR_MIP</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:415</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8f"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8f">t_riscv_f3_system</a></div><div class="ttdeci">t_riscv_f3_system</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:176</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2a1b6fa1e65f95f1a6f387123a839b6161"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2a1b6fa1e65f95f1a6f387123a839b6161">riscv_csr_access_write</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:306</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cab25fca7b35b1bbcca1ec535ba7b45c39"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab25fca7b35b1bbcca1ec535ba7b45c39">riscv_subop_csrrc</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:263</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a4829c8380ec60111eed17bd760761843"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a4829c8380ec60111eed17bd760761843">riscv_opc_custom_3</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:77</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__inst"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:556</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4f98741b814b27fd07902f00cadd7539"><div class="ttname"><a href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539">t_riscv_system_f12</a></div><div class="ttdeci">t_riscv_system_f12</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:103</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfaac6ee17d50eb69e10001c899d2c995c9"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfaac6ee17d50eb69e10001c899d2c995c9">riscv_f3_sltu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:118</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3ab4e04093477381fc8ee0a238720f4978"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3ab4e04093477381fc8ee0a238720f4978">riscv_op_jal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:196</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__controls"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:609</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a41e59600cd36ea0aa10dccb2f459a933"><div class="ttname"><a href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933">t_riscv_abi</a></div><div class="ttdeci">t_riscv_abi</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:40</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa211e50054132d381dec136f83e6bb924"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa211e50054132d381dec136f83e6bb924">riscv_f3_divu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:133</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62acafe34bdab41b0f59763daa764ee05ab"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62acafe34bdab41b0f59763daa764ee05ab">riscv_trap_cause_illegal_instruction</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:289</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aaed3b1aa872501277b2b493a99f69a8c"><div class="ttname"><a href="riscv__internal__types_8h.html#aaed3b1aa872501277b2b493a99f69a8c">riscv_i32_rs1</a></div><div class="ttdeci">constant integer riscv_i32_rs1</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:34</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a97bef4856def322cd5dbbbe9b0e5970b"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a97bef4856def322cd5dbbbe9b0e5970b">riscv_mcause_uecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:278</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a0fc691f0c4aa4bd7b0c26a5fa57c78f7"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a0fc691f0c4aa4bd7b0c26a5fa57c78f7">riscv_mcause_mecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:281</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ade39528da44ad7031162e99f5211fa4f"><div class="ttname"><a href="riscv__internal__types_8h.html#ade39528da44ad7031162e99f5211fa4f">t_riscv_csr_mstatus::mxr</a></div><div class="ttdeci">bit mxr</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:471</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca280d6a16f389e5e15d18d7fb4aeff2e4"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca280d6a16f389e5e15d18d7fb4aeff2e4">riscv_subop_lh</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:244</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cac86e44198ebd0b38401f604f77c5052a"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac86e44198ebd0b38401f604f77c5052a">riscv_subop_sub</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:224</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a03343537c710a38719a7d5020fa1f86a"><div class="ttname"><a href="riscv__internal__types_8h.html#a03343537c710a38719a7d5020fa1f86a">t_riscv_csr_mstatus::mie</a></div><div class="ttdeci">bit mie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:481</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af4bd5800a40ce4e9fa701e756e1f8ca4"><div class="ttname"><a href="riscv__internal__types_8h.html#af4bd5800a40ce4e9fa701e756e1f8ca4">t_riscv_csr_data::read_data</a></div><div class="ttdeci">t_riscv_word read_data</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:323</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa4b20bb3cd62223622e3ba939088c174e"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa4b20bb3cd62223622e3ba939088c174e">riscv_f3_slt</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:117</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__mie"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__mie">t_riscv_csr_mie</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:508</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a13e5ea9fe5ee05a3ee54fa634f2c2573"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a13e5ea9fe5ee05a3ee54fa634f2c2573">riscv_op_misc_mem</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:200</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300adf2f38378aec633d9e8643a560c20929"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300adf2f38378aec633d9e8643a560c20929">riscv_opc_jal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:74</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae6830d6e0bec53bc5757f18d30af94a2"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae6830d6e0bec53bc5757f18d30af94a2">CSR_ADDR_TIME</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:381</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_acd9f194426e337c49b20ff71337cfd58"><div class="ttname"><a href="riscv__internal__types_8h.html#acd9f194426e337c49b20ff71337cfd58">t_riscv_i32_trace::rfw_rd</a></div><div class="ttdeci">bit[5] rfw_rd</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:637</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1ac22575d381708389b89e6dbbbc67aa9f"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ac22575d381708389b89e6dbbbc67aa9f">riscv_mcause_load_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:274</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a0b2623f6c04e8f6cd397f6a7a7ca3ec0"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a0b2623f6c04e8f6cd397f6a7a7ca3ec0">riscv_opc_nmsub</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:66</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fa868ae67eec148a9fc7333f7bc07b388f"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa868ae67eec148a9fc7333f7bc07b388f">riscv_f3_blt</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:143</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fab2e7d544d1d6cd4525f4e0835e9e49d0"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fab2e7d544d1d6cd4525f4e0835e9e49d0">riscv_f3_csrrc</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:180</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4f98741b814b27fd07902f00cadd7539af670c99b793de7735cf0d573596c28b6"><div class="ttname"><a href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539af670c99b793de7735cf0d573596c28b6">riscv_f12_mwfi</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:108</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a46d6b76e87cf48783aeb2a11c54f7a59"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a46d6b76e87cf48783aeb2a11c54f7a59">riscv_opc_msub</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:65</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fa3bbd923e0915c8ef90f0d26a5d7f89a8"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa3bbd923e0915c8ef90f0d26a5d7f89a8">riscv_f3_privileged</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:177</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1a0f774b303e7d2d788dd4b898e6a1eaaf"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a0f774b303e7d2d788dd4b898e6a1eaaf">riscv_f3_lw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:154</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__mip"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__mip">t_riscv_csr_mip</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:491</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a1fe754edcab2a4aae567ac3c1a08bfe2"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1fe754edcab2a4aae567ac3c1a08bfe2">riscv_opc_op</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:61</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300ad1edf56daa9476c14795e6e393ed87a5"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ad1edf56daa9476c14795e6e393ed87a5">riscv_opc_resvd_1</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:73</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa8b8e94c3d00e0572485f6272ca2a36d6"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8b8e94c3d00e0572485f6272ca2a36d6">riscv_f3_remu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:135</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa8da7d9af7daa5f2e5b515e786c17144f"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa8da7d9af7daa5f2e5b515e786c17144f">riscv_f3_div</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:132</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a1d5b0e7a482dd6c121578377a3cce890"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1d5b0e7a482dd6c121578377a3cce890">CSR_ADDR_MCOUNTEREN</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:410</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3abe8958326ffb884da3962301e720d422"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3abe8958326ffb884da3962301e720d422">riscv_op_lui</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:206</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ade53dd97d779112efe2176c2b186ed5f"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ade53dd97d779112efe2176c2b186ed5f">CSR_ADDR_SCAUSE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:398</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a663e0e830f93e9bd7702a8247527d58f"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a663e0e830f93e9bd7702a8247527d58f">CSR_ADDR_INSTRETH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:386</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab3b132074cc1ba7b8abe16792016b34a"><div class="ttname"><a href="riscv__internal__types_8h.html#ab3b132074cc1ba7b8abe16792016b34a">t_riscv_i32_trace::trap</a></div><div class="ttdeci">bit trap</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:641</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__data"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__data">t_riscv_csr_data</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:322</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2aaaadaf540e70473912a60879812a2a7c"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aaaadaf540e70473912a60879812a2a7c">riscv_csr_access_rs</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:309</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1">t_riscv_f3_load</a></div><div class="ttdeci">t_riscv_f3_load</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:151</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57f"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57f">t_riscv_f3_branch</a></div><div class="ttdeci">t_riscv_f3_branch</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:140</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fa79db34263acce1cd80c92c4f94dc3844"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa79db34263acce1cd80c92c4f94dc3844">riscv_f3_csrrs</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:179</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa4819eee1b772d00316f10e7b12b97303"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa4819eee1b772d00316f10e7b12b97303">riscv_f3_mul</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:128</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__mstatus"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__mstatus">t_riscv_csr_mstatus</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:466</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300">t_riscv_opc_rv32</a></div><div class="ttdeci">t_riscv_opc_rv32</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:49</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ad26e40ad6fda432339c58ee96b2f3875"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ad26e40ad6fda432339c58ee96b2f3875">CSR_ADDR_DSCRATCH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:438</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69faac49aed63f95e7b125225aeaa143b68c"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faac49aed63f95e7b125225aeaa143b68c">riscv_f3_mulh</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:129</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a14dddcdec7c652cfca8dec2489de6e78"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a14dddcdec7c652cfca8dec2489de6e78">riscv_opc_madd</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:64</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa9c19d20845e117468a68d60084ea0836"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa9c19d20845e117468a68d60084ea0836">riscv_f3_mulhu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:131</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1aabf554a289b7feddd64a3276c0676487"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1aabf554a289b7feddd64a3276c0676487">riscv_f3_lb</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:152</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__access"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:315</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__dcsr"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__dcsr">t_riscv_csr_dcsr</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:446</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cacd246f907ec604ce0b37e985fd8c103b"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cacd246f907ec604ce0b37e985fd8c103b">riscv_subop_sh</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:250</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aa02a8c635ae6f8f002d3c380fe47f203"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aa02a8c635ae6f8f002d3c380fe47f203">CSR_ADDR_READ_WRITE_B</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:357</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca7e0e3d47c5d5f420fdd19f6c1223d1ba"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7e0e3d47c5d5f420fdd19f6c1223d1ba">riscv_subop_and</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:232</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a41e59600cd36ea0aa10dccb2f459a933ac706fc8aee5cabc9bdf84288fd8e64b8"><div class="ttname"><a href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933ac706fc8aee5cabc9bdf84288fd8e64b8">riscv_abi_sp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:43</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aad6c4d2e844752a40ab5a1b5ed910139"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aad6c4d2e844752a40ab5a1b5ed910139">CSR_ADDR_TIMEH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:385</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a60a79b436ce02794c605ed3b2ef36de0"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a60a79b436ce02794c605ed3b2ef36de0">riscv_trap_cause_uecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:295</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cad96bef013ddedc5068aee0bc94e2eea5"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad96bef013ddedc5068aee0bc94e2eea5">riscv_subop_fence</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:258</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aaca75aa05b4a48d488738cb5443534c4"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aaca75aa05b4a48d488738cb5443534c4">CSR_ADDR_SSTATUS</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:390</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a6f32751b6386129737ad21fda7353306"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a6f32751b6386129737ad21fda7353306">riscv_opcc1_li</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:88</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a84bf5e9a53144344e2b40e87baaa4cfa"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a84bf5e9a53144344e2b40e87baaa4cfa">riscv_mcause_hecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:280</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a34e3b194808c81a56b07ad34134aecde"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a34e3b194808c81a56b07ad34134aecde">riscv_trap_cause_mecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:298</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a1830e9409521b853708d20169c711090"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a1830e9409521b853708d20169c711090">CSR_ADDR_STVEC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:394</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9dd65f7273230a34a778c0de6f1d3aa1a8d7469139ccee86fff18ef82909de982"><div class="ttname"><a href="riscv__internal__types_8h.html#a9dd65f7273230a34a778c0de6f1d3aa1a8d7469139ccee86fff18ef82909de982">riscv_f3_lhu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:156</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1ab9e916e63964eec26c654453271d52b5"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1ab9e916e63964eec26c654453271d52b5">riscv_mcause_breakpoint</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:273</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69fa51c78b6a237eba0573889664f88c932d"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69fa51c78b6a237eba0573889664f88c932d">riscv_f3_mulhsu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:130</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a8ab7af3703c3390146f88e834cea49f1"><div class="ttname"><a href="riscv__internal__types_8h.html#a8ab7af3703c3390146f88e834cea49f1">t_riscv_csr_mstatus::mpp</a></div><div class="ttdeci">bit[2] mpp</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:476</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a1181243d9557390547f7a3799198f2b8"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a1181243d9557390547f7a3799198f2b8">riscv_opcc0_addi4spn</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:83</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a9b0d9c9f2abc74ed7b4e6946d6bb42f5"><div class="ttname"><a href="riscv__internal__types_8h.html#a9b0d9c9f2abc74ed7b4e6946d6bb42f5">t_riscv_csr_mstatus::mprv</a></div><div class="ttdeci">bit mprv</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:473</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300ae4c1e0c6367f19ead8f9281295d35e37"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ae4c1e0c6367f19ead8f9281295d35e37">riscv_opc_custom_2</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:70</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300ada0673cafb8958dbad32dc83586a6ee0"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300ada0673cafb8958dbad32dc83586a6ee0">riscv_opc_auipc</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:55</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca9975baa3ecd48cb54174823985486928"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9975baa3ecd48cb54174823985486928">riscv_subop_bne</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:217</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62af30a19209eaae260f47d0a59685019f1"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62af30a19209eaae260f47d0a59685019f1">riscv_trap_cause_secall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:296</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca01ecc557ed672f626ba6a47e15e711d9"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca01ecc557ed672f626ba6a47e15e711d9">riscv_subop_sw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:251</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caedfc29056a24c7dca1533b2728356a3d"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caedfc29056a24c7dca1533b2728356a3d">riscv_subop_bge</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:219</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae212616da778e8901984f0817d366988"><div class="ttname"><a href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988">t_riscv_mem_width</a></div><div class="ttdeci">t_riscv_mem_width</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:187</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a405c7dd0079ec34788a188d2a179e207"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a405c7dd0079ec34788a188d2a179e207">CSR_ADDR_SIDELEG</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:392</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a93648eba0214641a3ee78712865c6f10"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a93648eba0214641a3ee78712865c6f10">CSR_ADDR_MCAUSE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:413</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69f"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69f">t_riscv_f3_muldiv</a></div><div class="ttdeci">t_riscv_f3_muldiv</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:127</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a7c64be7c5883063b9af6ef725bd0d69faa811c890638e5095110f8dc9e3e84ecb"><div class="ttname"><a href="riscv__internal__types_8h.html#a7c64be7c5883063b9af6ef725bd0d69faa811c890638e5095110f8dc9e3e84ecb">riscv_f3_rem</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:134</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca5cd01a3986eb2985edc1c447eaeefd6c"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5cd01a3986eb2985edc1c447eaeefd6c">riscv_subop_mull</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:234</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62ac161c3f2bc6de79ce5535020ce705e22"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62ac161c3f2bc6de79ce5535020ce705e22">riscv_trap_cause_load_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:292</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ac6c9f6f558e33174205ba80148223247"><div class="ttname"><a href="riscv__internal__types_8h.html#ac6c9f6f558e33174205ba80148223247">t_riscv_csr_controls::interrupt</a></div><div class="ttdeci">bit interrupt</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:339</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cac06648748dbea24956ca8d68d74f650c"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cac06648748dbea24956ca8d68d74f650c">riscv_subop_or</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:231</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918aecab371e2470cea4b1f9e8e1fdbe7cda"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aecab371e2470cea4b1f9e8e1fdbe7cda">riscv_opcc1_addi</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:86</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a3609d4c10f428b25e88a9951fcf0df1c"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3609d4c10f428b25e88a9951fcf0df1c">CSR_ADDR_MTVAL</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:414</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa6350ca1ea985db4c33cc3d497fa00c2c"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa6350ca1ea985db4c33cc3d497fa00c2c">riscv_f3_srlsra</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:120</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca9b41f96676b754840950acd61a71c0ec"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca9b41f96676b754840950acd61a71c0ec">riscv_subop_lb</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:243</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918af144237e486ebec88da8a8e95c5925a7"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918af144237e486ebec88da8a8e95c5925a7">riscv_opcc2_swsp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:97</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a2decc73c332707e1ecd149e5e1304da4"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a2decc73c332707e1ecd149e5e1304da4">riscv_op_branch</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:195</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a168327302f20233912bd6f1f97b8ecff"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a168327302f20233912bd6f1f97b8ecff">CSR_ADDR_USTATUS</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:368</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aef467f74fd0348534d44d18e75959c47"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aef467f74fd0348534d44d18e75959c47">CSR_ADDR_MACHINE_MODE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:365</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_adb7f3af9e5655f3410d8e7253fa193f0ad0ac5977fa6824e6d2189bf9054f6d26"><div class="ttname"><a href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0ad0ac5977fa6824e6d2189bf9054f6d26">riscv_f3_sh</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:163</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918ad3e178e5f36ac93fcc0341b42d583a37"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad3e178e5f36ac93fcc0341b42d583a37">riscv_opcc2_slli</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:94</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fa0f4f7e8c277662e05b15bda78f894e61"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa0f4f7e8c277662e05b15bda78f894e61">riscv_f3_csrrsi</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:182</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa08107e47212ec3cae1565473e60132c7"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa08107e47212ec3cae1565473e60132c7">riscv_f3_and</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:122</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ad094cfe3306c4e05b37edf42370e2fa5a57e02dba4c91edbe414b77c3702db2a8"><div class="ttname"><a href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5a57e02dba4c91edbe414b77c3702db2a8">riscv_f3_fence</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:170</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_abf2b053e10ab294d94e1df728030e181"><div class="ttname"><a href="riscv__internal__types_8h.html#abf2b053e10ab294d94e1df728030e181">riscv_i32_ones</a></div><div class="ttdeci">constant integer riscv_i32_ones</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:30</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a63fa72ed2f7aeee3bc38df9225ca9376"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a63fa72ed2f7aeee3bc38df9225ca9376">riscv_opc_branch</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:71</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a000b8508e02405f4304c96be4e7d5c68"><div class="ttname"><a href="riscv__internal__types_8h.html#a000b8508e02405f4304c96be4e7d5c68">t_riscv_csr_access::access</a></div><div class="ttdeci">t_riscv_csr_access_type access</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:316</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a240c96067e2bafb7bd2fac12073dec24"><div class="ttname"><a href="riscv__internal__types_8h.html#a240c96067e2bafb7bd2fac12073dec24">t_riscv_csr_controls::retire</a></div><div class="ttdeci">bit retire</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:334</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a6cf787406952f195d7063b91a57a80b2"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a6cf787406952f195d7063b91a57a80b2">CSR_ADDR_SEPC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:397</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303caec19e0fce93a48ad54977f78e528df51"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303caec19e0fce93a48ad54977f78e528df51">riscv_subop_lw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:245</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a78b6acc03d523a95fd7b7302a3227df7"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a78b6acc03d523a95fd7b7302a3227df7">CSR_ADDR_READWRITE_MASK</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:355</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a380dbd6ddb353c2a17845f86cc89493a"><div class="ttname"><a href="riscv__internal__types_8h.html#a380dbd6ddb353c2a17845f86cc89493a">t_riscv_i32_decode_ext::dummy</a></div><div class="ttdeci">bit dummy</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:567</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a10b14e3c7ee746b01fca5866eb41191b"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a10b14e3c7ee746b01fca5866eb41191b">CSR_ADDR_READ_WRITE_C</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:358</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca6118fc78aa68082556ee250009361940"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca6118fc78aa68082556ee250009361940">riscv_subop_ecall</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:253</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fa9047248ea58c82443179689447dfdee2"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa9047248ea58c82443179689447dfdee2">riscv_f3_csrrw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:178</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca4f6aa781c497ac6598ce9f0b50ff6e25"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca4f6aa781c497ac6598ce9f0b50ff6e25">riscv_subop_srl</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:229</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca5b267e85ecfa949ea802fa9f93592e00"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca5b267e85ecfa949ea802fa9f93592e00">riscv_subop_lhu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:247</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a27f8a40ada362d6acedec65d11b76990"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a27f8a40ada362d6acedec65d11b76990">CSR_ADDR_SCOUNTEREN</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:395</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a6d1ebf76469e3858f1ef070ca986cbe6"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a6d1ebf76469e3858f1ef070ca986cbe6">riscv_mcause_instruction_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:271</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a63043e2af3fcea40331f8c01ae85aa9e"><div class="ttname"><a href="riscv__internal__types_8h.html#a63043e2af3fcea40331f8c01ae85aa9e">t_riscv_csr_access::address</a></div><div class="ttdeci">bit[12] address</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:317</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a9cab4a3bb92721b6008df2d8bd37537b"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a9cab4a3bb92721b6008df2d8bd37537b">riscv_trap_cause_load_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:291</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a48c753815150804d1a75d88e49e7062a"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a48c753815150804d1a75d88e49e7062a">riscv_trap_cause_instruction_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:287</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ad725d3ae50f71c9e29a02ce2aaed771f"><div class="ttname"><a href="riscv__internal__types_8h.html#ad725d3ae50f71c9e29a02ce2aaed771f">riscv_i32_f12</a></div><div class="ttdeci">constant integer riscv_i32_f12</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:37</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_adb7f3af9e5655f3410d8e7253fa193f0"><div class="ttname"><a href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0">t_riscv_f3_store</a></div><div class="ttdeci">t_riscv_f3_store</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:161</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca04521abfe2633eb60fa25d11bbc50eb4"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca04521abfe2633eb60fa25d11bbc50eb4">riscv_subop_rems</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:240</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cab89d7031402221f98352366378cac873"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab89d7031402221f98352366378cac873">riscv_subop_valid</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:213</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a6d3da1063ea857a7625855fa19c15893"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a6d3da1063ea857a7625855fa19c15893">riscv_op_store</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:202</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cab5b23819947c7a7a8252bcb474385eec"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cab5b23819947c7a7a8252bcb474385eec">riscv_subop_remu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:241</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8fa707fdf336fa01a98a845c2b38908b90f"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8fa707fdf336fa01a98a845c2b38908b90f">riscv_f3_csrrci</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:183</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62aa2b979ffe2c62ef122d1b4b4d3d55af1"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62aa2b979ffe2c62ef122d1b4b4d3d55af1">riscv_trap_cause_instruction_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:288</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca3242997f2e195f16cddd006f83f57667"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3242997f2e195f16cddd006f83f57667">riscv_subop_csrrs</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:262</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a32f5fb2581e2c392fe63dd283280f4a3"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a32f5fb2581e2c392fe63dd283280f4a3">riscv_opcc0_lw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:84</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a2d6aa7cac3f60a2f7127d2137430e0f8"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a2d6aa7cac3f60a2f7127d2137430e0f8">riscv_trap_cause_store_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:294</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae212616da778e8901984f0817d366988a725282723fc90df1ba7fd96e193730cc"><div class="ttname"><a href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a725282723fc90df1ba7fd96e193730cc">mw_byte</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:188</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ad094cfe3306c4e05b37edf42370e2fa5aca8f7165a489fa62715bd1aaf33a56e5"><div class="ttname"><a href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5aca8f7165a489fa62715bd1aaf33a56e5">riscv_f3_fence_i</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:171</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a96241dd11eba2f85958ef1020e87b001"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a96241dd11eba2f85958ef1020e87b001">CSR_ADDR_MHARTID</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:428</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a8a0e45e04b24d7fa0a3dbf2097ee5e1f"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a8a0e45e04b24d7fa0a3dbf2097ee5e1f">CSR_ADDR_MODE_MASK</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:361</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a61024478416ff3f6a76e9c2fab64cc82"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a61024478416ff3f6a76e9c2fab64cc82">CSR_ADDR_MIE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:408</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca3c65a9f0d5c93321d3b72bf8b2c261de"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3c65a9f0d5c93321d3b72bf8b2c261de">riscv_subop_sra</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:230</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75aae8aee1ed9b93fed4abedd73b8b2ed8a"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75aae8aee1ed9b93fed4abedd73b8b2ed8a">CSR_ADDR_UTVAL</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:376</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a70ceff3711c3c519d83c1b7338b91d3e"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a70ceff3711c3c519d83c1b7338b91d3e">riscv_op_ext</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:207</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a3baf45f7a4c6feb4c185a50a79b565a4"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a3baf45f7a4c6feb4c185a50a79b565a4">CSR_ADDR_MINSTRET</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:420</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a5c89079bc1e2315d3ff07e3ac6af34ef"><div class="ttname"><a href="riscv__internal__types_8h.html#a5c89079bc1e2315d3ff07e3ac6af34ef">t_riscv_csr_data::illegal_access</a></div><div class="ttdeci">bit illegal_access</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:327</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a21029dce394a07dcaba557f1e5f4363d"><div class="ttname"><a href="riscv__internal__types_8h.html#a21029dce394a07dcaba557f1e5f4363d">t_riscv_i32_inst::mode</a></div><div class="ttdeci">t_riscv_mode mode</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:557</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecf"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecf">t_riscv_f3_alu</a></div><div class="ttdeci">t_riscv_f3_alu</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:114</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918a60d76c80b7ee8166295de810595f1d48"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918a60d76c80b7ee8166295de810595f1d48">riscv_opcc1_j</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:91</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aae4008cae07f52f9c60f00c9e60267cc"><div class="ttname"><a href="riscv__internal__types_8h.html#aae4008cae07f52f9c60f00c9e60267cc">t_riscv_csr_mstatus::mpie</a></div><div class="ttdeci">bit mpie</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:478</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a9ac4253a3992d1dbe359f86a735eb6bb"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9ac4253a3992d1dbe359f86a735eb6bb">riscv_opc_lui</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:62</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918">t_riscv_opc_rv32c</a></div><div class="ttdeci">t_riscv_opc_rv32c</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:82</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab2ed6d971acc8a9d9926d304063e8212"><div class="ttname"><a href="riscv__internal__types_8h.html#ab2ed6d971acc8a9d9926d304063e8212">t_riscv_csr_mstatus::sum</a></div><div class="ttdeci">bit sum</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:472</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__trace"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:631</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a190d82ae219fa17ca35d3c5d281f9538"><div class="ttname"><a href="riscv__internal__types_8h.html#a190d82ae219fa17ca35d3c5d281f9538">riscv_i32_rs2</a></div><div class="ttdeci">constant integer riscv_i32_rs2</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:35</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a80d4c8b1331cafc8062335df3c5f8ef5"><div class="ttname"><a href="riscv__internal__types_8h.html#a80d4c8b1331cafc8062335df3c5f8ef5">t_riscv_csr_mstatus::xs</a></div><div class="ttdeci">bit[2] xs</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:474</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_adb7f3af9e5655f3410d8e7253fa193f0a1f95d90b707454deb43d561bbcf23964"><div class="ttname"><a href="riscv__internal__types_8h.html#adb7f3af9e5655f3410d8e7253fa193f0a1f95d90b707454deb43d561bbcf23964">riscv_f3_sb</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:162</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca60cc44dbd5c4ee93cccdb49f64830540"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca60cc44dbd5c4ee93cccdb49f64830540">riscv_subop_mret</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:255</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae8b0046ada0034d19bf37eb9c9613e21"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae8b0046ada0034d19bf37eb9c9613e21">CSR_ADDR_MIDELEG</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:407</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a59a38145a3325782c3c504a99c2a582a"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a59a38145a3325782c3c504a99c2a582a">CSR_ADDR_MTVEC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:409</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a49bff7f3ad35ca3e07d34eede4f646f6"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a49bff7f3ad35ca3e07d34eede4f646f6">riscv_opc_amo</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:60</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4f98741b814b27fd07902f00cadd7539ae3d99b2a6f11a02fab6f38c7c624bcd7"><div class="ttname"><a href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539ae3d99b2a6f11a02fab6f38c7c624bcd7">riscv_f12_ebreak</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:105</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fa9ca1d2d35c5640e1d62addde9cf28ac3"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa9ca1d2d35c5640e1d62addde9cf28ac3">riscv_f3_bgeu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:146</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a883341658eb5edf6c5a62abe3994d6c3"><div class="ttname"><a href="riscv__internal__types_8h.html#a883341658eb5edf6c5a62abe3994d6c3">riscv_i32_rd</a></div><div class="ttdeci">constant integer riscv_i32_rd</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:32</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae92821cc3c97c012f6ebb0d4f333b0e7"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae92821cc3c97c012f6ebb0d4f333b0e7">CSR_ADDR_USCRATCH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:373</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a43a6210ef52d4a81e47a02ef9869b095"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a43a6210ef52d4a81e47a02ef9869b095">riscv_mcause_instruction_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:270</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a41e59600cd36ea0aa10dccb2f459a933a3acf9e0f3db6319f712049cffe819395"><div class="ttname"><a href="riscv__internal__types_8h.html#a41e59600cd36ea0aa10dccb2f459a933a3acf9e0f3db6319f712049cffe819395">riscv_abi_link</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:42</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2aa4ba3fe1d47aabe8ddcf22febc8aaa1f"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2aa4ba3fe1d47aabe8ddcf22febc8aaa1f">riscv_csr_access_read</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:307</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca3a2269972499f6110d05a97790177586"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca3a2269972499f6110d05a97790177586">riscv_subop_bltu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:220</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3af0079a01d8017336b4d2fb2953b126e4"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3af0079a01d8017336b4d2fb2953b126e4">riscv_op_alu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:203</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a8ca0d25496f2069a09983a5d6f779a14"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a8ca0d25496f2069a09983a5d6f779a14">riscv_opc_load</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:50</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a1a29d63ce310464ca930beaf7b42d7d2"><div class="ttname"><a href="riscv__internal__types_8h.html#a1a29d63ce310464ca930beaf7b42d7d2">t_riscv_csr_access_type</a></div><div class="ttdeci">t_riscv_csr_access_type</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:304</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a9a2c33a3fc308554a08e1729c312d757"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a9a2c33a3fc308554a08e1729c312d757">riscv_opc_jalr</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:72</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a799a7b2dfdf21ae98c75074a3846d57fa6c1638cb4c4a84826640a33b660d946d"><div class="ttname"><a href="riscv__internal__types_8h.html#a799a7b2dfdf21ae98c75074a3846d57fa6c1638cb4c4a84826640a33b660d946d">riscv_f3_bltu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:145</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3aec7e7782fd53166c22de78c5fe645ae2"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3aec7e7782fd53166c22de78c5fe645ae2">riscv_op_jalr</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:197</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa016b5c0e3e7e839efd95d3bef8e70280"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa016b5c0e3e7e839efd95d3bef8e70280">riscv_f3_addsub</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:115</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1">t_riscv_mcause</a></div><div class="ttdeci">t_riscv_mcause</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:269</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a60b5aed8b6ac95baed962203d72e9f8a"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a60b5aed8b6ac95baed962203d72e9f8a">riscv_opc_op_imm32</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:56</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aa52de4c0bba0dad5665096402380ec1f"><div class="ttname"><a href="riscv__internal__types_8h.html#aa52de4c0bba0dad5665096402380ec1f">t_riscv_csr_mstatus::spp</a></div><div class="ttdeci">bit spp</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:477</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4b4e31d424491d3bac20c762257323dd"><div class="ttname"><a href="riscv__internal__types_8h.html#a4b4e31d424491d3bac20c762257323dd">t_riscv_csr_mstatus::sd</a></div><div class="ttdeci">bit sd</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:467</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75">t_riscv_csr_addr</a></div><div class="ttdeci">t_riscv_csr_addr</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:354</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300af301851f0a3e2913f118db98ba5ca94a"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af301851f0a3e2913f118db98ba5ca94a">riscv_opc_op_fp</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:68</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aa6d614288b16056c975866ec5b499826"><div class="ttname"><a href="riscv__internal__types_8h.html#aa6d614288b16056c975866ec5b499826">riscv_i32_f3</a></div><div class="ttdeci">constant integer riscv_i32_f3</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:33</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca7c0b1db0c6fb0f39ba36d7c46a96502a"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca7c0b1db0c6fb0f39ba36d7c46a96502a">riscv_subop_divs</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:238</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918ad136c60bb8a30c52d9bf9465738c5a34"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ad136c60bb8a30c52d9bf9465738c5a34">riscv_opcc1_bnez</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:93</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1acfeaec4f1ba0fe758581f73c9b4d6ad9"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1acfeaec4f1ba0fe758581f73c9b4d6ad9">riscv_mcause_store_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:276</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ae562b1b8805585ed318845aa864167c8"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ae562b1b8805585ed318845aa864167c8">CSR_ADDR_MINSTRETH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:422</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a77fc2e68ac9d144d7fe1c242af4ddacd"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a77fc2e68ac9d144d7fe1c242af4ddacd">CSR_ADDR_MCYCLE</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:419</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a942d0510f66f1517e1b7594c0f3d0ce8"><div class="ttname"><a href="riscv__internal__types_8h.html#a942d0510f66f1517e1b7594c0f3d0ce8">t_riscv_csr_mstatus::tw</a></div><div class="ttdeci">bit tw</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:469</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a115fda75d71bc23f1ba7f210971e490c"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a115fda75d71bc23f1ba7f210971e490c">riscv_trap_cause_breakpoint</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:290</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa2dae041ac257ba9ac31efe2a1c134960"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa2dae041ac257ba9ac31efe2a1c134960">riscv_f3_or</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:121</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca309a21c4968c35d902fabc7de80930df"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca309a21c4968c35d902fabc7de80930df">riscv_subop_sb</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:249</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300af85bf5f27699b3f42645dbdc5b885971"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300af85bf5f27699b3f42645dbdc5b885971">riscv_opc_op_imm</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:54</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__decode__ext"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__decode__ext">t_riscv_i32_decode_ext</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:566</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aaac2c06a3a51dba430582fe3e6fc916d"><div class="ttname"><a href="riscv__internal__types_8h.html#aaac2c06a3a51dba430582fe3e6fc916d">t_riscv_i32_trace::rfw_data_valid</a></div><div class="ttdeci">bit rfw_data_valid</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:636</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a139cebc75927848dc59080be7a44625d"><div class="ttname"><a href="riscv__internal__types_8h.html#a139cebc75927848dc59080be7a44625d">t_riscv_csr_controls::timer_clear</a></div><div class="ttdeci">bit timer_clear</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:336</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300afc4f51df62c44fe03691bfaa9846deb0"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300afc4f51df62c44fe03691bfaa9846deb0">riscv_opc_op32</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:63</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a08856c03eea1f38b4c379bd7e07bcc81"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a08856c03eea1f38b4c379bd7e07bcc81">riscv_opc_system</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:75</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a45e0e19e2fa40a16d3008701b97accd7"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a45e0e19e2fa40a16d3008701b97accd7">CSR_ADDR_SSCRATCH</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:396</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75af4737611212a451fa8421a62098126c4"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75af4737611212a451fa8421a62098126c4">CSR_ADDR_MIMPID</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:427</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a99dbf00dc8df1a014c420785023bf759"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a99dbf00dc8df1a014c420785023bf759">CSR_ADDR_MVENDORID</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:425</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1a66ed02ad194c364e2839839cc216a318"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1a66ed02ad194c364e2839839cc216a318">riscv_mcause_load_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:275</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a9549cccc4891452468437beb5b2dfa30"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a9549cccc4891452468437beb5b2dfa30">CSR_ADDR_INSTRET</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:382</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a08fc82df75bdc444a0d819430de25077"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a08fc82df75bdc444a0d819430de25077">CSR_ADDR_SEDELEG</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:391</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cad6c7953f6ff9986c4e900403c760fc52"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cad6c7953f6ff9986c4e900403c760fc52">riscv_subop_divu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:239</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a5b7bc22c6e3d98ee5817242ab11eaf54"><div class="ttname"><a href="riscv__internal__types_8h.html#a5b7bc22c6e3d98ee5817242ab11eaf54">t_riscv_csr_controls::timer_inc</a></div><div class="ttdeci">bit timer_inc</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:335</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a4f98741b814b27fd07902f00cadd7539abd8e351d960977ae8aa9d2fcf07415cc"><div class="ttname"><a href="riscv__internal__types_8h.html#a4f98741b814b27fd07902f00cadd7539abd8e351d960977ae8aa9d2fcf07415cc">riscv_f12_mret</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:107</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a942b6778afe40391c93e67403982632f"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a942b6778afe40391c93e67403982632f">CSR_ADDR_MISA</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:405</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a6c320686788db1b5c489584f0ea40bc1aac3a130b8cbcf1bca8a99dfedc870198"><div class="ttname"><a href="riscv__internal__types_8h.html#a6c320686788db1b5c489584f0ea40bc1aac3a130b8cbcf1bca8a99dfedc870198">riscv_mcause_store_fault</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:277</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a150d9ab6c29abfdd7b842577846d1ecfa3ccc8ee69d0a92ebd1d127617ed19a98"><div class="ttname"><a href="riscv__internal__types_8h.html#a150d9ab6c29abfdd7b842577846d1ecfa3ccc8ee69d0a92ebd1d127617ed19a98">riscv_f3_sll</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:116</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a0536458dabab088dedbf950858705766"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a0536458dabab088dedbf950858705766">CSR_ADDR_MSTATUS</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:404</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ab98f81ffe44649eefb0e9970d3238300a1360d67284c5548bc16dda1b17c0ce85"><div class="ttname"><a href="riscv__internal__types_8h.html#ab98f81ffe44649eefb0e9970d3238300a1360d67284c5548bc16dda1b17c0ce85">riscv_opc_resvd_2</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:76</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae212616da778e8901984f0817d366988a13d1ce8cecce4a9abf546832d9b8b5a2"><div class="ttname"><a href="riscv__internal__types_8h.html#ae212616da778e8901984f0817d366988a13d1ce8cecce4a9abf546832d9b8b5a2">mw_word</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:190</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75a72b199d78bba36988951ef696c9e921c"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75a72b199d78bba36988951ef696c9e921c">CSR_ADDR_UEPC</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:374</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a890a9a42edaf814c5225018c0aafd3a4"><div class="ttname"><a href="riscv__internal__types_8h.html#a890a9a42edaf814c5225018c0aafd3a4">t_riscv_i32_trace::instr_valid</a></div><div class="ttdeci">bit instr_valid</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:632</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a396b8c6304e2009e669383ac28dcaec3a9602fb95d344dfcee7f45ecabaa52f05"><div class="ttname"><a href="riscv__internal__types_8h.html#a396b8c6304e2009e669383ac28dcaec3a9602fb95d344dfcee7f45ecabaa52f05">riscv_op_system</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:198</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918aec4aa6b7f5b4a0a5445e7af14db2608b"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918aec4aa6b7f5b4a0a5445e7af14db2608b">riscv_opcc2_misc_alu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:96</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a07d5138ebbd0e263e0f701f0a5ac1278"><div class="ttname"><a href="riscv__internal__types_8h.html#a07d5138ebbd0e263e0f701f0a5ac1278">t_riscv_csr_mstatus::fs</a></div><div class="ttdeci">bit[2] fs</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:475</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918ac3e3fd97079e674bd74d7a38c7f72a07"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ac3e3fd97079e674bd74d7a38c7f72a07">riscv_opcc1_arith</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:90</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ae2538f79c0820e8a71fe224b923eeb75ac839432bac3f0e70fdcf536906f79f43"><div class="ttname"><a href="riscv__internal__types_8h.html#ae2538f79c0820e8a71fe224b923eeb75ac839432bac3f0e70fdcf536906f79f43">CSR_ADDR_MEDELEG</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:406</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303ca454d1741351265227b9ccb944ba5306d"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303ca454d1741351265227b9ccb944ba5306d">riscv_subop_sltu</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:227</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_aff2f202c67a35fd9b0e1ff1b279e303cafbe671b7f3e566b49c0346fd6827b974"><div class="ttname"><a href="riscv__internal__types_8h.html#aff2f202c67a35fd9b0e1ff1b279e303cafbe671b7f3e566b49c0346fd6827b974">riscv_subop_ebreak</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:254</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a3a0922411d927e3c759b8a163f177c62a730239cbc46dadf07e2d1906e304bbc0"><div class="ttname"><a href="riscv__internal__types_8h.html#a3a0922411d927e3c759b8a163f177c62a730239cbc46dadf07e2d1906e304bbc0">riscv_trap_cause_store_misaligned</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:293</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_af1f07fab2280f13ae1463d8f53054d8faae553b83df8bc01e7ad6222c9e88f504"><div class="ttname"><a href="riscv__internal__types_8h.html#af1f07fab2280f13ae1463d8f53054d8faae553b83df8bc01e7ad6222c9e88f504">riscv_f3_csrrwi</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:181</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_a760a6814f6b9af7320b38eca76f60918ae1acec384afa8f19e34367598fafcdb4"><div class="ttname"><a href="riscv__internal__types_8h.html#a760a6814f6b9af7320b38eca76f60918ae1acec384afa8f19e34367598fafcdb4">riscv_opcc0_sw</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:85</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_ad094cfe3306c4e05b37edf42370e2fa5"><div class="ttname"><a href="riscv__internal__types_8h.html#ad094cfe3306c4e05b37edf42370e2fa5">t_riscv_f3_misc_mem</a></div><div class="ttdeci">t_riscv_f3_misc_mem</div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:169</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
