<stg><name>wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.189</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:0 %wideSample_superSample_M_imag_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:1 %wideSample_superSample_M_imag_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:2 %wideSample_superSample_M_imag_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:3 %wideSample_superSample_M_imag_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:4 %wideSample_superSample_M_imag_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:5 %wideSample_superSample_M_imag_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:6 %wideSample_superSample_M_imag_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:7 %wideSample_superSample_M_imag_V_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:8 %wideSample_superSample_M_real_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:9 %wideSample_superSample_M_real_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:10 %wideSample_superSample_M_real_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:11 %wideSample_superSample_M_real_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:12 %wideSample_superSample_M_real_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:13 %wideSample_superSample_M_real_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:14 %wideSample_superSample_M_real_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:15 %wideSample_superSample_M_real_V_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamIn_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:33 %br_ln69 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split2._crit_edge_ifconv, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:1 %wideReadIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideReadIndex, void %.split2._crit_edge_ifconv, i3 0, void

]]></Node>
<StgValue><ssdm name="wideReadIndex18"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2 %i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %.split2._crit_edge_ifconv, i5 0, void

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3 %br_ln0 = br i1 %do_init, void %.split2, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamIn_0_0_0_0_0_018, i27 %p_wideStreamIn_0_0_0_0_0_019, i27 %p_wideStreamIn_0_0_0_0_0_0110, i27 %p_wideStreamIn_0_0_0_0_0_0111, i27 %p_wideStreamIn_0_0_0_0_0_0112, i27 %p_wideStreamIn_0_0_0_0_0_0113, i27 %p_wideStreamIn_0_0_0_0_0_0114, i27 %p_wideStreamIn_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamIn_0_0_1_0_0_02, i27 %p_wideStreamIn_0_0_1_0_0_0223, i27 %p_wideStreamIn_0_0_1_0_0_0224, i27 %p_wideStreamIn_0_0_1_0_0_0225, i27 %p_wideStreamIn_0_0_1_0_0_0226, i27 %p_wideStreamIn_0_0_1_0_0_0227, i27 %p_wideStreamIn_0_0_1_0_0_0228, i27 %p_wideStreamIn_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:3 %br_ln69 = br void %.split2

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
.split2:1 %trunc_ln69 = trunc i5 %i17

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:2 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:3 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:4 %i = add i5 %i17, i5 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:5 %br_ln71 = br i1 %trunc_ln69, void %_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit, void %.split2._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="432" op_0_bw="432" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:0 %empty_94 = read i432 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A, i27 %p_wideStreamIn_0_0_0_0_0_018, i27 %p_wideStreamIn_0_0_0_0_0_019, i27 %p_wideStreamIn_0_0_0_0_0_0110, i27 %p_wideStreamIn_0_0_0_0_0_0111, i27 %p_wideStreamIn_0_0_0_0_0_0112, i27 %p_wideStreamIn_0_0_0_0_0_0113, i27 %p_wideStreamIn_0_0_0_0_0_0114, i27 %p_wideStreamIn_0_0_0_0_0_0115, i27 %p_wideStreamIn_0_0_1_0_0_02, i27 %p_wideStreamIn_0_0_1_0_0_0223, i27 %p_wideStreamIn_0_0_1_0_0_0224, i27 %p_wideStreamIn_0_0_1_0_0_0225, i27 %p_wideStreamIn_0_0_1_0_0_0226, i27 %p_wideStreamIn_0_0_1_0_0_0227, i27 %p_wideStreamIn_0_0_1_0_0_0228, i27 %p_wideStreamIn_0_0_1_0_0_0229

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:1 %wideSample_superSample_M_real_V_0_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_0_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:2 %wideSample_superSample_M_real_V_1_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:3 %wideSample_superSample_M_real_V_2_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:4 %wideSample_superSample_M_real_V_3_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:5 %wideSample_superSample_M_real_V_4_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:6 %wideSample_superSample_M_real_V_5_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:7 %wideSample_superSample_M_real_V_6_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:8 %wideSample_superSample_M_real_V_7_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:9 %wideSample_superSample_M_imag_V_0_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:10 %wideSample_superSample_M_imag_V_1_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:11 %wideSample_superSample_M_imag_V_2_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:12 %wideSample_superSample_M_imag_V_3_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:13 %wideSample_superSample_M_imag_V_4_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:14 %wideSample_superSample_M_imag_V_5_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:15 %wideSample_superSample_M_imag_V_6_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="432">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:16 %wideSample_superSample_M_imag_V_7_1 = extractvalue i432 %empty_94

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:17 %store_ln71 = store i27 %wideSample_superSample_M_real_V_0_1, i27 %wideSample_superSample_M_real_V_0

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:18 %store_ln71 = store i27 %wideSample_superSample_M_real_V_1_1, i27 %wideSample_superSample_M_real_V_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:19 %store_ln71 = store i27 %wideSample_superSample_M_real_V_2_1, i27 %wideSample_superSample_M_real_V_2

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:20 %store_ln71 = store i27 %wideSample_superSample_M_real_V_3_1, i27 %wideSample_superSample_M_real_V_3

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:21 %store_ln71 = store i27 %wideSample_superSample_M_real_V_4_1, i27 %wideSample_superSample_M_real_V_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:22 %store_ln71 = store i27 %wideSample_superSample_M_real_V_5_1, i27 %wideSample_superSample_M_real_V_5

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:23 %store_ln71 = store i27 %wideSample_superSample_M_real_V_6_1, i27 %wideSample_superSample_M_real_V_6

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:24 %store_ln71 = store i27 %wideSample_superSample_M_real_V_7_1, i27 %wideSample_superSample_M_real_V_7

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:25 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_0_1, i27 %wideSample_superSample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:26 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:27 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:28 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:29 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:30 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:31 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:32 %store_ln71 = store i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit:33 %br_ln71 = br void %.split2._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:19 %icmp_ln78_1 = icmp_eq  i3 %wideReadIndex18, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:20 %icmp_ln78_2 = icmp_eq  i3 %wideReadIndex18, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln78_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:21 %icmp_ln78_3 = icmp_eq  i3 %wideReadIndex18, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln78_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:65 %wideReadIndex = xor i3 %wideReadIndex18, i3 4

]]></Node>
<StgValue><ssdm name="wideReadIndex"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2._crit_edge_ifconv:66 %icmp_ln69 = icmp_eq  i5 %i17, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:67 %br_ln69 = br i1 %icmp_ln69, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln83 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:0 %wideSample_superSample_M_imag_V_7_load = load i27 %wideSample_superSample_M_imag_V_7

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:1 %wideSample_superSample_M_imag_V_6_load = load i27 %wideSample_superSample_M_imag_V_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:2 %wideSample_superSample_M_imag_V_5_load = load i27 %wideSample_superSample_M_imag_V_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:3 %wideSample_superSample_M_imag_V_4_load = load i27 %wideSample_superSample_M_imag_V_4

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:4 %wideSample_superSample_M_imag_V_3_load = load i27 %wideSample_superSample_M_imag_V_3

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:5 %wideSample_superSample_M_imag_V_2_load = load i27 %wideSample_superSample_M_imag_V_2

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:6 %wideSample_superSample_M_imag_V_1_load = load i27 %wideSample_superSample_M_imag_V_1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:7 %wideSample_superSample_M_imag_V_0_load = load i27 %wideSample_superSample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:8 %wideSample_superSample_M_real_V_7_load = load i27 %wideSample_superSample_M_real_V_7

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:9 %wideSample_superSample_M_real_V_6_load = load i27 %wideSample_superSample_M_real_V_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:10 %wideSample_superSample_M_real_V_5_load = load i27 %wideSample_superSample_M_real_V_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:11 %wideSample_superSample_M_real_V_4_load = load i27 %wideSample_superSample_M_real_V_4

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:12 %wideSample_superSample_M_real_V_3_load = load i27 %wideSample_superSample_M_real_V_3

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:13 %wideSample_superSample_M_real_V_2_load = load i27 %wideSample_superSample_M_real_V_2

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:14 %wideSample_superSample_M_real_V_1_load = load i27 %wideSample_superSample_M_real_V_1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
.split2._crit_edge_ifconv:15 %wideSample_superSample_M_real_V_0_load = load i27 %wideSample_superSample_M_real_V_0

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_0_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:16 %tmp = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_0_load, i27 %wideSample_superSample_M_real_V_1_load, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_3_load, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_5_load, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_7_load, i3 %wideReadIndex18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:17 %tmp_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_0_load, i27 %wideSample_superSample_M_imag_V_1_load, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_3_load, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_5_load, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_7_load, i3 %wideReadIndex18

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:18 %icmp_ln78 = icmp_eq  i3 %wideReadIndex18, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:22 %icmp_ln78_4 = icmp_eq  i3 %wideReadIndex18, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln78_4"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2._crit_edge_ifconv:23 %icmp_ln78_5 = icmp_eq  i3 %wideReadIndex18, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln78_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:24 %select_ln78 = select i1 %icmp_ln78_5, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:25 %or_ln78 = or i1 %icmp_ln78_5, i1 %icmp_ln78_4

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:26 %select_ln78_1 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:27 %or_ln78_1 = or i1 %icmp_ln78_3, i1 %icmp_ln78_2

]]></Node>
<StgValue><ssdm name="or_ln78_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:28 %select_ln78_2 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln78_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:29 %or_ln78_2 = or i1 %icmp_ln78_1, i1 %icmp_ln78

]]></Node>
<StgValue><ssdm name="or_ln78_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:30 %select_ln78_3 = select i1 %or_ln78, i27 %select_ln78, i27 %select_ln78_1

]]></Node>
<StgValue><ssdm name="select_ln78_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:31 %or_ln78_3 = or i1 %or_ln78, i1 %or_ln78_1

]]></Node>
<StgValue><ssdm name="or_ln78_3"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:32 %select_ln78_4 = select i1 %or_ln78_2, i27 %select_ln78_2, i27 %wideSample_superSample_M_real_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:33 %select_ln78_5 = select i1 %or_ln78_3, i27 %select_ln78_3, i27 %select_ln78_4

]]></Node>
<StgValue><ssdm name="select_ln78_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:34 %select_ln78_6 = select i1 %icmp_ln78_5, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78_6"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:35 %select_ln78_7 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_7"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:36 %select_ln78_8 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln78_8"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:37 %select_ln78_9 = select i1 %or_ln78, i27 %select_ln78_6, i27 %select_ln78_7

]]></Node>
<StgValue><ssdm name="select_ln78_9"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:38 %select_ln78_10 = select i1 %or_ln78_2, i27 %select_ln78_8, i27 %wideSample_superSample_M_imag_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:39 %select_ln78_11 = select i1 %or_ln78_3, i27 %select_ln78_9, i27 %select_ln78_10

]]></Node>
<StgValue><ssdm name="select_ln78_11"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:40 %select_ln78_12 = select i1 %icmp_ln78_4, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78_12"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:41 %or_ln78_4 = or i1 %icmp_ln78_4, i1 %icmp_ln78_3

]]></Node>
<StgValue><ssdm name="or_ln78_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:42 %select_ln78_13 = select i1 %icmp_ln78_2, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_13"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:43 %or_ln78_5 = or i1 %icmp_ln78_2, i1 %icmp_ln78_1

]]></Node>
<StgValue><ssdm name="or_ln78_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:44 %select_ln78_14 = select i1 %icmp_ln78, i27 %wideSample_superSample_M_real_V_2_load, i27 %wideSample_superSample_M_real_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:45 %select_ln78_15 = select i1 %or_ln78_4, i27 %select_ln78_12, i27 %select_ln78_13

]]></Node>
<StgValue><ssdm name="select_ln78_15"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:46 %or_ln78_6 = or i1 %or_ln78_4, i1 %or_ln78_5

]]></Node>
<StgValue><ssdm name="or_ln78_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:47 %select_ln78_16 = select i1 %or_ln78_6, i27 %select_ln78_15, i27 %select_ln78_14

]]></Node>
<StgValue><ssdm name="select_ln78_16"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:48 %select_ln78_17 = select i1 %icmp_ln78_4, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78_17"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:49 %select_ln78_18 = select i1 %icmp_ln78_2, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_18"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:50 %select_ln78_19 = select i1 %icmp_ln78, i27 %wideSample_superSample_M_imag_V_2_load, i27 %wideSample_superSample_M_imag_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_19"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:51 %select_ln78_20 = select i1 %or_ln78_4, i27 %select_ln78_17, i27 %select_ln78_18

]]></Node>
<StgValue><ssdm name="select_ln78_20"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:52 %select_ln78_21 = select i1 %or_ln78_6, i27 %select_ln78_20, i27 %select_ln78_19

]]></Node>
<StgValue><ssdm name="select_ln78_21"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:53 %select_ln78_22 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_real_V_6_load, i27 %wideSample_superSample_M_real_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78_22"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:54 %select_ln78_23 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_real_V_4_load, i27 %wideSample_superSample_M_real_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_23"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:55 %select_ln78_24 = select i1 %or_ln78_1, i27 %select_ln78_22, i27 %select_ln78_23

]]></Node>
<StgValue><ssdm name="select_ln78_24"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2._crit_edge_ifconv:56 %or_ln78_7 = or i1 %or_ln78_1, i1 %or_ln78_2

]]></Node>
<StgValue><ssdm name="or_ln78_7"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:57 %select_ln78_25 = select i1 %or_ln78_7, i27 %select_ln78_24, i27 %wideSample_superSample_M_real_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_25"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:58 %select_ln78_26 = select i1 %icmp_ln78_3, i27 %wideSample_superSample_M_imag_V_6_load, i27 %wideSample_superSample_M_imag_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln78_26"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:59 %select_ln78_27 = select i1 %icmp_ln78_1, i27 %wideSample_superSample_M_imag_V_4_load, i27 %wideSample_superSample_M_imag_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln78_27"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:60 %select_ln78_28 = select i1 %or_ln78_1, i27 %select_ln78_26, i27 %select_ln78_27

]]></Node>
<StgValue><ssdm name="select_ln78_28"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:61 %select_ln78_29 = select i1 %or_ln78_7, i27 %select_ln78_28, i27 %wideSample_superSample_M_imag_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln78_29"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="251" op_0_bw="251" op_1_bw="27" op_2_bw="5" op_3_bw="27" op_4_bw="5" op_5_bw="27" op_6_bw="5" op_7_bw="27" op_8_bw="5" op_9_bw="27" op_10_bw="5" op_11_bw="27" op_12_bw="5" op_13_bw="27" op_14_bw="5" op_15_bw="27">
<![CDATA[
.split2._crit_edge_ifconv:62 %tmp_2 = bitconcatenate i251 @_ssdm_op_BitConcatenate.i251.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %select_ln78_29, i5 0, i27 %select_ln78_25, i5 0, i27 %select_ln78_21, i5 0, i27 %select_ln78_16, i5 0, i27 %select_ln78_11, i5 0, i27 %select_ln78_5, i5 0, i27 %tmp_3, i5 0, i27 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="251">
<![CDATA[
.split2._crit_edge_ifconv:63 %zext_ln174 = zext i251 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split2._crit_edge_ifconv:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn, i256 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln83 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
