{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670360704494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360704494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:05:04 2022 " "Processing started: Tue Dec 06 15:05:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360704494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360704494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360704494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670360705337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670360705337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nbitregister " "Found entity 1: Nbitregister" {  } { { "../term project extra/Nbitregister.v" "" { Text "Z:/MyCSE2441Labs/term project extra/Nbitregister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360711711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360711711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/nbitou.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/nbitou.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitOU " "Found entity 1: NbitOU" {  } { { "../term project extra/NbitOU.v" "" { Text "Z:/MyCSE2441Labs/term project extra/NbitOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360711773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360711773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab 11/clock_div.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360711836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360711836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab5/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab5/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../Lab5/binary2seven.v" "" { Text "Z:/MyCSE2441Labs/Lab5/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360711898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360711898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/calc_out_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/calc_out_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out_unit " "Found entity 1: calc_out_unit" {  } { { "../Lab 10/calc_out_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360711961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360711961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/mux_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/mux_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_reg " "Found entity 1: MUX_reg" {  } { { "../Lab9/MUX_reg.v" "" { Text "Z:/MyCSE2441Labs/Lab9/MUX_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 6/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 6/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../Lab 6/fulladder.v" "" { Text "Z:/MyCSE2441Labs/Lab 6/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "EdgeDetect.v" "" { Text "Z:/MyCSE2441Labs/Term Project/EdgeDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Lab 11/shift_reg.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../Lab 11/keypad_input.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Lab 11/keypad_fsm.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Lab 11/keypad_decoder.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Lab 11/keypad_base.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/calc_in_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/calc_in_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_in_unit " "Found entity 1: calc_in_unit" {  } { { "../Lab 11/calc_in_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../Lab 10/half_adder.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../Lab 10/binary2bcd.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../Lab 10/add3.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/eightbit_ripplecarryadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/eightbit_ripplecarryadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eightbit_ripplecarryadder " "Found entity 1: eightbit_ripplecarryadder" {  } { { "../Lab9/eightbit_ripplecarryadder.v" "" { Text "Z:/MyCSE2441Labs/Lab9/eightbit_ripplecarryadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/calc_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/calc_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out " "Found entity 1: calc_out" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/two_funct_au.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/two_funct_au.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_funct_au " "Found entity 1: two_funct_au" {  } { { "../term project extra/two_funct_au.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/two2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/two2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2onemux " "Found entity 1: two2onemux" {  } { { "../term project extra/two2onemux.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two2onemux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360712960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360712960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360713023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_project.v 1 1 " "Found 1 design units, including 1 entities, in source file term_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 term_project " "Found entity 1: term_project" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360713085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(56) " "Verilog HDL Instantiation warning at calc_out.v(56): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(71) " "Verilog HDL Instantiation warning at calc_out.v(71): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(86) " "Verilog HDL Instantiation warning at calc_out.v(86): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(100) " "Verilog HDL Instantiation warning at calc_out.v(100): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(129) " "Verilog HDL Instantiation warning at calc_out.v(129): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_funct_au.v(46) " "Verilog HDL Instantiation warning at two_funct_au.v(46): instance has no name" {  } { { "../term project extra/two_funct_au.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360713085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "term_project " "Elaborating entity \"term_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670360713460 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X term_project.v(6) " "Output port \"X\" at term_project.v(6) has no driver" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670360713476 "|term_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "term_project.v" "CU" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713648 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713663 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadA control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadA\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713663 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadB control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadB\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadR control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadOU control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadOU\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Iuau control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"Iuau\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Iuau control_unit.v(20) " "Inferred latch for \"Iuau\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOU control_unit.v(20) " "Inferred latch for \"LoadOU\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadR control_unit.v(20) " "Inferred latch for \"LoadR\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadB control_unit.v(20) " "Inferred latch for \"LoadB\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadA control_unit.v(20) " "Inferred latch for \"LoadA\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.v(20) " "Inferred latch for \"clear\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 "|term_project|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect control_unit:CU\|EdgeDetect:INST " "Elaborating entity \"EdgeDetect\" for hierarchy \"control_unit:CU\|EdgeDetect:INST\"" {  } { { "control_unit.v" "INST" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_in_unit calc_in_unit:INPUT " "Elaborating entity \"calc_in_unit\" for hierarchy \"calc_in_unit:INPUT\"" {  } { { "term_project.v" "INPUT" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out calc_in_unit.v(37) " "Verilog HDL Always Construct warning at calc_in_unit.v(37): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab 11/calc_in_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670360713726 "|term_project|calc_in_unit:INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input calc_in_unit:INPUT\|keypad_input:ki " "Elaborating entity \"keypad_input\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\"" {  } { { "../Lab 11/calc_in_unit.v" "ki" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\"" {  } { { "../Lab 11/keypad_input.v" "keypad_base" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Lab 11/keypad_base.v" "keypad_clock_divider" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Lab 11/keypad_base.v" "keypad_fsm" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360713976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Lab 11/keypad_base.v" "keypad_key_decoder" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg calc_in_unit:INPUT\|keypad_input:ki\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|shift_reg:shift_reg\"" {  } { { "../Lab 11/keypad_input.v" "shift_reg" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM calc_in_unit:INPUT\|BCD2BinarySM:b2b " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\"" {  } { { "../Lab 11/calc_in_unit.v" "b2b" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_out_unit calc_in_unit:INPUT\|calc_out_unit:b2sm " "Elaborating entity \"calc_out_unit\" for hierarchy \"calc_in_unit:INPUT\|calc_out_unit:b2sm\"" {  } { { "../Lab 11/calc_in_unit.v" "b2sm" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder calc_in_unit:INPUT\|calc_out_unit:b2sm\|half_adder:s7 " "Elaborating entity \"half_adder\" for hierarchy \"calc_in_unit:INPUT\|calc_out_unit:b2sm\|half_adder:s7\"" {  } { { "../Lab 10/calc_out_unit.v" "s7" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_funct_au two_funct_au:au " "Elaborating entity \"two_funct_au\" for hierarchy \"two_funct_au:au\"" {  } { { "term_project.v" "au" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbitregister two_funct_au:au\|Nbitregister:Nbitregister_inst1 " "Elaborating entity \"Nbitregister\" for hierarchy \"two_funct_au:au\|Nbitregister:Nbitregister_inst1\"" {  } { { "../term project extra/two_funct_au.v" "Nbitregister_inst1" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit_ripplecarryadder two_funct_au:au\|eightbit_ripplecarryadder:comb_3 " "Elaborating entity \"eightbit_ripplecarryadder\" for hierarchy \"two_funct_au:au\|eightbit_ripplecarryadder:comb_3\"" {  } { { "../term project extra/two_funct_au.v" "comb_3" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder two_funct_au:au\|eightbit_ripplecarryadder:comb_3\|fulladder:s0 " "Elaborating entity \"fulladder\" for hierarchy \"two_funct_au:au\|eightbit_ripplecarryadder:comb_3\|fulladder:s0\"" {  } { { "../Lab9/eightbit_ripplecarryadder.v" "s0" { Text "Z:/MyCSE2441Labs/Lab9/eightbit_ripplecarryadder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2onemux two2onemux:two2onemux_inst " "Elaborating entity \"two2onemux\" for hierarchy \"two2onemux:two2onemux_inst\"" {  } { { "term_project.v" "two2onemux_inst" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_out calc_out:calc_output " "Elaborating entity \"calc_out\" for hierarchy \"calc_out:calc_output\"" {  } { { "term_project.v" "calc_output" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd calc_out:calc_output\|binary2bcd:comb_3 " "Elaborating entity \"binary2bcd\" for hierarchy \"calc_out:calc_output\|binary2bcd:comb_3\"" {  } { { "../term project extra/calc_out.v" "comb_3" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 calc_out:calc_output\|binary2bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"calc_out:calc_output\|binary2bcd:comb_3\|add3:m1\"" {  } { { "../Lab 10/binary2bcd.v" "m1" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven calc_out:calc_output\|binary2seven:comb_4 " "Elaborating entity \"binary2seven\" for hierarchy \"calc_out:calc_output\|binary2seven:comb_4\"" {  } { { "../term project extra/calc_out.v" "comb_4" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360714522 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Lab 11/keypad_decoder.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_decoder.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670360715225 "|term_project|calc_in_unit:INPUT|keypad_input:ki|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670360715225 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|Mult0\"" {  } { { "../Lab 11/BCD2BinarySM.v" "Mult0" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670360715241 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670360715241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360715319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Instantiated megafunction \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360715319 ""}  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670360715319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360715382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360715428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|altshift:external_latency_ffs calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360715460 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670360715725 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X\[0\] GND " "Pin \"X\[0\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[1\] GND " "Pin \"X\[1\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[2\] GND " "Pin \"X\[2\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[3\] GND " "Pin \"X\[3\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[4\] GND " "Pin \"X\[4\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[5\] GND " "Pin \"X\[5\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[6\] GND " "Pin \"X\[6\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[7\] GND " "Pin \"X\[7\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|X[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "g3 VCC " "Pin \"g3\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "a4 VCC " "Pin \"a4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|a4"} { "Warning" "WMLS_MLS_STUCK_PIN" "b4 VCC " "Pin \"b4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|b4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 VCC " "Pin \"c4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Pin \"d4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|d4"} { "Warning" "WMLS_MLS_STUCK_PIN" "e4 VCC " "Pin \"e4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|e4"} { "Warning" "WMLS_MLS_STUCK_PIN" "f4 VCC " "Pin \"f4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360715835 "|term_project|f4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670360715835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670360715897 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670360716350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670360716959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360716959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670360717490 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670360717490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670360717490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670360717490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360717647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:05:17 2022 " "Processing ended: Tue Dec 06 15:05:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360717647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360717647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360717647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360717647 ""}
