//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC19 (
    input \$f2g_trx_dly_tap_dly_tap_val[0] ,
    input \$f2g_trx_dly_tap_dly_tap_val[1] ,
    input \$f2g_trx_dly_tap_dly_tap_val[2] ,
    input \$f2g_trx_dly_tap_dly_tap_val[3] ,
    input \$f2g_trx_dly_tap_dly_tap_val[4] ,
    input \$f2g_trx_dly_tap_dly_tap_val[5] ,
    input \data_o ,
    input \dly_adj ,
    input \dly_incdec ,
    input \dly_ld ,
    output \$f2g_trx_dly_adj_dly_adj_inv ,
    output \$f2g_trx_dly_inc_dly_incdec_inv ,
    output \$f2g_trx_dly_ld_dly_ld_inv ,
    output \dly_tap_val_inv[0] ,
    output \dly_tap_val_inv[1] ,
    output \dly_tap_val_inv[2] ,
    output \dly_tap_val_inv[3] ,
    output \dly_tap_val_inv[4] ,
    output \dly_tap_val_inv[5] ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$506 ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$507 ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$508 ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$509 ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$510 ,
    output \$auto$rs_design_edit.cc:498:handle_dangling_outs$511 ,
    output \data_o_inv_delayed ,
    output \$auto$rs_design_edit.cc:885:execute$501 ,
    output \$auto$rs_design_edit.cc:885:execute$502 ,
    output \$auto$rs_design_edit.cc:885:execute$503 ,
    output \$auto$rs_design_edit.cc:885:execute$504 ,
    output \$auto$rs_design_edit.cc:885:execute$505 
);

    //Wires
    wire \$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0 ;
    wire \$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0 ;
    wire \$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0 ;
    wire \$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0 ;
    wire \$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0 ;
    wire \$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0 ;
    wire \data_o_output_0_0 ;
    wire \dly_adj_output_0_0 ;
    wire \dly_incdec_output_0_0 ;
    wire \dly_ld_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$501_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$502_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$503_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$504_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$505_output_0_0 ;
    wire \lut_$f2g_trx_dly_adj_dly_adj_inv_output_0_0 ;
    wire \lut_$f2g_trx_dly_inc_dly_incdec_inv_output_0_0 ;
    wire \lut_$f2g_trx_dly_ld_dly_ld_inv_output_0_0 ;
    wire \lut_data_o_inv_delayed_output_0_0 ;
    wire \lut_dly_tap_val_inv[0]_output_0_0 ;
    wire \lut_dly_tap_val_inv[1]_output_0_0 ;
    wire \lut_dly_tap_val_inv[2]_output_0_0 ;
    wire \lut_dly_tap_val_inv[3]_output_0_0 ;
    wire \lut_dly_tap_val_inv[4]_output_0_0 ;
    wire \lut_dly_tap_val_inv[5]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_dly_incdec_inv_output_0_0 ;
    wire \lut_dly_adj_inv_output_0_0 ;
    wire \lut_dly_ld_inv_output_0_0 ;
    wire \lut_dly_tap_val[5]_output_0_0 ;
    wire \lut_dly_tap_val[4]_output_0_0 ;
    wire \lut_dly_tap_val[3]_output_0_0 ;
    wire \lut_dly_tap_val[2]_output_0_0 ;
    wire \lut_dly_tap_val[1]_output_0_0 ;
    wire \lut_dly_tap_val[0]_output_0_0 ;
    wire \lut_dly_tap_val[0]_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 ;
    wire \lut_dly_tap_val[1]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_4 ;
    wire \lut_dly_tap_val[2]_input_0_0 ;
    wire \lut_dly_tap_val[3]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 ;
    wire \lut_dly_tap_val[4]_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_4 ;
    wire \lut_dly_tap_val[5]_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_3 ;
    wire \lut_data_o_inv_delayed_input_0_3 ;
    wire \lut_dly_adj_inv_input_0_0 ;
    wire \lut_dly_incdec_inv_input_0_3 ;
    wire \lut_dly_ld_inv_input_0_1 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_0 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_0 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_0 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 ;
    wire \$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$501_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$502_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$503_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$504_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$505_input_0_0 ;
    wire \$f2g_trx_dly_adj_dly_adj_inv_input_0_0 ;
    wire \$f2g_trx_dly_inc_dly_incdec_inv_input_0_0 ;
    wire \$f2g_trx_dly_ld_dly_ld_inv_input_0_0 ;
    wire \data_o_inv_delayed_input_0_0 ;
    wire \dly_tap_val_inv[0]_input_0_0 ;
    wire \dly_tap_val_inv[1]_input_0_0 ;
    wire \dly_tap_val_inv[2]_input_0_0 ;
    wire \dly_tap_val_inv[3]_input_0_0 ;
    wire \dly_tap_val_inv[4]_input_0_0 ;
    wire \dly_tap_val_inv[5]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$504_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$501_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$505_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$502_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$503_input_0_4 ;
    wire \lut_$f2g_trx_dly_inc_dly_incdec_inv_input_0_1 ;
    wire \lut_$f2g_trx_dly_adj_dly_adj_inv_input_0_4 ;
    wire \lut_$f2g_trx_dly_ld_dly_ld_inv_input_0_0 ;
    wire \lut_dly_tap_val_inv[5]_input_0_1 ;
    wire \lut_dly_tap_val_inv[4]_input_0_2 ;
    wire \lut_dly_tap_val_inv[3]_input_0_3 ;
    wire \lut_dly_tap_val_inv[2]_input_0_1 ;
    wire \lut_dly_tap_val_inv[1]_input_0_0 ;
    wire \lut_dly_tap_val_inv[0]_input_0_2 ;

    //IO assignments
    assign \$f2g_trx_dly_adj_dly_adj_inv  = \$f2g_trx_dly_adj_dly_adj_inv_input_0_0 ;
    assign \$f2g_trx_dly_inc_dly_incdec_inv  = \$f2g_trx_dly_inc_dly_incdec_inv_input_0_0 ;
    assign \$f2g_trx_dly_ld_dly_ld_inv  = \$f2g_trx_dly_ld_dly_ld_inv_input_0_0 ;
    assign \dly_tap_val_inv[0]  = \dly_tap_val_inv[0]_input_0_0 ;
    assign \dly_tap_val_inv[1]  = \dly_tap_val_inv[1]_input_0_0 ;
    assign \dly_tap_val_inv[2]  = \dly_tap_val_inv[2]_input_0_0 ;
    assign \dly_tap_val_inv[3]  = \dly_tap_val_inv[3]_input_0_0 ;
    assign \dly_tap_val_inv[4]  = \dly_tap_val_inv[4]_input_0_0 ;
    assign \dly_tap_val_inv[5]  = \dly_tap_val_inv[5]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$506  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$507  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$508  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$509  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$510  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 ;
    assign \$auto$rs_design_edit.cc:498:handle_dangling_outs$511  = \$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_0 ;
    assign \data_o_inv_delayed  = \data_o_inv_delayed_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$501  = \$auto$rs_design_edit.cc:885:execute$501_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$502  = \$auto$rs_design_edit.cc:885:execute$502_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$503  = \$auto$rs_design_edit.cc:885:execute$503_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$504  = \$auto$rs_design_edit.cc:885:execute$504_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$505  = \$auto$rs_design_edit.cc:885:execute$505_input_0_0 ;
    assign \$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[0] ;
    assign \$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[1] ;
    assign \$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[2] ;
    assign \$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[3] ;
    assign \$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[4] ;
    assign \$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0  = \$f2g_trx_dly_tap_dly_tap_val[5] ;
    assign \data_o_output_0_0  = \data_o ;
    assign \dly_adj_output_0_0  = \dly_adj ;
    assign \dly_incdec_output_0_0  = \dly_incdec ;
    assign \dly_ld_output_0_0  = \dly_ld ;

    //Interconnect
    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0_to_lut_dly_tap_val[0]_input_0_1  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0 ),
        .dataout(\lut_dly_tap_val[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_1  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[0]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_1 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0_to_lut_dly_tap_val[1]_input_0_0  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[1]_output_0_0 ),
        .dataout(\lut_dly_tap_val[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_4  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_4 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0_to_lut_dly_tap_val[2]_input_0_0  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[2]_output_0_0 ),
        .dataout(\lut_dly_tap_val[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0_to_lut_dly_tap_val[3]_input_0_0  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0 ),
        .dataout(\lut_dly_tap_val[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[3]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0_to_lut_dly_tap_val[4]_input_0_4  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0 ),
        .dataout(\lut_dly_tap_val[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_4  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[4]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_4 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0_to_lut_dly_tap_val[5]_input_0_3  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0 ),
        .dataout(\lut_dly_tap_val[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0_to_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_3  (
        .datain(\$f2g_trx_dly_tap_dly_tap_val[5]_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_3 )
    );

    fpga_interconnect \routing_segment_data_o_output_0_0_to_lut_data_o_inv_delayed_input_0_3  (
        .datain(\data_o_output_0_0 ),
        .dataout(\lut_data_o_inv_delayed_input_0_3 )
    );

    fpga_interconnect \routing_segment_dly_adj_output_0_0_to_lut_dly_adj_inv_input_0_0  (
        .datain(\dly_adj_output_0_0 ),
        .dataout(\lut_dly_adj_inv_input_0_0 )
    );

    fpga_interconnect \routing_segment_dly_incdec_output_0_0_to_lut_dly_incdec_inv_input_0_3  (
        .datain(\dly_incdec_output_0_0 ),
        .dataout(\lut_dly_incdec_inv_input_0_3 )
    );

    fpga_interconnect \routing_segment_dly_ld_output_0_0_to_lut_dly_ld_inv_input_0_1  (
        .datain(\dly_ld_output_0_0 ),
        .dataout(\lut_dly_ld_inv_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_output_0_0_to_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$501_output_0_0_to_$auto$rs_design_edit.cc:885:execute$501_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$501_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$501_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$502_output_0_0_to_$auto$rs_design_edit.cc:885:execute$502_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$502_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$502_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$503_output_0_0_to_$auto$rs_design_edit.cc:885:execute$503_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$503_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$503_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$504_output_0_0_to_$auto$rs_design_edit.cc:885:execute$504_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$504_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$504_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$505_output_0_0_to_$auto$rs_design_edit.cc:885:execute$505_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$505_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$505_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_trx_dly_adj_dly_adj_inv_output_0_0_to_$f2g_trx_dly_adj_dly_adj_inv_input_0_0  (
        .datain(\lut_$f2g_trx_dly_adj_dly_adj_inv_output_0_0 ),
        .dataout(\$f2g_trx_dly_adj_dly_adj_inv_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_trx_dly_inc_dly_incdec_inv_output_0_0_to_$f2g_trx_dly_inc_dly_incdec_inv_input_0_0  (
        .datain(\lut_$f2g_trx_dly_inc_dly_incdec_inv_output_0_0 ),
        .dataout(\$f2g_trx_dly_inc_dly_incdec_inv_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_trx_dly_ld_dly_ld_inv_output_0_0_to_$f2g_trx_dly_ld_dly_ld_inv_input_0_0  (
        .datain(\lut_$f2g_trx_dly_ld_dly_ld_inv_output_0_0 ),
        .dataout(\$f2g_trx_dly_ld_dly_ld_inv_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_data_o_inv_delayed_output_0_0_to_data_o_inv_delayed_input_0_0  (
        .datain(\lut_data_o_inv_delayed_output_0_0 ),
        .dataout(\data_o_inv_delayed_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[0]_output_0_0_to_dly_tap_val_inv[0]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[0]_output_0_0 ),
        .dataout(\dly_tap_val_inv[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[1]_output_0_0_to_dly_tap_val_inv[1]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[1]_output_0_0 ),
        .dataout(\dly_tap_val_inv[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[2]_output_0_0_to_dly_tap_val_inv[2]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[2]_output_0_0 ),
        .dataout(\dly_tap_val_inv[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[3]_output_0_0_to_dly_tap_val_inv[3]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[3]_output_0_0 ),
        .dataout(\dly_tap_val_inv[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[4]_output_0_0_to_dly_tap_val_inv[4]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[4]_output_0_0 ),
        .dataout(\dly_tap_val_inv[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val_inv[5]_output_0_0_to_dly_tap_val_inv[5]_input_0_0  (
        .datain(\lut_dly_tap_val_inv[5]_output_0_0 ),
        .dataout(\dly_tap_val_inv[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$504_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$504_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$501_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$501_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$505_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$505_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$502_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$502_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$503_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$503_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_dly_incdec_inv_output_0_0_to_lut_$f2g_trx_dly_inc_dly_incdec_inv_input_0_1  (
        .datain(\lut_dly_incdec_inv_output_0_0 ),
        .dataout(\lut_$f2g_trx_dly_inc_dly_incdec_inv_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_dly_adj_inv_output_0_0_to_lut_$f2g_trx_dly_adj_dly_adj_inv_input_0_4  (
        .datain(\lut_dly_adj_inv_output_0_0 ),
        .dataout(\lut_$f2g_trx_dly_adj_dly_adj_inv_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_dly_ld_inv_output_0_0_to_lut_$f2g_trx_dly_ld_dly_ld_inv_input_0_0  (
        .datain(\lut_dly_ld_inv_output_0_0 ),
        .dataout(\lut_$f2g_trx_dly_ld_dly_ld_inv_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[5]_output_0_0_to_lut_dly_tap_val_inv[5]_input_0_1  (
        .datain(\lut_dly_tap_val[5]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[4]_output_0_0_to_lut_dly_tap_val_inv[4]_input_0_2  (
        .datain(\lut_dly_tap_val[4]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[3]_output_0_0_to_lut_dly_tap_val_inv[3]_input_0_3  (
        .datain(\lut_dly_tap_val[3]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[2]_output_0_0_to_lut_dly_tap_val_inv[2]_input_0_1  (
        .datain(\lut_dly_tap_val[2]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[1]_output_0_0_to_lut_dly_tap_val_inv[1]_input_0_0  (
        .datain(\lut_dly_tap_val[1]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_tap_val[0]_output_0_0_to_lut_dly_tap_val_inv[0]_input_0_2  (
        .datain(\lut_dly_tap_val[0]_output_0_0 ),
        .dataout(\lut_dly_tap_val_inv[0]_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$f2g_trx_dly_adj_dly_adj_inv  (
        .in({
            \lut_$f2g_trx_dly_adj_dly_adj_inv_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_trx_dly_adj_dly_adj_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_ld_inv  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_ld_inv_input_0_1 ,
            1'b0
         }),
        .out(\lut_dly_ld_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$f2g_trx_dly_ld_dly_ld_inv  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$f2g_trx_dly_ld_dly_ld_inv_input_0_0 
         }),
        .out(\lut_$f2g_trx_dly_ld_dly_ld_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[5]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val_inv[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dly_tap_val_inv[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_dly_tap_val[5]  (
        .in({
            1'b0,
            \lut_dly_tap_val[5]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_tap_val[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$506_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[4]  (
        .in({
            1'b0,
            1'b0,
            \lut_dly_tap_val_inv[4]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_tap_val_inv[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_dly_tap_val[4]  (
        .in({
            \lut_dly_tap_val[4]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_tap_val[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507  (
        .in({
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$507_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[3]  (
        .in({
            1'b0,
            \lut_dly_tap_val_inv[3]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_tap_val_inv[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_dly_tap_val[3]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val[3]_input_0_0 
         }),
        .out(\lut_dly_tap_val[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$508_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_adj_inv  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_adj_inv_input_0_0 
         }),
        .out(\lut_dly_adj_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_data_o_inv_delayed  (
        .in({
            1'b0,
            \lut_data_o_inv_delayed_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_data_o_inv_delayed_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$f2g_trx_dly_inc_dly_incdec_inv  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$f2g_trx_dly_inc_dly_incdec_inv_input_0_1 ,
            1'b0
         }),
        .out(\lut_$f2g_trx_dly_inc_dly_incdec_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_incdec_inv  (
        .in({
            1'b0,
            \lut_dly_incdec_inv_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_incdec_inv_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$510_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_dly_tap_val[1]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val[1]_input_0_0 
         }),
        .out(\lut_dly_tap_val[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[1]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val_inv[1]_input_0_0 
         }),
        .out(\lut_dly_tap_val_inv[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509  (
        .in({
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$509_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_dly_tap_val[2]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val[2]_input_0_0 
         }),
        .out(\lut_dly_tap_val[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[2]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val_inv[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dly_tap_val_inv[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_dly_tap_val[0]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_tap_val[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dly_tap_val[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_tap_val_inv[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_dly_tap_val_inv[0]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dly_tap_val_inv[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$504  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$504_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$504_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$501  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$501_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$501_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$505  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$505_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$505_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$502  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$502_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$502_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$503  (
        .in({
            \lut_$auto$rs_design_edit.cc:885:execute$503_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$503_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:498:handle_dangling_outs$511_output_0_0 )
    );


endmodule
