
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa12/.synopsys_dv_prefs.tcl
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Presto compilation completed successfully.
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 83 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   EXP_in_int_pp_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   SIG_in_int_pp_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|   EXP_pos_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EXP_neg_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_pp_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_pp_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 109 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 121 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Mapping 'FPmul_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 345 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:39    4994.7      1.56     136.4      23.8                          
    0:01:41    4996.3      1.56     136.4      23.8                          
    0:01:41    4996.3      1.56     136.4      23.8                          
    0:01:42    4996.3      1.56     136.4      23.8                          
    0:01:42    4996.3      1.56     136.4      23.8                          
    0:01:52    4246.7      1.57     129.6       0.2                          
    0:01:55    4243.8      1.57     129.9       0.2                          
    0:01:56    4245.1      1.55     129.7       0.2                          
    0:01:57    4244.8      1.55     129.7       0.2                          
    0:01:58    4244.6      1.55     129.4       0.2                          
    0:01:58    4244.6      1.55     129.4       0.2                          
    0:01:58    4244.6      1.55     129.4       0.2                          
    0:01:58    4244.6      1.55     129.4       0.2                          
    0:01:58    4246.2      1.55     127.8       0.0                          
    0:01:58    4246.2      1.55     127.8       0.0                          
    0:01:58    4246.2      1.55     127.8       0.0                          
    0:01:58    4246.2      1.55     127.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:58    4246.2      1.55     127.8       0.0                          
    0:02:00    4250.4      1.52     127.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:02    4254.1      1.50     126.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:04    4256.3      1.49     126.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:06    4260.5      1.48     126.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:08    4263.7      1.47     126.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:09    4268.0      1.47     126.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:11    4268.5      1.47     126.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:13    4269.3      1.47     126.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:15    4274.9      1.46     126.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:17    4275.4      1.46     125.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:18    4276.7      1.46     125.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:19    4278.6      1.46     125.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:21    4279.9      1.46     125.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:22    4281.3      1.45     125.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:23    4282.3      1.45     125.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:24    4285.3      1.45     125.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:25    4286.9      1.44     125.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:26    4288.7      1.44     125.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:28    4288.5      1.44     125.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:34    4288.5      1.44     125.6       0.0                          
    0:02:39    4287.4      1.44     125.6       3.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39    4287.4      1.44     125.6       3.3                          
    0:02:43    4288.7      1.44     125.5       0.0                          
    0:02:45    4288.2      1.44     125.4       0.0                          
    0:02:46    4290.8      1.44     125.4       0.0                          
    0:02:49    4292.4      1.44     125.4       0.0                          
    0:02:50    4293.5      1.44     125.3       0.0                          
    0:02:52    4293.5      1.44     125.3       0.0                          
    0:02:52    4294.3      1.44     125.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:52    4294.3      1.44     125.2       0.0                          
    0:02:52    4294.3      1.44     125.2       0.0                          
    0:02:54    4271.7      1.44     125.0       0.0                          
    0:02:54    4260.0      1.44     124.0       0.0                          
    0:02:55    4254.4      1.44     123.9       0.0                          
    0:02:55    4251.2      1.44     123.2       0.0                          
    0:02:55    4251.2      1.44     123.2       0.0                          
    0:02:55    4251.2      1.44     123.2       0.0                          
    0:02:55    4251.2      1.44     123.2       0.0                          
    0:02:55    4249.9      1.44     123.2       0.0                          
    0:02:56    4249.9      1.44     123.2       0.0                          
    0:02:56    4249.9      1.44     123.2       0.0                          
    0:02:56    4249.9      1.44     123.2       0.0                          
    0:02:56    4249.9      1.44     123.2       0.0                          
    0:02:56    4249.9      1.44     123.2       0.0                          
    0:02:58    4250.9      1.44     123.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:59    4255.2      1.43     123.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:00    4259.2      1.43     123.1       0.0 I2/SIG_in_int_pp_reg[10]/D
    0:03:02    4262.1      1.42     123.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:03    4264.2      1.42     123.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:05    4265.3      1.42     123.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:06    4266.6      1.42     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:07    4270.6      1.42     123.1       0.0 I2/SIG_in_int_pp_reg[9]/D
    0:03:09    4273.8      1.41     123.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:10    4280.5      1.41     123.0       0.0 I2/SIG_in_int_pp_reg[7]/D
    0:03:12    4285.5      1.41     123.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:13    4290.0      1.41     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:14    4290.0      1.41     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:15    4297.0      1.41     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:17    4295.4      1.41     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:18    4299.6      1.41     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:19    4301.0      1.41     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:19    4301.0      1.41     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:20    4304.4      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:21    4305.7      1.40     122.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:24    4306.8      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:25    4309.2      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[23]/D
    0:03:27    4315.6      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:28    4320.6      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:30    4322.5      1.40     122.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:31    4327.3      1.40     122.7       0.0 I2/SIG_in_int_pp_reg[13]/D
    0:03:33    4324.1      1.40     122.7       0.0                          
    0:03:34    4325.7      1.39     122.7       0.0                          
    0:03:36    4327.3      1.39     122.6       0.0                          
    0:03:39    4327.8      1.39     122.5       0.0                          
    0:03:43    4327.6      1.39     122.5       0.0 I2/SIG_in_int_pp_reg[26]/D
    0:03:44    4328.6      1.39     122.5       0.0 I2/SIG_in_int_pp_reg[15]/D
    0:03:45    4327.8      1.39     122.5       0.0 I2/SIG_in_int_pp_reg[15]/D
    0:03:50    4327.8      1.39     122.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.20. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.56
  Critical path length = 0.56
  Clock correction = 0.20 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:28    5415.5      0.78     319.4       1.1                           110763.5156
    0:00:28    5415.5      0.78     319.4       1.1                           110763.5156

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: compile falsified 358 infeasible paths. (OPT-1720)
    0:00:33    5415.5      0.78     238.3       1.1                           110763.5156

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33    5415.5      0.78     238.3       1.1                           110763.5156
    0:00:35    5415.5      0.78     238.3       1.1                           110763.5156
    0:00:38    5382.8      0.78     237.7       1.1                           108993.4531
    0:00:39    5382.8      0.78     237.7       1.1                           108993.4531
    0:00:41    5388.6      0.76     237.0       1.1                           109374.5625
    0:00:41    5388.6      0.76     237.0       1.1                           109374.5625
    0:00:55    5487.6      0.72     234.1       1.1                           113064.0469

  Beginning Delay Optimization
  ----------------------------
    0:00:56    5487.6      0.72     234.1       1.1                           113064.0469
    0:00:56    5487.6      0.72     234.1       1.1                           113064.0469
    0:00:57    5487.6      0.72     234.1       1.1                           113064.0469
    0:00:57    5487.6      0.72     234.1       1.1                           113064.0469
    0:00:57    5487.6      0.72     234.1       1.1                           113064.0469
    0:01:00    5487.6      0.72     234.1       1.1                           113064.0469


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:00    5487.6      0.72     234.1       1.1                           113064.0469
    0:01:14    5503.5      0.70     230.2       0.0 I2/mult_156/clk_r_REG234_S2/D 113394.8516
    0:01:15    5503.5      0.70     230.2       0.0                           113394.8516
    0:01:18    5497.2      0.70     230.2       0.0                           113142.7578
    0:01:19    5497.2      0.70     230.2       0.0                           113142.7578
    0:01:19    5497.2      0.70     230.2       0.0                           113142.7578
    0:01:19    5497.2      0.70     230.2       0.0                           113142.7578
    0:01:21    5498.5      0.70     229.9       0.0                           113207.9062
    0:01:21    5498.5      0.70     229.9       0.0                           113207.9062
    0:01:22    5498.5      0.70     229.9       0.0                           113207.9062
    0:01:22    5498.5      0.70     229.9       0.0                           113207.9062
    0:01:22    5498.5      0.70     229.9       0.0                           113207.9062
    0:01:34    5493.4      0.70     228.1       0.0                           112975.5469
    0:01:44    5496.6      0.70     226.4       0.0                           112963.4609
    0:01:54    5492.6      0.70     225.2       0.0                           112824.9453
    0:02:03    5489.7      0.70     224.0       0.0                           112553.0469
    0:02:15    5484.9      0.70     223.1       0.0                           112161.5703
    0:02:19    5488.1      0.70     222.6       0.0                           112181.4766
    0:02:22    5486.5      0.70     222.6       0.0                           112106.6641
    0:02:23    5486.5      0.70     222.6       0.0                           112106.6641
    0:02:23    5486.5      0.70     222.6       0.0                           112106.6641
    0:02:23    5486.5      0.70     222.6       0.0                           112106.6641
    0:02:24    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:24    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:25    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:25    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:26    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:26    5488.6      0.70     222.6       0.0                           112175.8203

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:26    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:30    5488.6      0.70     222.6       0.0                           112175.8203
    0:02:37    5365.8      0.70     222.0       0.0                           108570.0078
    0:02:41    5330.1      0.70     224.3       0.0                           107005.5625
    0:02:42    5331.4      0.70     224.3       0.0                           107067.3438
    0:03:00    5330.6      0.70     224.1       0.0                           107057.8984
    0:03:00    5330.6      0.70     224.1       0.0                           107057.8984
    0:03:03    5329.0      0.70     224.1       0.0                           106991.7188
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Removing design 'FPmul'
Removing design 'FPmul_DW01_inc_1'
Removing design 'FPmul_DW_mult_uns_2'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 83 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   EXP_in_int_pp_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   SIG_in_int_pp_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|   EXP_pos_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EXP_neg_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_pp_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_pp_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 109 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 121 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPmul'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'FPmul'.
Information: The register 'I3/SIG_out_round_reg[2]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'FPmul'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 309 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:54    4494.3      1.53     114.4       2.0                           96381.1875
  Mapping 'FPmul_DW_mult_uns_3'
  Mapping 'FPmul_DW01_add_6'
    0:02:04    4512.4      1.62     115.8       2.0                           97101.6953
    0:02:04    4509.8      1.56     115.0       2.0                           97003.3125
  Mapping 'FPmul_DW01_add_7'
    0:02:05    4512.4      1.64     116.2       2.0                           97101.6953
    0:02:05    4509.8      1.58     115.4       2.0                           97003.3125
  Mapping 'FPmul_DW01_add_8'
    0:02:06    4512.4      1.65     116.6       2.0                           97101.6953
    0:02:06    4510.3      1.60     115.8       2.0                           97024.5156
  Mapping 'FPmul_DW01_add_9'
    0:02:07    4519.3      1.64     116.9       2.0                           97350.5312
    0:02:07    4515.1      1.59     115.9       2.0                           97203.7734
  Mapping 'FPmul_DW01_add_10'
    0:02:08    4512.4      1.63     116.7       2.0                           97101.6953
    0:02:09    4509.5      1.57     115.4       2.0                           96988.9609
    0:03:52    4789.3      1.40     111.5       2.0                           106982.9297
    0:03:52    4789.3      1.40     111.5       2.0                           106982.9297
    0:03:56    4792.5      1.40     113.3       2.0                           107047.7188

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:34    4578.9      1.41     111.8       2.0                           99385.7500
    0:04:36    4580.5      1.41     111.6       0.0                           99449.2656
    0:04:36    4580.5      1.41     111.6       0.0                           99449.2656
    0:04:41    4583.7      1.40     111.5       0.0                           99559.7188
    0:04:41    4583.7      1.40     111.5       0.0                           99559.7188
    0:04:41    4583.7      1.40     111.5       0.0                           99559.7188
    0:04:41    4583.7      1.40     111.5       0.0                           99559.7188
    0:04:44    4583.7      1.40     111.5       0.0                           99559.7188
    0:04:44    4583.7      1.40     111.5       0.0                           99559.7188
    0:05:07    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:07    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:10    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:10    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:13    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:13    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:17    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:17    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:19    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:19    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:23    4617.8      1.39     111.1       0.0                           100772.5547
    0:05:39    4605.5      1.38     111.1       0.0                           100235.3438
    0:05:45    4605.5      1.38     111.1       0.0                           100235.3438


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:45    4605.5      1.38     111.1       0.0                           100235.3438
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:06:05    4389.0      1.37     110.9       0.0 I2/SIG_in_int_pp_reg[26]/D 92303.9219
    0:06:13    4393.5      1.36     110.8       0.0                           92412.0625
    0:06:24    4395.4      1.36     110.8       0.0                           92470.1953
    0:06:24    4395.4      1.36     110.8       0.0                           92470.1953
    0:06:26    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:26    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:37    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:37    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:38    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:38    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:48    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:48    4397.2      1.36     110.6       0.0                           92548.0625
    0:06:56    4421.5      1.36     110.5       0.0                           93386.3828
    0:06:56    4421.5      1.36     110.5       0.0                           93386.3828
    0:07:04    4427.8      1.36     110.5       0.0                           93607.8516
    0:07:04    4427.8      1.36     110.5       0.0                           93607.8516
    0:07:15    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:15    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:19    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:19    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:20    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:20    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:24    4437.4      1.36     110.5       0.0                           93991.4609

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:25    4437.4      1.36     110.5       0.0                           93991.4609
    0:07:29    4388.2      1.37     113.2       0.0                           91721.8906
    0:07:34    4389.3      1.36     113.2       0.0                           91749.3203
    0:07:34    4389.3      1.36     113.2       0.0                           91749.3203
    0:07:36    4389.3      1.36     113.2       0.0                           91749.3203
    0:07:40    4386.3      1.36     113.2       0.0                           91694.4844
    0:07:47    4394.3      1.36     113.2       0.0                           92047.4609
    0:07:49    4395.1      1.36     113.1       0.0                           92108.0312
    0:07:49    4395.1      1.36     113.1       0.0                           92108.0312
    0:07:53    4392.5      1.36     113.1       0.0                           92004.5625
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Removing design 'FPmul'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 83 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   EXP_in_int_pp_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   SIG_in_int_pp_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|   EXP_pos_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EXP_neg_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_pp_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_pp_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 109 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 121 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPmul'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'FPmul'.
Information: The register 'I3/SIG_out_round_reg[2]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'FPmul'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 309 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:01    4496.2      1.52     115.1       2.0                           96272.2500
  Mapping 'FPmul_DW01_add_5'
    0:02:06    4514.0      1.63     116.8       2.0                           96953.0078
    0:02:06    4511.4      1.58     116.0       2.0                           96854.6250
  Mapping 'FPmul_DW01_add_6'
    0:02:07    4514.0      1.63     116.9       2.0                           96953.0078
    0:02:07    4511.6      1.57     116.0       2.0                           96861.4688
  Mapping 'FPmul_DW01_add_7'
    0:02:09    4520.9      1.62     117.4       2.0                           97201.8438
    0:02:09    4515.6      1.57     116.3       2.0                           97012.6797
  Mapping 'FPmul_DW01_add_8'
    0:02:10    4514.0      1.62     117.3       2.0                           96953.0078
    0:02:11    4511.9      1.57     116.3       2.0                           96875.8203
    0:03:23    4766.7      1.42     112.7       2.0                           105808.5469
    0:03:23    4766.7      1.42     112.7       2.0                           105808.5469
    0:03:27    4767.0      1.42     114.6       2.0                           105851.8281

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:09    4559.5      1.44     113.2       2.0                           98515.0391
    0:04:12    4561.1      1.44     112.9       0.0                           98578.5547
    0:04:12    4561.1      1.44     112.9       0.0                           98578.5547
    0:04:34    4603.4      1.42     112.5       0.0                           99999.4219
    0:04:35    4603.4      1.42     112.5       0.0                           99999.4219
    0:04:36    4603.4      1.42     112.5       0.0                           99999.4219
    0:04:36    4603.4      1.42     112.5       0.0                           99999.4219
    0:04:44    4603.4      1.42     112.5       0.0                           99999.4219
    0:04:44    4603.4      1.42     112.5       0.0                           99999.4219
    0:05:15    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:15    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:25    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:25    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:30    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:30    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:43    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:43    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:46    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:46    4642.2      1.41     112.3       0.0                           101372.6250
    0:05:56    4642.2      1.41     112.3       0.0                           101372.6250
    0:06:15    4618.3      1.38     111.8       0.0                           100362.4062
    0:06:24    4623.6      1.38     111.8       0.0                           100544.3125


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:24    4623.6      1.38     111.8       0.0                           100544.3125
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:06:48    4399.4      1.36     110.9       0.0 I2/SIG_in_int_pp_reg[26]/D 92231.0547
    0:06:54    4405.2      1.36     110.9       0.0                           92412.6250
    0:07:01    4408.9      1.36     110.9       0.0                           92541.6562
    0:07:01    4408.9      1.36     110.9       0.0                           92541.6562
    0:07:04    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:04    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:08    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:08    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:08    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:08    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:11    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:11    4410.8      1.36     110.7       0.0                           92619.5234
    0:07:45    4459.5      1.35     110.6       0.0                           94350.4766
    0:07:45    4459.5      1.35     110.6       0.0                           94350.4766
    0:07:56    4459.5      1.35     110.6       0.0                           94350.4766
    0:07:56    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:00    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:00    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:09    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:09    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:13    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:13    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:22    4459.5      1.35     110.6       0.0                           94350.4766

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:24    4459.5      1.35     110.6       0.0                           94350.4766
    0:08:28    4403.6      1.36     113.3       0.0                           92115.4766
    0:08:31    4403.4      1.36     113.3       0.0                           92148.2266
    0:08:31    4403.4      1.36     113.3       0.0                           92148.2266
    0:08:34    4403.4      1.36     113.3       0.0                           92148.2266
    0:08:36    4400.7      1.36     113.3       0.0                           92086.8672
    0:08:52    4419.1      1.35     113.2       0.0                           92821.8438
    0:08:54    4419.3      1.35     113.1       0.0                           92836.1953
    0:08:54    4419.3      1.35     113.1       0.0                           92836.1953
    0:08:58    4408.7      1.35     113.1       0.0                           92350.3359
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)

Thank you...
