$date
	Wed Jul 02 12:32:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module up_down_counter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 8 $ d_in [7:0] $end
$var reg 1 % ld $end
$var reg 1 & mode $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 8 ' d_in [7:0] $end
$var wire 1 % ld $end
$var wire 1 & mode $end
$var reg 8 ( count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b1 '
0&
0%
b1 $
1#
0"
bx !
$end
#5000
b0 !
b0 (
1"
#10000
0"
1%
0#
#15000
b1 !
b1 (
1"
#20000
0"
1&
0%
#25000
b10 !
b10 (
1"
#30000
0"
#35000
b11 !
b11 (
1"
#40000
0"
#45000
b100 !
b100 (
1"
#50000
0"
#55000
b101 !
b101 (
1"
#60000
0"
0&
#65000
b100 !
b100 (
1"
#70000
0"
#75000
b11 !
b11 (
1"
#80000
0"
#85000
b10 !
b10 (
1"
#90000
0"
#95000
b1 !
b1 (
1"
#100000
0"
