digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715@pointer" {
"1000157" [label="(Call,ctxt->mode == X86EMUL_MODE_REAL)"];
"1000184" [label="(Call,ctxt->mode == X86EMUL_MODE_VM86)"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000238" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64)"];
"1000237" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000232" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000227" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000519" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000157" [label="(Call,ctxt->mode == X86EMUL_MODE_REAL)"];
"1000569" [label="(MethodReturn,static int)"];
"1000232" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000137" [label="(Call,null_selector = !(selector & ~0x3))"];
"1000184" [label="(Call,ctxt->mode == X86EMUL_MODE_VM86)"];
"1000518" [label="(ControlStructure,if (ctxt->mode == X86EMUL_MODE_PROT64))"];
"1000179" [label="(ControlStructure,if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86))"];
"1000227" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000523" [label="(Identifier,X86EMUL_MODE_PROT64)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000239" [label="(Call,ctxt->mode)"];
"1000226" [label="(ControlStructure,if ((seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector))"];
"1000229" [label="(Call,seg == VCPU_SREG_CS)"];
"1000526" [label="(Identifier,ret)"];
"1000161" [label="(Identifier,X86EMUL_MODE_REAL)"];
"1000243" [label="(Call,rpl != cpl)"];
"1000246" [label="(Call,seg == VCPU_SREG_TR)"];
"1000181" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000519" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000188" [label="(Identifier,X86EMUL_MODE_VM86)"];
"1000234" [label="(Call,seg == VCPU_SREG_SS)"];
"1000247" [label="(Identifier,seg)"];
"1000164" [label="(Identifier,ctxt)"];
"1000546" [label="(JumpTarget,load:)"];
"1000237" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000156" [label="(ControlStructure,if (ctxt->mode == X86EMUL_MODE_REAL))"];
"1000185" [label="(Call,ctxt->mode)"];
"1000520" [label="(Call,ctxt->mode)"];
"1000238" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64)"];
"1000244" [label="(Identifier,rpl)"];
"1000192" [label="(Identifier,seg_desc)"];
"1000158" [label="(Call,ctxt->mode)"];
"1000222" [label="(Identifier,rpl)"];
"1000182" [label="(Identifier,seg)"];
"1000242" [label="(Identifier,X86EMUL_MODE_PROT64)"];
"1000250" [label="(ControlStructure,goto exception;)"];
"1000249" [label="(Identifier,null_selector)"];
"1000254" [label="(Identifier,seg)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000161"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000161" -> "1000157"  [label="AST: "];
"1000164" -> "1000157"  [label="CFG: "];
"1000182" -> "1000157"  [label="CFG: "];
"1000157" -> "1000569"  [label="DDG: ctxt->mode == X86EMUL_MODE_REAL"];
"1000157" -> "1000569"  [label="DDG: ctxt->mode"];
"1000157" -> "1000569"  [label="DDG: X86EMUL_MODE_REAL"];
"1000157" -> "1000184"  [label="DDG: ctxt->mode"];
"1000157" -> "1000238"  [label="DDG: ctxt->mode"];
"1000157" -> "1000519"  [label="DDG: ctxt->mode"];
"1000184" -> "1000180"  [label="AST: "];
"1000184" -> "1000188"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000188" -> "1000184"  [label="AST: "];
"1000180" -> "1000184"  [label="CFG: "];
"1000184" -> "1000569"  [label="DDG: X86EMUL_MODE_VM86"];
"1000184" -> "1000569"  [label="DDG: ctxt->mode"];
"1000184" -> "1000180"  [label="DDG: ctxt->mode"];
"1000184" -> "1000180"  [label="DDG: X86EMUL_MODE_VM86"];
"1000184" -> "1000238"  [label="DDG: ctxt->mode"];
"1000184" -> "1000519"  [label="DDG: ctxt->mode"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000192" -> "1000180"  [label="CFG: "];
"1000222" -> "1000180"  [label="CFG: "];
"1000180" -> "1000569"  [label="DDG: ctxt->mode == X86EMUL_MODE_VM86"];
"1000180" -> "1000569"  [label="DDG: seg <= VCPU_SREG_GS"];
"1000180" -> "1000569"  [label="DDG: seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86"];
"1000181" -> "1000180"  [label="DDG: seg"];
"1000181" -> "1000180"  [label="DDG: VCPU_SREG_GS"];
"1000238" -> "1000237"  [label="AST: "];
"1000238" -> "1000242"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000242" -> "1000238"  [label="AST: "];
"1000244" -> "1000238"  [label="CFG: "];
"1000237" -> "1000238"  [label="CFG: "];
"1000238" -> "1000569"  [label="DDG: ctxt->mode"];
"1000238" -> "1000569"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000238" -> "1000237"  [label="DDG: ctxt->mode"];
"1000238" -> "1000237"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000238" -> "1000519"  [label="DDG: ctxt->mode"];
"1000238" -> "1000519"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000237" -> "1000233"  [label="AST: "];
"1000237" -> "1000243"  [label="CFG: "];
"1000243" -> "1000237"  [label="AST: "];
"1000233" -> "1000237"  [label="CFG: "];
"1000237" -> "1000569"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000237" -> "1000569"  [label="DDG: rpl != cpl"];
"1000237" -> "1000233"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000237" -> "1000233"  [label="DDG: rpl != cpl"];
"1000243" -> "1000237"  [label="DDG: rpl"];
"1000243" -> "1000237"  [label="DDG: cpl"];
"1000233" -> "1000232"  [label="AST: "];
"1000233" -> "1000234"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000247" -> "1000233"  [label="CFG: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000233" -> "1000569"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000233" -> "1000569"  [label="DDG: seg == VCPU_SREG_SS"];
"1000233" -> "1000232"  [label="DDG: seg == VCPU_SREG_SS"];
"1000233" -> "1000232"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000234" -> "1000233"  [label="DDG: seg"];
"1000234" -> "1000233"  [label="DDG: VCPU_SREG_SS"];
"1000232" -> "1000228"  [label="AST: "];
"1000232" -> "1000246"  [label="CFG: "];
"1000246" -> "1000232"  [label="AST: "];
"1000228" -> "1000232"  [label="CFG: "];
"1000232" -> "1000569"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000232" -> "1000569"  [label="DDG: seg == VCPU_SREG_TR"];
"1000232" -> "1000228"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000232" -> "1000228"  [label="DDG: seg == VCPU_SREG_TR"];
"1000246" -> "1000232"  [label="DDG: seg"];
"1000246" -> "1000232"  [label="DDG: VCPU_SREG_TR"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000229"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000249" -> "1000228"  [label="CFG: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000569"  [label="DDG: seg == VCPU_SREG_CS"];
"1000228" -> "1000569"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000228" -> "1000227"  [label="DDG: seg == VCPU_SREG_CS"];
"1000228" -> "1000227"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000229" -> "1000228"  [label="DDG: seg"];
"1000229" -> "1000228"  [label="DDG: VCPU_SREG_CS"];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000249"  [label="CFG: "];
"1000249" -> "1000227"  [label="AST: "];
"1000250" -> "1000227"  [label="CFG: "];
"1000254" -> "1000227"  [label="CFG: "];
"1000227" -> "1000569"  [label="DDG: (seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector"];
"1000227" -> "1000569"  [label="DDG: seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000227" -> "1000569"  [label="DDG: null_selector"];
"1000137" -> "1000227"  [label="DDG: null_selector"];
"1000519" -> "1000518"  [label="AST: "];
"1000519" -> "1000523"  [label="CFG: "];
"1000520" -> "1000519"  [label="AST: "];
"1000523" -> "1000519"  [label="AST: "];
"1000526" -> "1000519"  [label="CFG: "];
"1000546" -> "1000519"  [label="CFG: "];
"1000519" -> "1000569"  [label="DDG: ctxt->mode"];
"1000519" -> "1000569"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
"1000519" -> "1000569"  [label="DDG: X86EMUL_MODE_PROT64"];
}
