ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_flash.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FLASH_SetLatency,"ax",%progbits
  18              		.align	1
  19              		.global	FLASH_SetLatency
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FLASH_SetLatency:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "STM32F4xx_LIB/periph/src/stm32f4xx_flash.c"
   1:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
   2:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   ******************************************************************************
   3:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @file    stm32f4xx_flash.c
   4:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @author  MCD Application Team
   5:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @version V1.8.1
   6:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @date    27-January-2022
   7:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief   This file provides firmware functions to manage the following 
   8:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          functionalities of the FLASH peripheral:
   9:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            + FLASH Interface configuration
  10:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            + FLASH Memory Programming
  11:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            + Option Bytes Programming
  12:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            + Interrupts and flags management
  13:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  
  14:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  @verbatim    
  15:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
  16:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****                         ##### How to use this driver #####
  17:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
  18:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]                             
  19:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       This driver provides functions to configure and program the FLASH memory 
  20:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       of all STM32F4xx devices. These functions are split in 4 groups:
  21:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****    
  22:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) FLASH Interface configuration functions: this group includes the
  23:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           management of the following features:
  24:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Set the latency
  25:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Enable/Disable the prefetch buffer
  26:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Enable/Disable the Instruction cache and the Data cache
  27:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Reset the Instruction cache and the Data cache
  28:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
  29:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) FLASH Memory Programming functions: this group includes all needed
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 2


  30:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           functions to erase and program the main memory:
  31:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Lock and Unlock the FLASH interface
  32:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Erase function: Erase sector, erase all sectors
  33:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Program functions: byte, half word, word and double word
  34:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
  35:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Option Bytes Programming functions: this group includes all needed
  36:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           functions to manage the Option Bytes:
  37:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Set/Reset the write protection
  38:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Set the Read protection Level
  39:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Set the BOR level
  40:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Program the user Option Bytes
  41:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Launch the Option Bytes loader
  42:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
  43:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Interrupts and flags management functions: this group 
  44:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           includes all needed functions to:
  45:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Enable/Disable the FLASH interrupt sources
  46:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Get flags status
  47:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Clear flags
  48:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Get FLASH operation status
  49:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) Wait for last FLASH operation   
  50:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  @endverbatim
  51:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   ******************************************************************************
  52:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @attention
  53:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
  54:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * Copyright (c) 2016 STMicroelectronics.
  55:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * All rights reserved.
  56:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
  57:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * This software is licensed under terms that can be found in the LICENSE file
  58:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * in the root directory of this software component.
  59:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  60:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
  61:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   ******************************************************************************
  62:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
  63:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  64:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Includes ------------------------------------------------------------------*/
  65:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #include "stm32f4xx_flash.h"
  66:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  67:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  68:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
  69:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
  70:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  71:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH 
  72:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief FLASH driver modules
  73:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
  74:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */ 
  75:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  76:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private typedef -----------------------------------------------------------*/
  77:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private define ------------------------------------------------------------*/ 
  78:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #define SECTOR_MASK               ((uint32_t)0xFFFFFF07)
  79:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  80:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private macro -------------------------------------------------------------*/
  81:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private variables ---------------------------------------------------------*/
  82:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private function prototypes -----------------------------------------------*/
  83:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /* Private functions ---------------------------------------------------------*/
  84:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  85:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Private_Functions
  86:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 3


  87:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */ 
  88:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  89:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group1 FLASH Interface configuration functions
  90:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  @brief   FLASH Interface configuration functions 
  91:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *
  92:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
  93:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @verbatim   
  94:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
  95:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****               ##### FLASH Interface configuration functions #####
  96:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
  97:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]
  98:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       This group includes the following functions:
  99:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_SetLatency(uint32_t FLASH_Latency)
 100:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 101:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           must be correctly programmed according to the frequency of the CPU clock 
 102:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           (HCLK) and the supply voltage of the device.
 103:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]      
 104:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       For STM32F405xx/07xx and STM32F415xx/17xx devices
 105:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 106:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 107:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               |---------------------------------------------------------------------|
 108:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 109:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 110:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 111:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 112:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 113:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
 114:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 115:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 116:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 117:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
 118:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 119:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
 120:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 121:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |5WS(6CPU cycle)|150< HCLK <= 168|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
 122:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 123:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
 124:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 125:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |7WS(8CPU cycle)|      NA        |      NA        |154 < HCLK <= 168|140 < HCLK <= 160|
 126:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +---------------|----------------|----------------|-----------------|-----------------+
 127:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 128:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]      
 129:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       For STM32F42xxx/43xxx devices
 130:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 131:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 132:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               |---------------------------------------------------------------------|
 133:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 134:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 135:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 136:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 137:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 138:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
 139:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 140:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 141:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
 143:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 4


 144:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
 145:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 146:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |5WS(6CPU cycle)|120< HCLK <= 180|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
 147:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 148:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
 149:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 150:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |7WS(8CPU cycle)|      NA        |168< HCLK <= 180|154 < HCLK <= 176|140 < HCLK <= 160|
 151:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 152:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |8WS(9CPU cycle)|      NA        |      NA        |176 < HCLK <= 180|160 < HCLK <= 168|
 153:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 154:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****    
 155:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]
 156:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     For STM32F401x devices
 157:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 158:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 159:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               |---------------------------------------------------------------------|
 160:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 161:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 162:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 163:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 164:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 165:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
 166:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 167:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |2WS(3CPU cycle)|60 < HCLK <= 84 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 168:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 169:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |3WS(4CPU cycle)|      NA        |72 < HCLK <= 84 |66 < HCLK <= 84  |60 < HCLK <= 80  |
 170:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 171:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 < HCLK <= 84  |
 172:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 173:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 174:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]
 175:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     For STM32F410xx/STM32F411xE devices
 176:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 177:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 178:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               |---------------------------------------------------------------------|
 179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 180:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 181:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 182:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 183:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 184:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |1WS(2CPU cycle)|30 < HCLK <= 64 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
 185:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 186:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |2WS(3CPU cycle)|64 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 187:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 188:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |3WS(4CPU cycle)|90 < HCLK <= 100|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 189:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 190:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 100|72 < HCLK <= 90  |64 < HCLK <= 80  |
 191:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 192:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |5WS(6CPU cycle)|      NA        |       NA       |90 < HCLK <= 100 |80 < HCLK <= 96  |
 193:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 194:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 < HCLK <= 100 |
 195:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+
 196:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  
 197:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  [..]
 198:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------------------
 199:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   | voltage ra
 200:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   | with Exter
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 5


 201:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|-----------
 202:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |Max Parallelism|      x32       |               x16                |       x8        |          x
 203:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|-----------
 204:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  |PSIZE[1:0]     |      10        |               01                 |       00        |           
 205:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------------------
 206:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 207:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
 208:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS = '0' Scale 2 mode, the maximum value of fHCLK = 144MHz. 
 209:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS = '1' Scale 1 mode, the maximum value of fHCLK = 168MHz. 
 210:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           [..] 
 211:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           On STM32F42xxx/43xxx devices:
 212:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 120MHz.
 213:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 144MHz if OverDr
 214:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x11' Scale 1 mode, the maximum value of fHCLK is 168MHz if OverDr
 215:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           [..]
 216:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           On STM32F401x devices:
 217:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 60MHz.
 218:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 84MHz.
 219:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           [..]  
 220:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           On STM32F410xx/STM32F411xE devices:
 221:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 64MHz.
 222:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 84MHz.
 223:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            (++) when VOS[1:0] = '0x11' Scale 1 mode, the maximum value of fHCLK is 100MHz.
 224:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 225:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         For more details please refer product DataSheet 
 226:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****            You can use PWR_MainRegulatorModeConfig() function to control VOS bits.
 227:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 228:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_PrefetchBufferCmd(FunctionalState NewState)
 229:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_InstructionCacheCmd(FunctionalState NewState)
 230:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_DataCacheCmd(FunctionalState NewState)
 231:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_InstructionCacheReset(void)
 232:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_DataCacheReset(void)
 233:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       
 234:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]   
 235:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       The unlock sequence is not needed for these functions.
 236:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  
 237:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @endverbatim
 238:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
 239:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 240:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  
 241:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 242:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Sets the code latency value.  
 243:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  FLASH_Latency: specifies the FLASH Latency value.
 244:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 245:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_0: FLASH Zero Latency cycle
 246:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_1: FLASH One Latency cycle
 247:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_2: FLASH Two Latency cycles
 248:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_3: FLASH Three Latency cycles
 249:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_4: FLASH Four Latency cycles 
 250:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_5: FLASH Five Latency cycles 
 251:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_6: FLASH Six Latency cycles
 252:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_7: FLASH Seven Latency cycles 
 253:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_8: FLASH Eight Latency cycles
 254:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_9: FLASH Nine Latency cycles
 255:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_10: FLASH Teen Latency cycles 
 256:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_11: FLASH Eleven Latency cycles 
 257:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_12: FLASH Twelve Latency cycles
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 6


 258:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_13: FLASH Thirteen Latency cycles
 259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_14: FLASH Fourteen Latency cycles
 260:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_15: FLASH Fifteen Latency cycles 
 261:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *              
 262:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note For STM32F405xx/407xx, STM32F415xx/417xx, STM32F401xx/411xE/STM32F412xG and STM32F413_423
 263:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       this parameter can be a value between FLASH_Latency_0 and FLASH_Latency_7.
 264:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 265:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note For STM32F42xxx/43xxx devices this parameter can be a value between 
 266:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       FLASH_Latency_0 and FLASH_Latency_15. 
 267:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         
 268:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 269:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 270:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_SetLatency(uint32_t FLASH_Latency)
 271:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
  30              		.loc 1 271 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 272:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 273:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  35              		.loc 1 273 3 view .LVU1
 274:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 275:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
 276:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
  36              		.loc 1 276 3 view .LVU2
  37              		.loc 1 276 40 is_stmt 0 view .LVU3
  38 0000 C0B2     		uxtb	r0, r0
  39              	.LVL1:
  40              		.loc 1 276 38 view .LVU4
  41 0002 014B     		ldr	r3, .L2
  42 0004 1870     		strb	r0, [r3]
 277:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
  43              		.loc 1 277 1 view .LVU5
  44 0006 7047     		bx	lr
  45              	.L3:
  46              		.align	2
  47              	.L2:
  48 0008 003C0240 		.word	1073888256
  49              		.cfi_endproc
  50              	.LFE123:
  52              		.section	.text.FLASH_PrefetchBufferCmd,"ax",%progbits
  53              		.align	1
  54              		.global	FLASH_PrefetchBufferCmd
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  58              		.fpu fpv4-sp-d16
  60              	FLASH_PrefetchBufferCmd:
  61              	.LVL2:
  62              	.LFB124:
 278:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 279:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 280:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Prefetch Buffer.
 281:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Prefetch Buffer.
 282:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 283:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 7


 284:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 285:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_PrefetchBufferCmd(FunctionalState NewState)
 286:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
  63              		.loc 1 286 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
 287:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 288:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  68              		.loc 1 288 3 view .LVU7
 289:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 290:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Enable or disable the Prefetch Buffer */
 291:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
  69              		.loc 1 291 3 view .LVU8
  70              		.loc 1 291 5 is_stmt 0 view .LVU9
  71 0000 28B1     		cbz	r0, .L5
 292:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 293:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_PRFTEN;
  72              		.loc 1 293 5 is_stmt 1 view .LVU10
  73              		.loc 1 293 16 is_stmt 0 view .LVU11
  74 0002 064A     		ldr	r2, .L7
  75 0004 1368     		ldr	r3, [r2]
  76 0006 43F48073 		orr	r3, r3, #256
  77 000a 1360     		str	r3, [r2]
  78 000c 7047     		bx	lr
  79              	.L5:
 294:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 295:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 296:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 297:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_PRFTEN);
  80              		.loc 1 297 5 is_stmt 1 view .LVU12
  81              		.loc 1 297 16 is_stmt 0 view .LVU13
  82 000e 034A     		ldr	r2, .L7
  83 0010 1368     		ldr	r3, [r2]
  84 0012 23F48073 		bic	r3, r3, #256
  85 0016 1360     		str	r3, [r2]
 298:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 299:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
  86              		.loc 1 299 1 view .LVU14
  87 0018 7047     		bx	lr
  88              	.L8:
  89 001a 00BF     		.align	2
  90              	.L7:
  91 001c 003C0240 		.word	1073888256
  92              		.cfi_endproc
  93              	.LFE124:
  95              		.section	.text.FLASH_InstructionCacheCmd,"ax",%progbits
  96              		.align	1
  97              		.global	FLASH_InstructionCacheCmd
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv4-sp-d16
 103              	FLASH_InstructionCacheCmd:
 104              	.LVL3:
 105              	.LFB125:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 8


 300:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 301:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 302:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Instruction Cache feature.
 303:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Instruction Cache.
 304:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 305:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 306:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 307:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_InstructionCacheCmd(FunctionalState NewState)
 308:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 106              		.loc 1 308 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 309:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 310:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 111              		.loc 1 310 3 view .LVU16
 311:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 312:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 112              		.loc 1 312 3 view .LVU17
 113              		.loc 1 312 5 is_stmt 0 view .LVU18
 114 0000 28B1     		cbz	r0, .L10
 313:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 314:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_ICEN;
 115              		.loc 1 314 5 is_stmt 1 view .LVU19
 116              		.loc 1 314 16 is_stmt 0 view .LVU20
 117 0002 064A     		ldr	r2, .L12
 118 0004 1368     		ldr	r3, [r2]
 119 0006 43F40073 		orr	r3, r3, #512
 120 000a 1360     		str	r3, [r2]
 121 000c 7047     		bx	lr
 122              	.L10:
 315:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 316:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 317:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 318:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_ICEN);
 123              		.loc 1 318 5 is_stmt 1 view .LVU21
 124              		.loc 1 318 16 is_stmt 0 view .LVU22
 125 000e 034A     		ldr	r2, .L12
 126 0010 1368     		ldr	r3, [r2]
 127 0012 23F40073 		bic	r3, r3, #512
 128 0016 1360     		str	r3, [r2]
 319:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 320:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 129              		.loc 1 320 1 view .LVU23
 130 0018 7047     		bx	lr
 131              	.L13:
 132 001a 00BF     		.align	2
 133              	.L12:
 134 001c 003C0240 		.word	1073888256
 135              		.cfi_endproc
 136              	.LFE125:
 138              		.section	.text.FLASH_DataCacheCmd,"ax",%progbits
 139              		.align	1
 140              		.global	FLASH_DataCacheCmd
 141              		.syntax unified
 142              		.thumb
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 9


 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	FLASH_DataCacheCmd:
 147              	.LVL4:
 148              	.LFB126:
 321:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 322:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 323:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Data Cache feature.
 324:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Data Cache.
 325:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 326:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 327:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 328:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_DataCacheCmd(FunctionalState NewState)
 329:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 149              		.loc 1 329 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 330:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 331:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 154              		.loc 1 331 3 view .LVU25
 332:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 333:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 155              		.loc 1 333 3 view .LVU26
 156              		.loc 1 333 5 is_stmt 0 view .LVU27
 157 0000 28B1     		cbz	r0, .L15
 334:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 335:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_DCEN;
 158              		.loc 1 335 5 is_stmt 1 view .LVU28
 159              		.loc 1 335 16 is_stmt 0 view .LVU29
 160 0002 064A     		ldr	r2, .L17
 161 0004 1368     		ldr	r3, [r2]
 162 0006 43F48063 		orr	r3, r3, #1024
 163 000a 1360     		str	r3, [r2]
 164 000c 7047     		bx	lr
 165              	.L15:
 336:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 337:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 338:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 339:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_DCEN);
 166              		.loc 1 339 5 is_stmt 1 view .LVU30
 167              		.loc 1 339 16 is_stmt 0 view .LVU31
 168 000e 034A     		ldr	r2, .L17
 169 0010 1368     		ldr	r3, [r2]
 170 0012 23F48063 		bic	r3, r3, #1024
 171 0016 1360     		str	r3, [r2]
 340:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 341:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 172              		.loc 1 341 1 view .LVU32
 173 0018 7047     		bx	lr
 174              	.L18:
 175 001a 00BF     		.align	2
 176              	.L17:
 177 001c 003C0240 		.word	1073888256
 178              		.cfi_endproc
 179              	.LFE126:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 10


 181              		.section	.text.FLASH_InstructionCacheReset,"ax",%progbits
 182              		.align	1
 183              		.global	FLASH_InstructionCacheReset
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu fpv4-sp-d16
 189              	FLASH_InstructionCacheReset:
 190              	.LFB127:
 342:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 343:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 344:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Resets the Instruction Cache.
 345:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function must be used only when the Instruction Cache is disabled.  
 346:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 347:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 348:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 349:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_InstructionCacheReset(void)
 350:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 191              		.loc 1 350 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 351:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH->ACR |= FLASH_ACR_ICRST;
 196              		.loc 1 351 3 view .LVU34
 197              		.loc 1 351 14 is_stmt 0 view .LVU35
 198 0000 024A     		ldr	r2, .L20
 199 0002 1368     		ldr	r3, [r2]
 200 0004 43F40063 		orr	r3, r3, #2048
 201 0008 1360     		str	r3, [r2]
 352:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 202              		.loc 1 352 1 view .LVU36
 203 000a 7047     		bx	lr
 204              	.L21:
 205              		.align	2
 206              	.L20:
 207 000c 003C0240 		.word	1073888256
 208              		.cfi_endproc
 209              	.LFE127:
 211              		.section	.text.FLASH_DataCacheReset,"ax",%progbits
 212              		.align	1
 213              		.global	FLASH_DataCacheReset
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu fpv4-sp-d16
 219              	FLASH_DataCacheReset:
 220              	.LFB128:
 353:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 354:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 355:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Resets the Data Cache.
 356:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function must be used only when the Data Cache is disabled.  
 357:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 358:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 359:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 360:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_DataCacheReset(void)
 361:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 11


 221              		.loc 1 361 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 362:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH->ACR |= FLASH_ACR_DCRST;
 226              		.loc 1 362 3 view .LVU38
 227              		.loc 1 362 14 is_stmt 0 view .LVU39
 228 0000 024A     		ldr	r2, .L23
 229 0002 1368     		ldr	r3, [r2]
 230 0004 43F48053 		orr	r3, r3, #4096
 231 0008 1360     		str	r3, [r2]
 363:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 232              		.loc 1 363 1 view .LVU40
 233 000a 7047     		bx	lr
 234              	.L24:
 235              		.align	2
 236              	.L23:
 237 000c 003C0240 		.word	1073888256
 238              		.cfi_endproc
 239              	.LFE128:
 241              		.section	.text.FLASH_Unlock,"ax",%progbits
 242              		.align	1
 243              		.global	FLASH_Unlock
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu fpv4-sp-d16
 249              	FLASH_Unlock:
 250              	.LFB129:
 364:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 365:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 366:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @}
 367:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 368:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 369:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group2 FLASH Memory Programming functions
 370:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *  @brief   FLASH Memory Programming functions
 371:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *
 372:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @verbatim   
 373:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
 374:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****                 ##### FLASH Memory Programming functions #####
 375:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================   
 376:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]
 377:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       This group includes the following functions:
 378:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_Unlock(void)
 379:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_Lock(void)
 380:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
 381:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)       
 382:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
 383:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
 384:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
 385:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
 386:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           The following functions can be used only for STM32F42xxx/43xxx devices. 
 387:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_EraseAllBank1Sectors(uint8_t VoltageRange)
 388:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_EraseAllBank2Sectors(uint8_t VoltageRange)    
 389:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]   
 390:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       Any operation of erase or program should follow these steps:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 12


 391:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call the FLASH_Unlock() function to enable the FLASH control register access
 392:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 393:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call the desired function to erase sector(s) or program data
 394:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 395:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call the FLASH_Lock() function to disable the FLASH control register access
 396:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           (recommended to protect the FLASH memory against possible unwanted operation)
 397:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 398:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @endverbatim
 399:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
 400:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 401:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 402:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 403:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Unlocks the FLASH control register access
 404:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 405:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 406:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 407:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_Unlock(void)
 408:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 251              		.loc 1 408 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 409:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 256              		.loc 1 409 3 view .LVU42
 257              		.loc 1 409 12 is_stmt 0 view .LVU43
 258 0000 054B     		ldr	r3, .L28
 259 0002 1B69     		ldr	r3, [r3, #16]
 260              		.loc 1 409 5 view .LVU44
 261 0004 002B     		cmp	r3, #0
 262 0006 00DB     		blt	.L27
 263              	.L25:
 410:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 411:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Authorize the FLASH Registers access */
 412:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY1;
 413:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY2;
 414:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 415:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 264              		.loc 1 415 1 view .LVU45
 265 0008 7047     		bx	lr
 266              	.L27:
 412:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY2;
 267              		.loc 1 412 5 is_stmt 1 view .LVU46
 412:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY2;
 268              		.loc 1 412 17 is_stmt 0 view .LVU47
 269 000a 034B     		ldr	r3, .L28
 270 000c 034A     		ldr	r2, .L28+4
 271 000e 5A60     		str	r2, [r3, #4]
 413:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 272              		.loc 1 413 5 is_stmt 1 view .LVU48
 413:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 273              		.loc 1 413 17 is_stmt 0 view .LVU49
 274 0010 02F18832 		add	r2, r2, #-2004318072
 275 0014 5A60     		str	r2, [r3, #4]
 276              		.loc 1 415 1 view .LVU50
 277 0016 F7E7     		b	.L25
 278              	.L29:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 13


 279              		.align	2
 280              	.L28:
 281 0018 003C0240 		.word	1073888256
 282 001c 23016745 		.word	1164378403
 283              		.cfi_endproc
 284              	.LFE129:
 286              		.section	.text.FLASH_Lock,"ax",%progbits
 287              		.align	1
 288              		.global	FLASH_Lock
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
 294              	FLASH_Lock:
 295              	.LFB130:
 416:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 417:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 418:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Locks the FLASH control register access
 419:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 420:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 421:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 422:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_Lock(void)
 423:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 296              		.loc 1 423 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 424:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Set the LOCK Bit to lock the FLASH Registers access */
 425:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH->CR |= FLASH_CR_LOCK;
 301              		.loc 1 425 3 view .LVU52
 302              		.loc 1 425 13 is_stmt 0 view .LVU53
 303 0000 024A     		ldr	r2, .L31
 304 0002 1369     		ldr	r3, [r2, #16]
 305 0004 43F00043 		orr	r3, r3, #-2147483648
 306 0008 1361     		str	r3, [r2, #16]
 426:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 307              		.loc 1 426 1 view .LVU54
 308 000a 7047     		bx	lr
 309              	.L32:
 310              		.align	2
 311              	.L31:
 312 000c 003C0240 		.word	1073888256
 313              		.cfi_endproc
 314              	.LFE130:
 316              		.section	.text.FLASH_OB_Unlock,"ax",%progbits
 317              		.align	1
 318              		.global	FLASH_OB_Unlock
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	FLASH_OB_Unlock:
 325              	.LFB139:
 427:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 428:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 429:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Erases a specified FLASH Sector.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 14


 430:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 431:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 432:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 433:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 434:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  FLASH_Sector: The Sector number to be erased.
 435:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 436:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  @note  For STM32F405xx/407xx and STM32F415xx/417xx devices this parameter can 
 437:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         be a value between FLASH_Sector_0 and FLASH_Sector_11.
 438:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 439:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         For STM32F42xxx/43xxx devices this parameter can be a value between 
 440:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         FLASH_Sector_0 and FLASH_Sector_23.
 441:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 442:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         For STM32F401xx devices this parameter can be a value between 
 443:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         FLASH_Sector_0 and FLASH_Sector_5.
 444:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 445:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         For STM32F411xE and STM32F412xG devices this parameter can be a value between 
 446:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         FLASH_Sector_0 and FLASH_Sector_7.
 447:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 448:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         For STM32F410xx devices this parameter can be a value between 
 449:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         FLASH_Sector_0 and FLASH_Sector_4.
 450:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 451:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         For STM32F413_423xx devices this parameter can be a value between 
 452:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         FLASH_Sector_0 and FLASH_Sector_15.
 453:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 454:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 455:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 456:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 457:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 458:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 459:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 460:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 461:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 462:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 463:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 464:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       
 465:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 466:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 467:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 468:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
 469:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 470:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 471:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 472:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 473:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 474:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_SECTOR(FLASH_Sector));
 475:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 476:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 477:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 478:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 479:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 480:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 481:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 482:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 483:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 484:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 485:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 486:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 15


 487:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 488:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 489:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 490:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 491:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 492:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 493:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 494:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 495:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 496:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 497:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 498:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase the sector */
 499:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 500:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 501:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK;
 502:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 503:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 504:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 505:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 506:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 507:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 508:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the SER Bit */
 509:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_SER);
 510:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK; 
 511:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 512:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
 513:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 514:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 515:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 516:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 517:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Erases all FLASH Sectors.
 518:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 519:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 520:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 521:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  
 522:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 523:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 524:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 525:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 526:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 527:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 528:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 529:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 530:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 531:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 532:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       
 533:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 534:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 535:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 536:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
 537:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 538:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 539:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 540:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 541:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 542:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 543:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 16


 544:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 545:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 546:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 547:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 548:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 549:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 550:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 551:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 552:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 553:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 554:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 555:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 556:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 557:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 558:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 559:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 560:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 561:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 562:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 563:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase all sectors */
 564:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)
 565:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 566:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 567:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= (FLASH_CR_MER1 | FLASH_CR_MER2);
 568:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 569:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 570:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 571:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 572:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 573:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the MER Bit */
 574:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= ~(FLASH_CR_MER1 | FLASH_CR_MER2);
 575:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F427_437xx ||  STM32F429_439xx ||  STM32F469_479xx */
 576:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 577:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #if defined(STM32F40_41xxx) || defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE)
 578:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 579:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 580:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_MER;
 581:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 582:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 583:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 584:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 585:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 586:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the MER Bit */
 587:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_MER);
 588:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_4
 589:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 590:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }   
 591:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
 592:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 593:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 594:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 595:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 596:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Erases all FLASH Sectors in Bank 1.
 597:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 598:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
 599:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *      
 600:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 17


 601:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one. 
 602:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  
 603:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 604:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 605:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 606:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 607:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 608:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 609:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 610:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 611:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 612:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 613:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       
 614:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 615:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 616:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 617:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseAllBank1Sectors(uint8_t VoltageRange)
 618:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 619:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 620:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 621:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 622:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 623:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 624:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 625:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 626:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 627:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 628:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 629:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 630:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 631:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 632:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 633:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 634:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 635:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 636:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 637:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 638:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 639:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 640:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 641:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 642:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 643:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 644:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase all sectors */
 645:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR &= CR_PSIZE_MASK;
 646:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 647:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER1;
 648:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 649:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 650:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 651:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 652:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 653:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the MER Bit */
 654:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_MER1);
 655:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 656:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }   
 657:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 18


 658:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 659:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 660:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 661:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 662:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 663:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Erases all FLASH Sectors in Bank 2.
 664:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 665:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
 666:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *     
 667:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 668:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 669:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *     
 670:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 671:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 672:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 673:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 674:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 675:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 676:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 677:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 678:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 679:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 680:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *       
 681:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 682:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 683:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 684:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseAllBank2Sectors(uint8_t VoltageRange)
 685:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 686:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 687:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 688:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 689:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 690:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 691:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 692:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 693:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 694:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 695:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 696:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 697:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 698:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 699:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 700:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 701:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 702:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 703:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 704:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 705:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
 706:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 707:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 708:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 709:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 710:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 711:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase all sectors */
 712:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR &= CR_PSIZE_MASK;
 713:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 714:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER2;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 19


 715:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 716:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 717:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 718:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 719:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 720:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the MER Bit */
 721:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_MER2);
 722:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 723:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }   
 724:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
 725:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 726:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 727:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 728:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 729:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Programs a double word (64-bit) at a specified address.
 730:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from
 731:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         2.7V to 3.6V and an External Vpp is present.
 732:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 733:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 734:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 735:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  
 736:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 737:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 738:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 739:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 740:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 741:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
 742:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 743:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 744:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 745:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 746:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 747:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 748:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 749:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 750:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 751:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 752:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 753:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 754:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 755:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 756:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 757:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 758:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint64_t*)Address = Data;
 759:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 760:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 761:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 762:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 763:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 764:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 765:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 766:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 767:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 768:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 769:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 770:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 771:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Programs a word (32-bit) at a specified address.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 20


 772:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 773:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from 2.7V to 3.6V. 
 774:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 775:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 776:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 777:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *  
 778:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 779:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 780:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 781:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 782:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 783:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 784:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
 785:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 786:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 787:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 788:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 789:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 790:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 791:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 792:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 793:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 794:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 795:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 796:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 797:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 798:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_WORD;
 799:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 800:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 801:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint32_t*)Address = Data;
 802:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 803:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 804:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 805:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 806:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 807:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 808:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 809:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 810:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 811:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 812:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 813:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 814:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Programs a half word (16-bit) at a specified address. 
 815:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from 2.1V to 3.6V. 
 816:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 817:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 818:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 819:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
 820:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 821:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 822:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 823:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 824:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 825:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 826:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
 827:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 828:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 21


 829:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 830:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 831:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 832:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 833:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 834:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 835:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 836:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 837:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 838:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 839:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 840:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 841:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 842:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 843:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint16_t*)Address = Data;
 844:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 845:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 846:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 847:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 848:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 849:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 850:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 851:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 852:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 853:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 854:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 855:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 856:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Programs a byte (8-bit) at a specified address.
 857:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used within all the device supply voltage ranges.  
 858:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 859:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   If an erase and a program operations are requested simultaneously,    
 860:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         the erase operation is performed before the program one.
 861:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
 862:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 863:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 864:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 865:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 866:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 867:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 868:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
 869:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 870:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 871:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 872:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
 873:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 874:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 875:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 876:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 877:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 878:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 879:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 880:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 881:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 882:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_BYTE;
 883:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 884:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 885:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint8_t*)Address = Data;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 22


 886:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 887:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 888:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 889:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 890:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 891:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 892:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 893:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 894:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 895:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 896:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 897:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 898:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 899:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @}
 900:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 901:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 902:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group3 Option Bytes Programming functions
 903:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *  @brief   Option Bytes Programming functions 
 904:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *
 905:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @verbatim   
 906:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
 907:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****                 ##### Option Bytes Programming functions #####
 908:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================  
 909:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]
 910:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       This group includes the following functions:
 911:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_Unlock(void)
 912:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_Lock(void)
 913:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
 914:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_WRP1Config(uint32_t OB_WRP, FunctionalState NewState)  
 915:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_PCROPSelectionConfig(uint8_t OB_PCROPSelect)
 916:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_PCROPConfig(uint32_t OB_PCROP, FunctionalState NewState)
 917:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_PCROP1Config(uint32_t OB_PCROP, FunctionalState NewState) 
 918:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_RDPConfig(uint8_t OB_RDP)
 919:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
 920:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_BORConfig(uint8_t OB_BOR)
 921:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_ProgramOTP(uint32_t Address, uint32_t Data)
 922:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) FLASH_Status FLASH_OB_Launch(void)
 923:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint32_t FLASH_OB_GetUser(void)
 924:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetWRP(void)
 925:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetWRP1(void)
 926:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetPCROP(void)
 927:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetPCROP1(void)
 928:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetRDP(void)
 929:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) uint8_t FLASH_OB_GetBOR(void)
 930:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]  
 931:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       The following function can be used only for STM32F42xxx/43xxx devices. 
 932:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (+) void FLASH_OB_BootConfig(uint8_t OB_BOOT)
 933:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     [..]   
 934:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      Any operation of erase or program should follow these steps:
 935:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call the FLASH_OB_Unlock() function to enable the FLASH option control 
 936:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           register access
 937:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 938:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call one or several functions to program the desired Option Bytes:
 939:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState) 
 940:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****              => to Enable/Disable the desired sector write protection
 941:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) void FLASH_OB_RDPConfig(uint8_t OB_RDP) => to set the desired read 
 942:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****              Protection Level
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 23


 943:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY) 
 944:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****              => to configure the user Option Bytes.
 945:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         (++) void FLASH_OB_BORConfig(uint8_t OB_BOR) => to set the BOR Level 			 
 946:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 947:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Once all needed Option Bytes to be programmed are correctly written, 
 948:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           call the FLASH_OB_Launch() function to launch the Option Bytes 
 949:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           programming process.
 950:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      
 951:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       -@- When changing the IWDG mode from HW to SW or from SW to HW, a system 
 952:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           reset is needed to make the change effective.  
 953:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 954:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       (#) Call the FLASH_OB_Lock() function to disable the FLASH option control 
 955:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           register access (recommended to protect the Option Bytes against 
 956:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           possible unwanted operations)
 957:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 958:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @endverbatim
 959:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
 960:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 961:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 962:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 963:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Unlocks the FLASH Option Control Registers access.
 964:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 965:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 966:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 967:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_Unlock(void)
 968:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 326              		.loc 1 968 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 969:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 331              		.loc 1 969 3 view .LVU56
 332              		.loc 1 969 12 is_stmt 0 view .LVU57
 333 0000 054B     		ldr	r3, .L35
 334 0002 5B69     		ldr	r3, [r3, #20]
 335              		.loc 1 969 5 view .LVU58
 336 0004 13F0010F 		tst	r3, #1
 337 0008 05D0     		beq	.L33
 970:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 971:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Authorizes the Option Byte register programming */
 972:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->OPTKEYR = FLASH_OPT_KEY1;
 338              		.loc 1 972 5 is_stmt 1 view .LVU59
 339              		.loc 1 972 20 is_stmt 0 view .LVU60
 340 000a 034B     		ldr	r3, .L35
 341 000c 034A     		ldr	r2, .L35+4
 342 000e 9A60     		str	r2, [r3, #8]
 973:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->OPTKEYR = FLASH_OPT_KEY2;
 343              		.loc 1 973 5 is_stmt 1 view .LVU61
 344              		.loc 1 973 20 is_stmt 0 view .LVU62
 345 0010 02F14432 		add	r2, r2, #1145324612
 346 0014 9A60     		str	r2, [r3, #8]
 347              	.L33:
 974:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 975:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 348              		.loc 1 975 1 view .LVU63
 349 0016 7047     		bx	lr
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 24


 350              	.L36:
 351              		.align	2
 352              	.L35:
 353 0018 003C0240 		.word	1073888256
 354 001c 3B2A1908 		.word	135866939
 355              		.cfi_endproc
 356              	.LFE139:
 358              		.section	.text.FLASH_OB_Lock,"ax",%progbits
 359              		.align	1
 360              		.global	FLASH_OB_Lock
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 364              		.fpu fpv4-sp-d16
 366              	FLASH_OB_Lock:
 367              	.LFB140:
 976:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 977:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 978:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Locks the FLASH Option Control Registers access.
 979:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
 980:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
 981:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
 982:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_Lock(void)
 983:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 368              		.loc 1 983 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 984:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
 985:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 373              		.loc 1 985 3 view .LVU65
 374              		.loc 1 985 16 is_stmt 0 view .LVU66
 375 0000 024A     		ldr	r2, .L38
 376 0002 5369     		ldr	r3, [r2, #20]
 377 0004 43F00103 		orr	r3, r3, #1
 378 0008 5361     		str	r3, [r2, #20]
 986:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 379              		.loc 1 986 1 view .LVU67
 380 000a 7047     		bx	lr
 381              	.L39:
 382              		.align	2
 383              	.L38:
 384 000c 003C0240 		.word	1073888256
 385              		.cfi_endproc
 386              	.LFE140:
 388              		.section	.text.FLASH_OB_PCROPSelectionConfig,"ax",%progbits
 389              		.align	1
 390              		.global	FLASH_OB_PCROPSelectionConfig
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu fpv4-sp-d16
 396              	FLASH_OB_PCROPSelectionConfig:
 397              	.LVL5:
 398              	.LFB143:
 987:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 25


 988:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
 989:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the write protection of the desired sectors, for the first
 990:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         1 Mb of the Flash  
 991:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *
 992:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   When the memory read protection level is selected (RDP level = 1), 
 993:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         it is not possible to program or erase the flash sector i if CortexM4  
 994:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1 
 995:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).   
 996:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
 997:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_WRP: specifies the sector(s) to be write protected or unprotected.
 998:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 999:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_WRP: A value between OB_WRP_Sector0 and OB_WRP_Sector11                     
1000:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_WRP_Sector_All
1001:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Newstate: new state of the Write Protection.
1002:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be: ENABLE or DISABLE.
1003:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None  
1004:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1005:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
1006:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** { 
1007:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1008:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1009:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1010:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_WRP(OB_WRP));
1011:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1012:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
1013:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1014:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1015:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1016:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
1017:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     if(NewState != DISABLE)
1018:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1019:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
1020:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1021:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     else
1022:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
1024:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1025:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1026:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1027:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1028:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1029:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the write protection of the desired sectors, for the second
1030:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         1 Mb of the Flash  
1031:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           
1032:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1033:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1034:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   When the memory read out protection is selected (RDP level = 1), 
1035:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         it is not possible to program or erase the flash sector i if CortexM4  
1036:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1 
1037:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).      
1038:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
1039:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_WRP: specifies the sector(s) to be write protected or unprotected.
1040:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1041:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_WRP: A value between OB_WRP_Sector12 and OB_WRP_Sector23
1042:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_WRP_Sector_All                        
1043:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Newstate: new state of the Write Protection.
1044:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be: ENABLE or DISABLE.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 26


1045:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None  
1046:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1047:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_WRP1Config(uint32_t OB_WRP, FunctionalState NewState)
1048:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** { 
1049:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1050:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1051:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1052:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_WRP(OB_WRP));
1053:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1054:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
1055:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1056:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1057:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1058:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
1059:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     if(NewState != DISABLE)
1060:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1061:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~OB_WRP);
1062:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1063:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     else
1064:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
1066:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1067:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1068:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1069:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1070:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1071:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Select the Protection Mode (SPRMOD). 
1072:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
1073:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices.    
1074:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
1075:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   After PCROP activation, Option Byte modification is not possible. 
1076:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         Exception made for the global Read Out Protection modification level (level1 to level0)
1077:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   Once SPRMOD bit is active unprotection of a protected sector is not possible 
1078:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1079:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   Read a protected sector will set RDERR Flag and write a protected sector will set WRPER
1080:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1081:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   Some Precautions should be taken when activating the PCROP feature :
1082:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         The active value of nWRPi bits is inverted when PCROP mode is active, this means if SPR
1083:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         and WRPi = 1 (default value), then the user sector i is read/write protected.
1084:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         In order to avoid activation of PCROP Mode for undesired sectors, please follow the
1085:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         below safety sequence :       
1086:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         - Disable PCROP for all Sectors using FLASH_OB_PCROPConfig(OB_PCROP_Sector_All, DISABLE
1087:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           for Bank1 or FLASH_OB_PCROP1Config(OB_PCROP_Sector_All, DISABLE) function for Bank2  
1088:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         - Enable PCROP for the desired Sector i using FLASH_OB_PCROPConfig(Sector i, ENABLE) fu
1089:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         - Activate the PCROP Mode FLASH_OB_PCROPSelectionConfig() function. 
1090:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * 
1091:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_PCROP:  Select the Protection Mode of nWPRi bits 
1092:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1093:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PcROP_Disable: nWRPi control the write protection of respective user sectors
1094:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PcROP_Enable: nWRPi control the  read&write protection (PCROP) of respective
1095:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1096:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1097:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_PCROPSelectionConfig(uint8_t OB_PcROP)
1098:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {  
 399              		.loc 1 1098 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 27


 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
1099:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint8_t optiontmp = 0xFF;
 404              		.loc 1 1099 3 view .LVU69
1100:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       
1101:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1102:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_PCROP_SELECT(OB_PcROP));
 405              		.loc 1 1102 3 view .LVU70
1103:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1104:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Mask SPRMOD bit */
1105:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F); 
 406              		.loc 1 1105 3 view .LVU71
 407              		.loc 1 1105 65 is_stmt 0 view .LVU72
 408 0000 034A     		ldr	r2, .L41
 409 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 410              		.loc 1 1105 13 view .LVU73
 411 0004 03F07F03 		and	r3, r3, #127
 412              	.LVL6:
1106:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Update Option Byte */
1107:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PcROP | optiontmp); 
 413              		.loc 1 1107 3 is_stmt 1 view .LVU74
 414              		.loc 1 1107 42 is_stmt 0 view .LVU75
 415 0008 0343     		orrs	r3, r3, r0
 416              	.LVL7:
 417              		.loc 1 1107 40 view .LVU76
 418 000a 1370     		strb	r3, [r2]
1108:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
1109:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 419              		.loc 1 1109 1 view .LVU77
 420 000c 7047     		bx	lr
 421              	.L42:
 422 000e 00BF     		.align	2
 423              	.L41:
 424 0010 173C0240 		.word	1073888279
 425              		.cfi_endproc
 426              	.LFE143:
 428              		.section	.text.FLASH_OB_BootConfig,"ax",%progbits
 429              		.align	1
 430              		.global	FLASH_OB_BootConfig
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	FLASH_OB_BootConfig:
 437              	.LVL8:
 438              	.LFB148:
1110:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1111:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1112:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the read/write protection (PCROP) of the desired 
1113:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         sectors, for the first 1 MB of the Flash.
1114:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           
1115:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx , STM32F401xx/411xE 
1116:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         STM32F412xG and STM32F413_423xx devices.
1117:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1118:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_PCROP: specifies the sector(s) to be read/write protected or unprotected.
1119:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1120:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PCROP: A value between OB_PCROP_Sector0 and OB_PCROP_Sector11 for 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 28


1121:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                           STM32F42xxx/43xxx devices and between OB_PCROP_Sector0 and 
1122:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                           OB_PCROP_Sector5 for STM32F401xx/411xE devices.
1123:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PCROP_Sector_All
1124:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Newstate: new state of the Write Protection.
1125:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be: ENABLE or DISABLE.
1126:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None  
1127:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1128:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_PCROPConfig(uint32_t OB_PCROP, FunctionalState NewState)
1129:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** { 
1130:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1131:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1132:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1133:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_PCROP(OB_PCROP));
1134:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1135:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
1136:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1137:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1138:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1139:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
1140:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     if(NewState != DISABLE)
1141:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_PCROP;    
1143:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1144:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     else
1145:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1146:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_PCROP);
1147:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1148:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1149:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1150:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1151:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1152:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****    * @brief Enables or disables the read/write protection (PCROP) of the desired 
1153:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         sectors
1154:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           
1155:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1156:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1157:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_PCROP: specifies the sector(s) to be read/write protected or unprotected.
1158:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1159:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PCROP: A value between OB_PCROP_Sector12 and OB_PCROP_Sector23 
1160:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_PCROP_Sector_All
1161:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  Newstate: new state of the Write Protection.
1162:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be: ENABLE or DISABLE.
1163:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None  
1164:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1165:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_PCROP1Config(uint32_t OB_PCROP, FunctionalState NewState)
1166:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** { 
1167:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1168:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1169:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1170:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_PCROP(OB_PCROP));
1171:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1172:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
1173:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1174:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1175:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1176:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
1177:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     if(NewState != DISABLE)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 29


1178:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)OB_PCROP;
1180:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1181:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     else
1182:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1183:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~OB_PCROP);
1184:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1185:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1186:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1187:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1188:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1189:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1190:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Sets the read protection level.
1191:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_RDP: specifies the read protection level.
1192:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1193:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_0: No protection
1194:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_1: Read protection of the memory
1195:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_2: Full chip protection
1196:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1197:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * /!\ Warning /!\ When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
1198:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *    
1199:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1200:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1201:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_RDPConfig(uint8_t OB_RDP)
1202:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
1203:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1204:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1205:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1206:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_RDP(OB_RDP));
1207:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1208:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1209:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1210:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1211:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1212:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = OB_RDP;
1213:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1214:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1215:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1216:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1217:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1218:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Programs the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY.    
1219:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_IWDG: Selects the IWDG mode
1220:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1221:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_IWDG_SW: Software IWDG selected
1222:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_IWDG_HW: Hardware IWDG selected
1223:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_STOP: Reset event when entering STOP mode.
1224:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter  can be one of the following values:
1225:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_STOP_NoRST: No reset generated when entering in STOP
1226:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_STOP_RST: Reset generated when entering in STOP
1227:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_STDBY: Reset event when entering Standby mode.
1228:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter  can be one of the following values:
1229:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY
1230:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
1231:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1232:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1233:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
1234:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 30


1235:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint8_t optiontmp = 0xFF;
1236:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE; 
1237:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1238:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1239:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
1240:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STOP_SOURCE(OB_STOP));
1241:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
1242:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1243:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
1244:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1245:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1246:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
1247:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
1248:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)
1249:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
1250:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
1251:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F427_437xx ||  STM32F429_439xx ||  STM32F469_479xx */
1252:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1253:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #if defined(STM32F40_41xxx) || defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE)
1254:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Mask OPTLOCK, OPTSTRT and BOR_LEV bits */
1255:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0F); 
1256:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx */ 
1257:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1258:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Update User Option Byte */
1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = OB_IWDG | (uint8_t)(OB_STDBY | (uint8_t)(OB_STOP | ((uin
1260:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
1261:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1262:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1263:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1264:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Configure the Dual Bank Boot.
1265:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1266:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1267:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *      
1268:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_BOOT: specifies the Dual Bank Boot Option byte.
1269:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1270:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_Dual_BootEnabled: Dual Bank Boot Enable
1271:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_Dual_BootDisabled: Dual Bank Boot Disabled
1272:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1273:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1274:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_BootConfig(uint8_t OB_BOOT)
1275:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 439              		.loc 1 1275 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
1276:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1277:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_BOOT(OB_BOOT));
 444              		.loc 1 1277 3 view .LVU79
1278:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1279:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Set Dual Bank Boot */
1280:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BFB2);
 445              		.loc 1 1280 3 view .LVU80
 446              		.loc 1 1280 40 is_stmt 0 view .LVU81
 447 0000 044B     		ldr	r3, .L44
 448 0002 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 449 0004 01F0EF01 		and	r1, r1, #239
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 31


 450 0008 1970     		strb	r1, [r3]
1281:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOOT;
 451              		.loc 1 1281 3 is_stmt 1 view .LVU82
 452              		.loc 1 1281 40 is_stmt 0 view .LVU83
 453 000a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 454 000c 0243     		orrs	r2, r2, r0
 455 000e 1A70     		strb	r2, [r3]
1282:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1283:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 456              		.loc 1 1283 1 view .LVU84
 457 0010 7047     		bx	lr
 458              	.L45:
 459 0012 00BF     		.align	2
 460              	.L44:
 461 0014 143C0240 		.word	1073888276
 462              		.cfi_endproc
 463              	.LFE148:
 465              		.section	.text.FLASH_OB_BORConfig,"ax",%progbits
 466              		.align	1
 467              		.global	FLASH_OB_BORConfig
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 471              		.fpu fpv4-sp-d16
 473              	FLASH_OB_BORConfig:
 474              	.LVL9:
 475              	.LFB149:
1284:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1285:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1286:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Sets the BOR Level. 
1287:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  OB_BOR: specifies the Option Bytes BOR Reset Level.
1288:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1289:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
1290:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
1291:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
1292:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
1293:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1294:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1295:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_OB_BORConfig(uint8_t OB_BOR)
1296:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 476              		.loc 1 1296 1 is_stmt 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		@ link register save eliminated.
1297:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1298:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_BOR(OB_BOR));
 481              		.loc 1 1298 3 view .LVU86
1299:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1300:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Set the BOR Level */
1301:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 482              		.loc 1 1301 3 view .LVU87
 483              		.loc 1 1301 40 is_stmt 0 view .LVU88
 484 0000 044B     		ldr	r3, .L47
 485 0002 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 486 0004 01F0F301 		and	r1, r1, #243
 487 0008 1970     		strb	r1, [r3]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 32


1302:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOR;
 488              		.loc 1 1302 3 is_stmt 1 view .LVU89
 489              		.loc 1 1302 40 is_stmt 0 view .LVU90
 490 000a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 491 000c 0243     		orrs	r2, r2, r0
 492 000e 1A70     		strb	r2, [r3]
1303:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1304:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 493              		.loc 1 1304 1 view .LVU91
 494 0010 7047     		bx	lr
 495              	.L48:
 496 0012 00BF     		.align	2
 497              	.L47:
 498 0014 143C0240 		.word	1073888276
 499              		.cfi_endproc
 500              	.LFE149:
 502              		.section	.text.FLASH_OB_GetUser,"ax",%progbits
 503              		.align	1
 504              		.global	FLASH_OB_GetUser
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 508              		.fpu fpv4-sp-d16
 510              	FLASH_OB_GetUser:
 511              	.LFB151:
1305:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1306:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1307:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Launch the option byte loading.
1308:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1309:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
1310:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
1311:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1312:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_OB_Launch(void)
1313:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
1314:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
1315:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1316:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Set the OPTSTRT bit in OPTCR register */
1317:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
1318:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1319:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
1320:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
1321:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1322:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
1323:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
1324:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1325:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1326:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH User Option Bytes values.
1327:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1328:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
1329:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *         and RST_STDBY(Bit2).
1330:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1331:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint8_t FLASH_OB_GetUser(void)
1332:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 512              		.loc 1 1332 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 33


 516              		@ link register save eliminated.
1333:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the User Option Byte */
1334:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (uint8_t)(FLASH->OPTCR >> 5);
 517              		.loc 1 1334 3 view .LVU93
 518              		.loc 1 1334 25 is_stmt 0 view .LVU94
 519 0000 024B     		ldr	r3, .L50
 520 0002 5869     		ldr	r0, [r3, #20]
1335:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 521              		.loc 1 1335 1 view .LVU95
 522 0004 C0F34710 		ubfx	r0, r0, #5, #8
 523 0008 7047     		bx	lr
 524              	.L51:
 525 000a 00BF     		.align	2
 526              	.L50:
 527 000c 003C0240 		.word	1073888256
 528              		.cfi_endproc
 529              	.LFE151:
 531              		.section	.text.FLASH_OB_GetWRP,"ax",%progbits
 532              		.align	1
 533              		.global	FLASH_OB_GetWRP
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu fpv4-sp-d16
 539              	FLASH_OB_GetWRP:
 540              	.LFB152:
1336:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1337:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1338:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Write Protection Option Bytes value.
1339:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1340:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH Write Protection  Option Bytes value
1341:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1342:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint16_t FLASH_OB_GetWRP(void)
1343:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 541              		.loc 1 1343 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
1344:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH write protection Register value */
1345:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 546              		.loc 1 1345 3 view .LVU97
 547              		.loc 1 1345 11 is_stmt 0 view .LVU98
 548 0000 014B     		ldr	r3, .L53
 549 0002 1888     		ldrh	r0, [r3]
1346:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 550              		.loc 1 1346 1 view .LVU99
 551 0004 80B2     		uxth	r0, r0
 552 0006 7047     		bx	lr
 553              	.L54:
 554              		.align	2
 555              	.L53:
 556 0008 163C0240 		.word	1073888278
 557              		.cfi_endproc
 558              	.LFE152:
 560              		.section	.text.FLASH_OB_GetWRP1,"ax",%progbits
 561              		.align	1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 34


 562              		.global	FLASH_OB_GetWRP1
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	FLASH_OB_GetWRP1:
 569              	.LFB153:
1347:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1348:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1349:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Write Protection Option Bytes value.
1350:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1351:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1352:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1353:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1354:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH Write Protection  Option Bytes value
1355:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1356:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint16_t FLASH_OB_GetWRP1(void)
1357:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 570              		.loc 1 1357 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
1358:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH write protection Register value */
1359:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
 575              		.loc 1 1359 3 view .LVU101
 576              		.loc 1 1359 11 is_stmt 0 view .LVU102
 577 0000 014B     		ldr	r3, .L56
 578 0002 1888     		ldrh	r0, [r3]
1360:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 579              		.loc 1 1360 1 view .LVU103
 580 0004 80B2     		uxth	r0, r0
 581 0006 7047     		bx	lr
 582              	.L57:
 583              		.align	2
 584              	.L56:
 585 0008 1A3C0240 		.word	1073888282
 586              		.cfi_endproc
 587              	.LFE153:
 589              		.section	.text.FLASH_OB_GetPCROP,"ax",%progbits
 590              		.align	1
 591              		.global	FLASH_OB_GetPCROP
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 595              		.fpu fpv4-sp-d16
 597              	FLASH_OB_GetPCROP:
 598              	.LFB154:
1361:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1362:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1363:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH PC Read/Write Protection Option Bytes value.
1364:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1365:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices and STM32F401xx/411xE devi
1366:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1367:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1368:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH PC Read/Write Protection Option Bytes value
1369:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 35


1370:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint16_t FLASH_OB_GetPCROP(void)
1371:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 599              		.loc 1 1371 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
1372:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH PC Read/write protection Register value */
1373:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 604              		.loc 1 1373 3 view .LVU105
 605              		.loc 1 1373 11 is_stmt 0 view .LVU106
 606 0000 014B     		ldr	r3, .L59
 607 0002 1888     		ldrh	r0, [r3]
1374:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 608              		.loc 1 1374 1 view .LVU107
 609 0004 80B2     		uxth	r0, r0
 610 0006 7047     		bx	lr
 611              	.L60:
 612              		.align	2
 613              	.L59:
 614 0008 163C0240 		.word	1073888278
 615              		.cfi_endproc
 616              	.LFE154:
 618              		.section	.text.FLASH_OB_GetPCROP1,"ax",%progbits
 619              		.align	1
 620              		.global	FLASH_OB_GetPCROP1
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	FLASH_OB_GetPCROP1:
 627              	.LFB155:
1375:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1376:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1377:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH PC Read/Write Protection Option Bytes value.
1378:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *   
1379:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices. 
1380:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *     
1381:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1382:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH PC Read/Write Protection Option Bytes value
1383:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1384:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint16_t FLASH_OB_GetPCROP1(void)
1385:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 628              		.loc 1 1385 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
1386:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH write protection Register value */
1387:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
 633              		.loc 1 1387 3 view .LVU109
 634              		.loc 1 1387 11 is_stmt 0 view .LVU110
 635 0000 014B     		ldr	r3, .L62
 636 0002 1888     		ldrh	r0, [r3]
1388:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 637              		.loc 1 1388 1 view .LVU111
 638 0004 80B2     		uxth	r0, r0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 36


 639 0006 7047     		bx	lr
 640              	.L63:
 641              		.align	2
 642              	.L62:
 643 0008 1A3C0240 		.word	1073888282
 644              		.cfi_endproc
 645              	.LFE155:
 647              		.section	.text.FLASH_OB_GetRDP,"ax",%progbits
 648              		.align	1
 649              		.global	FLASH_OB_GetRDP
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 653              		.fpu fpv4-sp-d16
 655              	FLASH_OB_GetRDP:
 656              	.LFB156:
1389:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1390:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1391:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Read Protection level.
1392:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1393:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH ReadOut Protection Status:
1394:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - SET, when OB_RDP_Level_1 or OB_RDP_Level_2 is set
1395:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - RESET, when OB_RDP_Level_0 is set
1396:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1397:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FlagStatus FLASH_OB_GetRDP(void)
1398:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 657              		.loc 1 1398 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
1399:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FlagStatus readstatus = RESET;
 662              		.loc 1 1399 3 view .LVU113
 663              	.LVL10:
1400:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1401:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) != (uint8_t)OB_RDP_Level_0))
 664              		.loc 1 1401 3 view .LVU114
 665              		.loc 1 1401 8 is_stmt 0 view .LVU115
 666 0000 044B     		ldr	r3, .L67
 667 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 668 0004 DBB2     		uxtb	r3, r3
 669              		.loc 1 1401 6 view .LVU116
 670 0006 AA2B     		cmp	r3, #170
 671 0008 01D0     		beq	.L66
1402:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1403:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     readstatus = SET;
 672              		.loc 1 1403 16 view .LVU117
 673 000a 0120     		movs	r0, #1
 674 000c 7047     		bx	lr
 675              	.L66:
1404:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1405:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
1406:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1407:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     readstatus = RESET;
 676              		.loc 1 1407 16 view .LVU118
 677 000e 0020     		movs	r0, #0
 678              	.LVL11:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 37


1408:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1409:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return readstatus;
 679              		.loc 1 1409 3 is_stmt 1 view .LVU119
1410:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 680              		.loc 1 1410 1 is_stmt 0 view .LVU120
 681 0010 7047     		bx	lr
 682              	.L68:
 683 0012 00BF     		.align	2
 684              	.L67:
 685 0014 153C0240 		.word	1073888277
 686              		.cfi_endproc
 687              	.LFE156:
 689              		.section	.text.FLASH_OB_GetBOR,"ax",%progbits
 690              		.align	1
 691              		.global	FLASH_OB_GetBOR
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 695              		.fpu fpv4-sp-d16
 697              	FLASH_OB_GetBOR:
 698              	.LFB157:
1411:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1412:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1413:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH BOR level.
1414:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1415:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The FLASH BOR level:
1416:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
1417:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
1418:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
1419:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
1420:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1421:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** uint8_t FLASH_OB_GetBOR(void)
1422:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 699              		.loc 1 1422 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
1423:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH BOR level */
1424:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 704              		.loc 1 1424 3 view .LVU122
 705              		.loc 1 1424 10 is_stmt 0 view .LVU123
 706 0000 024B     		ldr	r3, .L70
 707 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
1425:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 708              		.loc 1 1425 1 view .LVU124
 709 0004 00F00C00 		and	r0, r0, #12
 710 0008 7047     		bx	lr
 711              	.L71:
 712 000a 00BF     		.align	2
 713              	.L70:
 714 000c 143C0240 		.word	1073888276
 715              		.cfi_endproc
 716              	.LFE157:
 718              		.section	.text.FLASH_ITConfig,"ax",%progbits
 719              		.align	1
 720              		.global	FLASH_ITConfig
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 38


 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 724              		.fpu fpv4-sp-d16
 726              	FLASH_ITConfig:
 727              	.LVL12:
 728              	.LFB158:
1426:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1427:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1428:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @}
1429:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1430:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1431:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group4 Interrupts and flags management functions
1432:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *  @brief   Interrupts and flags management functions
1433:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  *
1434:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @verbatim   
1435:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================
1436:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****               ##### Interrupts and flags management functions #####
1437:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****  ===============================================================================  
1438:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** @endverbatim
1439:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @{
1440:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1441:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1442:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1443:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the specified FLASH interrupts.
1444:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  FLASH_IT: specifies the FLASH interrupt sources to be enabled or disabled.
1445:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be any combination of the following values:
1446:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_IT_ERR: FLASH Error Interrupt
1447:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_IT_EOP: FLASH end of operation Interrupt
1448:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None 
1449:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1450:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
1451:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 729              		.loc 1 1451 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
1452:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1453:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_IT(FLASH_IT)); 
 734              		.loc 1 1453 3 view .LVU126
1454:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 735              		.loc 1 1454 3 view .LVU127
1455:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1456:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 736              		.loc 1 1456 3 view .LVU128
 737              		.loc 1 1456 5 is_stmt 0 view .LVU129
 738 0000 21B1     		cbz	r1, .L73
1457:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1458:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Enable the interrupt sources */
1459:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_IT;
 739              		.loc 1 1459 5 is_stmt 1 view .LVU130
 740              		.loc 1 1459 15 is_stmt 0 view .LVU131
 741 0002 054A     		ldr	r2, .L75
 742 0004 1369     		ldr	r3, [r2, #16]
 743 0006 1843     		orrs	r0, r0, r3
 744              	.LVL13:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 39


 745              		.loc 1 1459 15 view .LVU132
 746 0008 1061     		str	r0, [r2, #16]
 747 000a 7047     		bx	lr
 748              	.LVL14:
 749              	.L73:
1460:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1461:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
1462:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1463:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     /* Disable the interrupt sources */
1464:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= ~(uint32_t)FLASH_IT;
 750              		.loc 1 1464 5 is_stmt 1 view .LVU133
 751              		.loc 1 1464 15 is_stmt 0 view .LVU134
 752 000c 024A     		ldr	r2, .L75
 753 000e 1369     		ldr	r3, [r2, #16]
 754 0010 23EA0000 		bic	r0, r3, r0
 755              	.LVL15:
 756              		.loc 1 1464 15 view .LVU135
 757 0014 1061     		str	r0, [r2, #16]
1465:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1466:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 758              		.loc 1 1466 1 view .LVU136
 759 0016 7047     		bx	lr
 760              	.L76:
 761              		.align	2
 762              	.L75:
 763 0018 003C0240 		.word	1073888256
 764              		.cfi_endproc
 765              	.LFE158:
 767              		.section	.text.FLASH_GetFlagStatus,"ax",%progbits
 768              		.align	1
 769              		.global	FLASH_GetFlagStatus
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 773              		.fpu fpv4-sp-d16
 775              	FLASH_GetFlagStatus:
 776              	.LVL16:
 777              	.LFB159:
1467:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1468:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1469:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Checks whether the specified FLASH flag is set or not.
1470:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  FLASH_FLAG: specifies the FLASH flag to check.
1471:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
1472:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_EOP: FLASH End of Operation flag 
1473:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_OPERR: FLASH operation Error flag 
1474:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
1475:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
1476:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
1477:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
1478:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_RDERR: FLASH (PCROP) Read Protection error flag (STM32F42xx/43xxx an
1479:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_BSY: FLASH Busy flag
1480:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval The new state of FLASH_FLAG (SET or RESET).
1481:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1482:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)
1483:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 778              		.loc 1 1483 1 is_stmt 1 view -0
 779              		.cfi_startproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 40


 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		@ link register save eliminated.
1484:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FlagStatus bitstatus = RESET;
 783              		.loc 1 1484 3 view .LVU138
1485:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1486:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG));
 784              		.loc 1 1486 3 view .LVU139
1487:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1488:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 785              		.loc 1 1488 3 view .LVU140
 786              		.loc 1 1488 12 is_stmt 0 view .LVU141
 787 0000 034B     		ldr	r3, .L80
 788 0002 DB68     		ldr	r3, [r3, #12]
 789              		.loc 1 1488 5 view .LVU142
 790 0004 0342     		tst	r3, r0
 791 0006 01D0     		beq	.L79
1489:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1490:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     bitstatus = SET;
 792              		.loc 1 1490 15 view .LVU143
 793 0008 0120     		movs	r0, #1
 794              	.LVL17:
 795              		.loc 1 1490 15 view .LVU144
 796 000a 7047     		bx	lr
 797              	.LVL18:
 798              	.L79:
1491:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1492:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else
1493:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1494:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     bitstatus = RESET;
 799              		.loc 1 1494 15 view .LVU145
 800 000c 0020     		movs	r0, #0
 801              	.LVL19:
1495:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1496:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the new state of FLASH_FLAG (SET or RESET) */
1497:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return bitstatus; 
 802              		.loc 1 1497 3 is_stmt 1 view .LVU146
1498:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 803              		.loc 1 1498 1 is_stmt 0 view .LVU147
 804 000e 7047     		bx	lr
 805              	.L81:
 806              		.align	2
 807              	.L80:
 808 0010 003C0240 		.word	1073888256
 809              		.cfi_endproc
 810              	.LFE159:
 812              		.section	.text.FLASH_ClearFlag,"ax",%progbits
 813              		.align	1
 814              		.global	FLASH_ClearFlag
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 818              		.fpu fpv4-sp-d16
 820              	FLASH_ClearFlag:
 821              	.LVL20:
 822              	.LFB160:
1499:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 41


1500:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1501:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Clears the FLASH's pending flags.
1502:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  FLASH_FLAG: specifies the FLASH flags to clear.
1503:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *          This parameter can be any combination of the following values:
1504:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_EOP: FLASH End of Operation flag 
1505:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_OPERR: FLASH operation Error flag 
1506:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
1507:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag 
1508:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
1509:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
1510:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F
1511:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval None
1512:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1513:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** void FLASH_ClearFlag(uint32_t FLASH_FLAG)
1514:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
 823              		.loc 1 1514 1 is_stmt 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
1515:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check the parameters */
1516:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
 828              		.loc 1 1516 3 view .LVU149
1517:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1518:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Clear the flags */
1519:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH->SR = FLASH_FLAG;
 829              		.loc 1 1519 3 view .LVU150
 830              		.loc 1 1519 13 is_stmt 0 view .LVU151
 831 0000 014B     		ldr	r3, .L83
 832 0002 D860     		str	r0, [r3, #12]
1520:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 833              		.loc 1 1520 1 view .LVU152
 834 0004 7047     		bx	lr
 835              	.L84:
 836 0006 00BF     		.align	2
 837              	.L83:
 838 0008 003C0240 		.word	1073888256
 839              		.cfi_endproc
 840              	.LFE160:
 842              		.section	.text.FLASH_GetStatus,"ax",%progbits
 843              		.align	1
 844              		.global	FLASH_GetStatus
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu fpv4-sp-d16
 850              	FLASH_GetStatus:
 851              	.LFB161:
1521:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1522:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1523:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Status.
1524:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1525:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
1526:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_RD, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
1527:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1528:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_GetStatus(void)
1529:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 42


 852              		.loc 1 1529 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
1530:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status flashstatus = FLASH_COMPLETE;
 857              		.loc 1 1530 3 view .LVU154
 858              	.LVL21:
1531:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
1532:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 859              		.loc 1 1532 3 view .LVU155
 860              		.loc 1 1532 12 is_stmt 0 view .LVU156
 861 0000 124B     		ldr	r3, .L92
 862 0002 DB68     		ldr	r3, [r3, #12]
 863              		.loc 1 1532 5 view .LVU157
 864 0004 13F4803F 		tst	r3, #65536
 865 0008 15D1     		bne	.L87
1533:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1534:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     flashstatus = FLASH_BUSY;
1535:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1536:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   else 
1537:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {  
1538:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 866              		.loc 1 1538 5 is_stmt 1 view .LVU158
 867              		.loc 1 1538 14 is_stmt 0 view .LVU159
 868 000a 104B     		ldr	r3, .L92
 869 000c DB68     		ldr	r3, [r3, #12]
 870              		.loc 1 1538 7 view .LVU160
 871 000e 13F0100F 		tst	r3, #16
 872 0012 12D1     		bne	.L88
1539:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     { 
1540:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       flashstatus = FLASH_ERROR_WRP;
1541:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1542:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     else
1543:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
1544:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 873              		.loc 1 1544 7 is_stmt 1 view .LVU161
 874              		.loc 1 1544 16 is_stmt 0 view .LVU162
 875 0014 0D4B     		ldr	r3, .L92
 876 0016 DB68     		ldr	r3, [r3, #12]
 877              		.loc 1 1544 9 view .LVU163
 878 0018 13F4807F 		tst	r3, #256
 879 001c 0FD1     		bne	.L89
1545:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       { 
1546:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         flashstatus = FLASH_ERROR_RD;
1547:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       } 
1548:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       else 
1549:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       {
1550:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 880              		.loc 1 1550 9 is_stmt 1 view .LVU164
 881              		.loc 1 1550 18 is_stmt 0 view .LVU165
 882 001e 0B4B     		ldr	r3, .L92
 883 0020 DB68     		ldr	r3, [r3, #12]
 884              		.loc 1 1550 11 view .LVU166
 885 0022 13F0E00F 		tst	r3, #224
 886 0026 0CD1     		bne	.L90
1551:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 43


1552:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           flashstatus = FLASH_ERROR_PROGRAM; 
1553:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         }
1554:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         else
1555:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         {
1556:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 887              		.loc 1 1556 11 is_stmt 1 view .LVU167
 888              		.loc 1 1556 20 is_stmt 0 view .LVU168
 889 0028 084B     		ldr	r3, .L92
 890 002a DB68     		ldr	r3, [r3, #12]
 891              		.loc 1 1556 13 view .LVU169
 892 002c 13F0020F 		tst	r3, #2
 893 0030 09D0     		beq	.L91
1557:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           {
1558:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****             flashstatus = FLASH_ERROR_OPERATION;
 894              		.loc 1 1558 25 view .LVU170
 895 0032 0820     		movs	r0, #8
 896 0034 7047     		bx	lr
 897              	.L87:
1534:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 898              		.loc 1 1534 17 view .LVU171
 899 0036 0120     		movs	r0, #1
 900 0038 7047     		bx	lr
 901              	.L88:
1540:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 902              		.loc 1 1540 19 view .LVU172
 903 003a 0620     		movs	r0, #6
 904 003c 7047     		bx	lr
 905              	.L89:
1546:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       } 
 906              		.loc 1 1546 21 view .LVU173
 907 003e 0220     		movs	r0, #2
 908 0040 7047     		bx	lr
 909              	.L90:
1552:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         }
 910              		.loc 1 1552 23 view .LVU174
 911 0042 0720     		movs	r0, #7
 912 0044 7047     		bx	lr
 913              	.L91:
1559:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           }
1560:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           else
1561:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           {
1562:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****             flashstatus = FLASH_COMPLETE;
 914              		.loc 1 1562 25 view .LVU175
 915 0046 0920     		movs	r0, #9
 916              	.LVL22:
1563:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****           }
1564:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         }
1565:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****       }
1566:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
1567:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1568:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the FLASH Status */
1569:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return flashstatus;
 917              		.loc 1 1569 3 is_stmt 1 view .LVU176
1570:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 918              		.loc 1 1570 1 is_stmt 0 view .LVU177
 919 0048 7047     		bx	lr
 920              	.L93:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 44


 921 004a 00BF     		.align	2
 922              	.L92:
 923 004c 003C0240 		.word	1073888256
 924              		.cfi_endproc
 925              	.LFE161:
 927              		.section	.text.FLASH_WaitForLastOperation,"ax",%progbits
 928              		.align	1
 929              		.global	FLASH_WaitForLastOperation
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 933              		.fpu fpv4-sp-d16
 935              	FLASH_WaitForLastOperation:
 936              	.LFB162:
1571:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1572:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** /**
1573:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @brief  Waits for a FLASH operation to complete.
1574:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @param  None
1575:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
1576:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
1577:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   */
1578:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** FLASH_Status FLASH_WaitForLastOperation(void)
1579:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** { 
 937              		.loc 1 1579 1 is_stmt 1 view -0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 8
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941 0000 00B5     		push	{lr}
 942              	.LCFI0:
 943              		.cfi_def_cfa_offset 4
 944              		.cfi_offset 14, -4
 945 0002 83B0     		sub	sp, sp, #12
 946              	.LCFI1:
 947              		.cfi_def_cfa_offset 16
1580:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   __IO FLASH_Status status = FLASH_COMPLETE;
 948              		.loc 1 1580 3 view .LVU179
 949              		.loc 1 1580 21 is_stmt 0 view .LVU180
 950 0004 0923     		movs	r3, #9
 951 0006 8DF80730 		strb	r3, [sp, #7]
1581:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****    
1582:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Check for the FLASH Status */
1583:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   status = FLASH_GetStatus();
 952              		.loc 1 1583 3 is_stmt 1 view .LVU181
 953              		.loc 1 1583 12 is_stmt 0 view .LVU182
 954 000a FFF7FEFF 		bl	FLASH_GetStatus
 955              	.LVL23:
 956              		.loc 1 1583 10 view .LVU183
 957 000e 8DF80700 		strb	r0, [sp, #7]
1584:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
1585:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
1586:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      Even if the FLASH operation fails, the BUSY flag will be reset and an error
1587:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      flag will be set */
1588:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   while(status == FLASH_BUSY)
 958              		.loc 1 1588 3 is_stmt 1 view .LVU184
 959              	.L95:
 960              		.loc 1 1588 8 view .LVU185
 961              		.loc 1 1588 16 is_stmt 0 view .LVU186
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 45


 962 0012 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 963 0016 DBB2     		uxtb	r3, r3
 964              		.loc 1 1588 8 view .LVU187
 965 0018 012B     		cmp	r3, #1
 966 001a 04D1     		bne	.L98
1589:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
1590:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     status = FLASH_GetStatus();
 967              		.loc 1 1590 5 is_stmt 1 view .LVU188
 968              		.loc 1 1590 14 is_stmt 0 view .LVU189
 969 001c FFF7FEFF 		bl	FLASH_GetStatus
 970              	.LVL24:
 971              		.loc 1 1590 12 view .LVU190
 972 0020 8DF80700 		strb	r0, [sp, #7]
 973 0024 F5E7     		b	.L95
 974              	.L98:
1591:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
1592:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   /* Return the operation status */
1593:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   return status;
 975              		.loc 1 1593 3 is_stmt 1 view .LVU191
 976              		.loc 1 1593 10 is_stmt 0 view .LVU192
 977 0026 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
1594:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 978              		.loc 1 1594 1 view .LVU193
 979 002a 03B0     		add	sp, sp, #12
 980              	.LCFI2:
 981              		.cfi_def_cfa_offset 4
 982              		@ sp needed
 983 002c 5DF804FB 		ldr	pc, [sp], #4
 984              		.cfi_endproc
 985              	.LFE162:
 987              		.section	.text.FLASH_EraseSector,"ax",%progbits
 988              		.align	1
 989              		.global	FLASH_EraseSector
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 993              		.fpu fpv4-sp-d16
 995              	FLASH_EraseSector:
 996              	.LVL25:
 997              	.LFB131:
 469:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 998              		.loc 1 469 1 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 469:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1002              		.loc 1 469 1 is_stmt 0 view .LVU195
 1003 0000 70B5     		push	{r4, r5, r6, lr}
 1004              	.LCFI3:
 1005              		.cfi_def_cfa_offset 16
 1006              		.cfi_offset 4, -16
 1007              		.cfi_offset 5, -12
 1008              		.cfi_offset 6, -8
 1009              		.cfi_offset 14, -4
 1010 0002 0446     		mov	r4, r0
 470:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1011              		.loc 1 470 3 is_stmt 1 view .LVU196
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 46


 1012              	.LVL26:
 471:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1013              		.loc 1 471 3 view .LVU197
 474:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1014              		.loc 1 474 3 view .LVU198
 475:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1015              		.loc 1 475 3 view .LVU199
 477:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1016              		.loc 1 477 3 view .LVU200
 477:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1017              		.loc 1 477 5 is_stmt 0 view .LVU201
 1018 0004 49B1     		cbz	r1, .L102
 481:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1019              		.loc 1 481 8 is_stmt 1 view .LVU202
 481:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1020              		.loc 1 481 10 is_stmt 0 view .LVU203
 1021 0006 0129     		cmp	r1, #1
 1022 0008 0DD0     		beq	.L103
 485:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1023              		.loc 1 485 8 is_stmt 1 view .LVU204
 485:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1024              		.loc 1 485 10 is_stmt 0 view .LVU205
 1025 000a 0229     		cmp	r1, #2
 1026 000c 02D0     		beq	.L106
 491:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1027              		.loc 1 491 15 view .LVU206
 1028 000e 4FF44076 		mov	r6, #768
 1029 0012 03E0     		b	.L100
 1030              	.L106:
 487:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1031              		.loc 1 487 15 view .LVU207
 1032 0014 4FF40076 		mov	r6, #512
 1033 0018 00E0     		b	.L100
 1034              	.L102:
 479:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1035              		.loc 1 479 16 view .LVU208
 1036 001a 0026     		movs	r6, #0
 1037              	.L100:
 1038              	.LVL27:
 494:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1039              		.loc 1 494 3 is_stmt 1 view .LVU209
 494:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1040              		.loc 1 494 12 is_stmt 0 view .LVU210
 1041 001c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1042              	.LVL28:
 496:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1043              		.loc 1 496 3 is_stmt 1 view .LVU211
 496:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1044              		.loc 1 496 5 is_stmt 0 view .LVU212
 1045 0020 0928     		cmp	r0, #9
 1046 0022 03D0     		beq	.L107
 1047              	.LVL29:
 1048              	.L101:
 513:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1049              		.loc 1 513 3 is_stmt 1 view .LVU213
 514:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1050              		.loc 1 514 1 is_stmt 0 view .LVU214
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 47


 1051 0024 70BD     		pop	{r4, r5, r6, pc}
 1052              	.LVL30:
 1053              	.L103:
 483:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1054              		.loc 1 483 15 view .LVU215
 1055 0026 4FF48076 		mov	r6, #256
 1056 002a F7E7     		b	.L100
 1057              	.LVL31:
 1058              	.L107:
 499:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 1059              		.loc 1 499 5 is_stmt 1 view .LVU216
 499:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 1060              		.loc 1 499 15 is_stmt 0 view .LVU217
 1061 002c 0F4D     		ldr	r5, .L108
 1062 002e 2B69     		ldr	r3, [r5, #16]
 1063 0030 23F44073 		bic	r3, r3, #768
 1064 0034 2B61     		str	r3, [r5, #16]
 500:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK;
 1065              		.loc 1 500 5 is_stmt 1 view .LVU218
 500:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK;
 1066              		.loc 1 500 15 is_stmt 0 view .LVU219
 1067 0036 2B69     		ldr	r3, [r5, #16]
 1068 0038 1E43     		orrs	r6, r6, r3
 1069              	.LVL32:
 500:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK;
 1070              		.loc 1 500 15 view .LVU220
 1071 003a 2E61     		str	r6, [r5, #16]
 501:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 1072              		.loc 1 501 5 is_stmt 1 view .LVU221
 501:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 1073              		.loc 1 501 15 is_stmt 0 view .LVU222
 1074 003c 2B69     		ldr	r3, [r5, #16]
 1075 003e 23F0F803 		bic	r3, r3, #248
 1076 0042 2B61     		str	r3, [r5, #16]
 502:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 1077              		.loc 1 502 5 is_stmt 1 view .LVU223
 502:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 1078              		.loc 1 502 15 is_stmt 0 view .LVU224
 1079 0044 2869     		ldr	r0, [r5, #16]
 1080              	.LVL33:
 502:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 1081              		.loc 1 502 15 view .LVU225
 1082 0046 2043     		orrs	r0, r0, r4
 1083 0048 40F00200 		orr	r0, r0, #2
 1084 004c 2861     		str	r0, [r5, #16]
 503:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1085              		.loc 1 503 5 is_stmt 1 view .LVU226
 503:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1086              		.loc 1 503 15 is_stmt 0 view .LVU227
 1087 004e 2B69     		ldr	r3, [r5, #16]
 1088 0050 43F48033 		orr	r3, r3, #65536
 1089 0054 2B61     		str	r3, [r5, #16]
 506:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1090              		.loc 1 506 5 is_stmt 1 view .LVU228
 506:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1091              		.loc 1 506 14 is_stmt 0 view .LVU229
 1092 0056 FFF7FEFF 		bl	FLASH_WaitForLastOperation
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 48


 1093              	.LVL34:
 509:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK; 
 1094              		.loc 1 509 5 is_stmt 1 view .LVU230
 509:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK; 
 1095              		.loc 1 509 15 is_stmt 0 view .LVU231
 1096 005a 2B69     		ldr	r3, [r5, #16]
 1097 005c 23F00203 		bic	r3, r3, #2
 1098 0060 2B61     		str	r3, [r5, #16]
 510:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1099              		.loc 1 510 5 is_stmt 1 view .LVU232
 510:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1100              		.loc 1 510 15 is_stmt 0 view .LVU233
 1101 0062 2B69     		ldr	r3, [r5, #16]
 1102 0064 23F0F803 		bic	r3, r3, #248
 1103 0068 2B61     		str	r3, [r5, #16]
 1104 006a DBE7     		b	.L101
 1105              	.L109:
 1106              		.align	2
 1107              	.L108:
 1108 006c 003C0240 		.word	1073888256
 1109              		.cfi_endproc
 1110              	.LFE131:
 1112              		.section	.text.FLASH_EraseAllSectors,"ax",%progbits
 1113              		.align	1
 1114              		.global	FLASH_EraseAllSectors
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1118              		.fpu fpv4-sp-d16
 1120              	FLASH_EraseAllSectors:
 1121              	.LVL35:
 1122              	.LFB132:
 537:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1123              		.loc 1 537 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 537:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1127              		.loc 1 537 1 is_stmt 0 view .LVU235
 1128 0000 10B5     		push	{r4, lr}
 1129              	.LCFI4:
 1130              		.cfi_def_cfa_offset 8
 1131              		.cfi_offset 4, -8
 1132              		.cfi_offset 14, -4
 1133 0002 0446     		mov	r4, r0
 538:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1134              		.loc 1 538 3 is_stmt 1 view .LVU236
 1135              	.LVL36:
 539:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1136              		.loc 1 539 3 view .LVU237
 542:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1137              		.loc 1 542 3 view .LVU238
 542:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1138              		.loc 1 542 12 is_stmt 0 view .LVU239
 1139 0004 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1140              	.LVL37:
 543:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 49


 1141              		.loc 1 543 3 is_stmt 1 view .LVU240
 545:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1142              		.loc 1 545 3 view .LVU241
 545:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1143              		.loc 1 545 5 is_stmt 0 view .LVU242
 1144 0008 4CB1     		cbz	r4, .L113
 549:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1145              		.loc 1 549 8 is_stmt 1 view .LVU243
 549:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1146              		.loc 1 549 10 is_stmt 0 view .LVU244
 1147 000a 012C     		cmp	r4, #1
 1148 000c 0BD0     		beq	.L114
 553:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1149              		.loc 1 553 8 is_stmt 1 view .LVU245
 553:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1150              		.loc 1 553 10 is_stmt 0 view .LVU246
 1151 000e 022C     		cmp	r4, #2
 1152 0010 02D0     		beq	.L117
 559:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 1153              		.loc 1 559 15 view .LVU247
 1154 0012 4FF44073 		mov	r3, #768
 1155 0016 03E0     		b	.L111
 1156              	.L117:
 555:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1157              		.loc 1 555 15 view .LVU248
 1158 0018 4FF40073 		mov	r3, #512
 1159 001c 00E0     		b	.L111
 1160              	.L113:
 547:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1161              		.loc 1 547 16 view .LVU249
 1162 001e 0023     		movs	r3, #0
 1163              	.L111:
 1164              	.LVL38:
 561:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1165              		.loc 1 561 3 is_stmt 1 view .LVU250
 561:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1166              		.loc 1 561 5 is_stmt 0 view .LVU251
 1167 0020 0928     		cmp	r0, #9
 1168 0022 03D0     		beq	.L118
 1169              	.LVL39:
 1170              	.L112:
 592:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1171              		.loc 1 592 3 is_stmt 1 view .LVU252
 593:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1172              		.loc 1 593 1 is_stmt 0 view .LVU253
 1173 0024 10BD     		pop	{r4, pc}
 1174              	.LVL40:
 1175              	.L114:
 551:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1176              		.loc 1 551 15 view .LVU254
 1177 0026 4FF48073 		mov	r3, #256
 1178 002a F9E7     		b	.L111
 1179              	.LVL41:
 1180              	.L118:
 578:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 1181              		.loc 1 578 5 is_stmt 1 view .LVU255
 578:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 50


 1182              		.loc 1 578 15 is_stmt 0 view .LVU256
 1183 002c 0B4C     		ldr	r4, .L119
 1184 002e 2269     		ldr	r2, [r4, #16]
 1185 0030 22F44072 		bic	r2, r2, #768
 1186 0034 2261     		str	r2, [r4, #16]
 579:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_MER;
 1187              		.loc 1 579 5 is_stmt 1 view .LVU257
 579:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_MER;
 1188              		.loc 1 579 15 is_stmt 0 view .LVU258
 1189 0036 2269     		ldr	r2, [r4, #16]
 1190 0038 1343     		orrs	r3, r3, r2
 1191              	.LVL42:
 579:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_MER;
 1192              		.loc 1 579 15 view .LVU259
 1193 003a 2361     		str	r3, [r4, #16]
 580:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 1194              		.loc 1 580 5 is_stmt 1 view .LVU260
 580:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 1195              		.loc 1 580 15 is_stmt 0 view .LVU261
 1196 003c 2369     		ldr	r3, [r4, #16]
 1197 003e 43F00403 		orr	r3, r3, #4
 1198 0042 2361     		str	r3, [r4, #16]
 581:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1199              		.loc 1 581 5 is_stmt 1 view .LVU262
 581:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1200              		.loc 1 581 15 is_stmt 0 view .LVU263
 1201 0044 2369     		ldr	r3, [r4, #16]
 1202 0046 43F48033 		orr	r3, r3, #65536
 1203 004a 2361     		str	r3, [r4, #16]
 584:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1204              		.loc 1 584 5 is_stmt 1 view .LVU264
 584:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1205              		.loc 1 584 14 is_stmt 0 view .LVU265
 1206 004c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1207              	.LVL43:
 587:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_4
 1208              		.loc 1 587 5 is_stmt 1 view .LVU266
 587:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_4
 1209              		.loc 1 587 15 is_stmt 0 view .LVU267
 1210 0050 2369     		ldr	r3, [r4, #16]
 1211 0052 23F00403 		bic	r3, r3, #4
 1212 0056 2361     		str	r3, [r4, #16]
 1213 0058 E4E7     		b	.L112
 1214              	.L120:
 1215 005a 00BF     		.align	2
 1216              	.L119:
 1217 005c 003C0240 		.word	1073888256
 1218              		.cfi_endproc
 1219              	.LFE132:
 1221              		.section	.text.FLASH_EraseAllBank1Sectors,"ax",%progbits
 1222              		.align	1
 1223              		.global	FLASH_EraseAllBank1Sectors
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1227              		.fpu fpv4-sp-d16
 1229              	FLASH_EraseAllBank1Sectors:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 51


 1230              	.LVL44:
 1231              	.LFB133:
 618:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1232              		.loc 1 618 1 is_stmt 1 view -0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 0, uses_anonymous_args = 0
 618:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1236              		.loc 1 618 1 is_stmt 0 view .LVU269
 1237 0000 10B5     		push	{r4, lr}
 1238              	.LCFI5:
 1239              		.cfi_def_cfa_offset 8
 1240              		.cfi_offset 4, -8
 1241              		.cfi_offset 14, -4
 1242 0002 0446     		mov	r4, r0
 619:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1243              		.loc 1 619 3 is_stmt 1 view .LVU270
 1244              	.LVL45:
 620:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1245              		.loc 1 620 3 view .LVU271
 623:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1246              		.loc 1 623 3 view .LVU272
 623:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1247              		.loc 1 623 12 is_stmt 0 view .LVU273
 1248 0004 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1249              	.LVL46:
 624:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1250              		.loc 1 624 3 is_stmt 1 view .LVU274
 626:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1251              		.loc 1 626 3 view .LVU275
 626:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1252              		.loc 1 626 5 is_stmt 0 view .LVU276
 1253 0008 4CB1     		cbz	r4, .L124
 630:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1254              		.loc 1 630 8 is_stmt 1 view .LVU277
 630:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1255              		.loc 1 630 10 is_stmt 0 view .LVU278
 1256 000a 012C     		cmp	r4, #1
 1257 000c 0BD0     		beq	.L125
 634:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1258              		.loc 1 634 8 is_stmt 1 view .LVU279
 634:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1259              		.loc 1 634 10 is_stmt 0 view .LVU280
 1260 000e 022C     		cmp	r4, #2
 1261 0010 02D0     		beq	.L128
 640:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 1262              		.loc 1 640 15 view .LVU281
 1263 0012 4FF44073 		mov	r3, #768
 1264 0016 03E0     		b	.L122
 1265              	.L128:
 636:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1266              		.loc 1 636 15 view .LVU282
 1267 0018 4FF40073 		mov	r3, #512
 1268 001c 00E0     		b	.L122
 1269              	.L124:
 628:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1270              		.loc 1 628 16 view .LVU283
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 52


 1271 001e 0023     		movs	r3, #0
 1272              	.L122:
 1273              	.LVL47:
 642:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1274              		.loc 1 642 3 is_stmt 1 view .LVU284
 642:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1275              		.loc 1 642 5 is_stmt 0 view .LVU285
 1276 0020 0928     		cmp	r0, #9
 1277 0022 03D0     		beq	.L129
 1278              	.LVL48:
 1279              	.L123:
 658:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1280              		.loc 1 658 3 is_stmt 1 view .LVU286
 659:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1281              		.loc 1 659 1 is_stmt 0 view .LVU287
 1282 0024 10BD     		pop	{r4, pc}
 1283              	.LVL49:
 1284              	.L125:
 632:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1285              		.loc 1 632 15 view .LVU288
 1286 0026 4FF48073 		mov	r3, #256
 1287 002a F9E7     		b	.L122
 1288              	.LVL50:
 1289              	.L129:
 645:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 1290              		.loc 1 645 6 is_stmt 1 view .LVU289
 645:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 1291              		.loc 1 645 16 is_stmt 0 view .LVU290
 1292 002c 0B4C     		ldr	r4, .L130
 1293 002e 2269     		ldr	r2, [r4, #16]
 1294 0030 22F44072 		bic	r2, r2, #768
 1295 0034 2261     		str	r2, [r4, #16]
 646:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER1;
 1296              		.loc 1 646 6 is_stmt 1 view .LVU291
 646:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER1;
 1297              		.loc 1 646 16 is_stmt 0 view .LVU292
 1298 0036 2269     		ldr	r2, [r4, #16]
 1299 0038 1343     		orrs	r3, r3, r2
 1300              	.LVL51:
 646:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER1;
 1301              		.loc 1 646 16 view .LVU293
 1302 003a 2361     		str	r3, [r4, #16]
 647:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 1303              		.loc 1 647 6 is_stmt 1 view .LVU294
 647:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 1304              		.loc 1 647 16 is_stmt 0 view .LVU295
 1305 003c 2369     		ldr	r3, [r4, #16]
 1306 003e 43F00403 		orr	r3, r3, #4
 1307 0042 2361     		str	r3, [r4, #16]
 648:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1308              		.loc 1 648 6 is_stmt 1 view .LVU296
 648:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1309              		.loc 1 648 16 is_stmt 0 view .LVU297
 1310 0044 2369     		ldr	r3, [r4, #16]
 1311 0046 43F48033 		orr	r3, r3, #65536
 1312 004a 2361     		str	r3, [r4, #16]
 651:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 53


 1313              		.loc 1 651 5 is_stmt 1 view .LVU298
 651:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1314              		.loc 1 651 14 is_stmt 0 view .LVU299
 1315 004c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1316              	.LVL52:
 654:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1317              		.loc 1 654 5 is_stmt 1 view .LVU300
 654:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1318              		.loc 1 654 15 is_stmt 0 view .LVU301
 1319 0050 2369     		ldr	r3, [r4, #16]
 1320 0052 23F00403 		bic	r3, r3, #4
 1321 0056 2361     		str	r3, [r4, #16]
 1322 0058 E4E7     		b	.L123
 1323              	.L131:
 1324 005a 00BF     		.align	2
 1325              	.L130:
 1326 005c 003C0240 		.word	1073888256
 1327              		.cfi_endproc
 1328              	.LFE133:
 1330              		.section	.text.FLASH_EraseAllBank2Sectors,"ax",%progbits
 1331              		.align	1
 1332              		.global	FLASH_EraseAllBank2Sectors
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1336              		.fpu fpv4-sp-d16
 1338              	FLASH_EraseAllBank2Sectors:
 1339              	.LVL53:
 1340              	.LFB134:
 685:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1341              		.loc 1 685 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 685:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 1345              		.loc 1 685 1 is_stmt 0 view .LVU303
 1346 0000 10B5     		push	{r4, lr}
 1347              	.LCFI6:
 1348              		.cfi_def_cfa_offset 8
 1349              		.cfi_offset 4, -8
 1350              		.cfi_offset 14, -4
 1351 0002 0446     		mov	r4, r0
 686:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1352              		.loc 1 686 3 is_stmt 1 view .LVU304
 1353              	.LVL54:
 687:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1354              		.loc 1 687 3 view .LVU305
 690:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1355              		.loc 1 690 3 view .LVU306
 690:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 1356              		.loc 1 690 12 is_stmt 0 view .LVU307
 1357 0004 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1358              	.LVL55:
 691:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1359              		.loc 1 691 3 is_stmt 1 view .LVU308
 693:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1360              		.loc 1 693 3 view .LVU309
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 54


 693:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1361              		.loc 1 693 5 is_stmt 0 view .LVU310
 1362 0008 4CB1     		cbz	r4, .L135
 697:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1363              		.loc 1 697 8 is_stmt 1 view .LVU311
 697:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1364              		.loc 1 697 10 is_stmt 0 view .LVU312
 1365 000a 012C     		cmp	r4, #1
 1366 000c 0BD0     		beq	.L136
 701:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1367              		.loc 1 701 8 is_stmt 1 view .LVU313
 701:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1368              		.loc 1 701 10 is_stmt 0 view .LVU314
 1369 000e 022C     		cmp	r4, #2
 1370 0010 02D0     		beq	.L139
 707:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 1371              		.loc 1 707 15 view .LVU315
 1372 0012 4FF44073 		mov	r3, #768
 1373 0016 03E0     		b	.L133
 1374              	.L139:
 703:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1375              		.loc 1 703 15 view .LVU316
 1376 0018 4FF40073 		mov	r3, #512
 1377 001c 00E0     		b	.L133
 1378              	.L135:
 695:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1379              		.loc 1 695 16 view .LVU317
 1380 001e 0023     		movs	r3, #0
 1381              	.L133:
 1382              	.LVL56:
 709:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1383              		.loc 1 709 3 is_stmt 1 view .LVU318
 709:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1384              		.loc 1 709 5 is_stmt 0 view .LVU319
 1385 0020 0928     		cmp	r0, #9
 1386 0022 03D0     		beq	.L140
 1387              	.LVL57:
 1388              	.L134:
 725:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1389              		.loc 1 725 3 is_stmt 1 view .LVU320
 726:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1390              		.loc 1 726 1 is_stmt 0 view .LVU321
 1391 0024 10BD     		pop	{r4, pc}
 1392              	.LVL58:
 1393              	.L136:
 699:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }
 1394              		.loc 1 699 15 view .LVU322
 1395 0026 4FF48073 		mov	r3, #256
 1396 002a F9E7     		b	.L133
 1397              	.LVL59:
 1398              	.L140:
 712:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 1399              		.loc 1 712 6 is_stmt 1 view .LVU323
 712:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 1400              		.loc 1 712 16 is_stmt 0 view .LVU324
 1401 002c 0B4C     		ldr	r4, .L141
 1402 002e 2269     		ldr	r2, [r4, #16]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 55


 1403 0030 22F44072 		bic	r2, r2, #768
 1404 0034 2261     		str	r2, [r4, #16]
 713:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER2;
 1405              		.loc 1 713 6 is_stmt 1 view .LVU325
 713:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER2;
 1406              		.loc 1 713 16 is_stmt 0 view .LVU326
 1407 0036 2269     		ldr	r2, [r4, #16]
 1408 0038 1343     		orrs	r3, r3, r2
 1409              	.LVL60:
 713:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER2;
 1410              		.loc 1 713 16 view .LVU327
 1411 003a 2361     		str	r3, [r4, #16]
 714:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 1412              		.loc 1 714 6 is_stmt 1 view .LVU328
 714:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 1413              		.loc 1 714 16 is_stmt 0 view .LVU329
 1414 003c 2369     		ldr	r3, [r4, #16]
 1415 003e 43F40043 		orr	r3, r3, #32768
 1416 0042 2361     		str	r3, [r4, #16]
 715:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1417              		.loc 1 715 6 is_stmt 1 view .LVU330
 715:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1418              		.loc 1 715 16 is_stmt 0 view .LVU331
 1419 0044 2369     		ldr	r3, [r4, #16]
 1420 0046 43F48033 		orr	r3, r3, #65536
 1421 004a 2361     		str	r3, [r4, #16]
 718:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1422              		.loc 1 718 5 is_stmt 1 view .LVU332
 718:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1423              		.loc 1 718 14 is_stmt 0 view .LVU333
 1424 004c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1425              	.LVL61:
 721:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1426              		.loc 1 721 5 is_stmt 1 view .LVU334
 721:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1427              		.loc 1 721 15 is_stmt 0 view .LVU335
 1428 0050 2369     		ldr	r3, [r4, #16]
 1429 0052 23F40043 		bic	r3, r3, #32768
 1430 0056 2361     		str	r3, [r4, #16]
 1431 0058 E4E7     		b	.L134
 1432              	.L142:
 1433 005a 00BF     		.align	2
 1434              	.L141:
 1435 005c 003C0240 		.word	1073888256
 1436              		.cfi_endproc
 1437              	.LFE134:
 1439              		.section	.text.FLASH_ProgramDoubleWord,"ax",%progbits
 1440              		.align	1
 1441              		.global	FLASH_ProgramDoubleWord
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	FLASH_ProgramDoubleWord:
 1448              	.LVL62:
 1449              	.LFB135:
 742:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 56


 1450              		.loc 1 742 1 is_stmt 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 742:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1454              		.loc 1 742 1 is_stmt 0 view .LVU337
 1455 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1456              	.LCFI7:
 1457              		.cfi_def_cfa_offset 24
 1458              		.cfi_offset 3, -24
 1459              		.cfi_offset 4, -20
 1460              		.cfi_offset 5, -16
 1461              		.cfi_offset 6, -12
 1462              		.cfi_offset 7, -8
 1463              		.cfi_offset 14, -4
 1464 0002 0646     		mov	r6, r0
 1465 0004 1446     		mov	r4, r2
 1466 0006 1D46     		mov	r5, r3
 743:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1467              		.loc 1 743 3 is_stmt 1 view .LVU338
 1468              	.LVL63:
 746:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1469              		.loc 1 746 3 view .LVU339
 749:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1470              		.loc 1 749 3 view .LVU340
 749:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1471              		.loc 1 749 12 is_stmt 0 view .LVU341
 1472 0008 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1473              	.LVL64:
 751:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1474              		.loc 1 751 3 is_stmt 1 view .LVU342
 751:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1475              		.loc 1 751 5 is_stmt 0 view .LVU343
 1476 000c 0928     		cmp	r0, #9
 1477 000e 00D0     		beq	.L146
 1478              	.L144:
 767:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1479              		.loc 1 767 3 is_stmt 1 view .LVU344
 768:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1480              		.loc 1 768 1 is_stmt 0 view .LVU345
 1481 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1482              	.LVL65:
 1483              	.L146:
 754:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 1484              		.loc 1 754 5 is_stmt 1 view .LVU346
 754:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 1485              		.loc 1 754 15 is_stmt 0 view .LVU347
 1486 0012 0B4F     		ldr	r7, .L147
 1487 0014 3B69     		ldr	r3, [r7, #16]
 1488 0016 23F44073 		bic	r3, r3, #768
 1489 001a 3B61     		str	r3, [r7, #16]
 755:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1490              		.loc 1 755 5 is_stmt 1 view .LVU348
 755:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1491              		.loc 1 755 15 is_stmt 0 view .LVU349
 1492 001c 3B69     		ldr	r3, [r7, #16]
 1493 001e 43F44073 		orr	r3, r3, #768
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 57


 1494 0022 3B61     		str	r3, [r7, #16]
 756:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1495              		.loc 1 756 5 is_stmt 1 view .LVU350
 756:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1496              		.loc 1 756 15 is_stmt 0 view .LVU351
 1497 0024 3B69     		ldr	r3, [r7, #16]
 1498 0026 43F00103 		orr	r3, r3, #1
 1499 002a 3B61     		str	r3, [r7, #16]
 758:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1500              		.loc 1 758 5 is_stmt 1 view .LVU352
 758:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1501              		.loc 1 758 30 is_stmt 0 view .LVU353
 1502 002c C6E90045 		strd	r4, [r6]
 761:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1503              		.loc 1 761 5 is_stmt 1 view .LVU354
 761:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1504              		.loc 1 761 14 is_stmt 0 view .LVU355
 1505 0030 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1506              	.LVL66:
 764:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1507              		.loc 1 764 5 is_stmt 1 view .LVU356
 764:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1508              		.loc 1 764 15 is_stmt 0 view .LVU357
 1509 0034 3B69     		ldr	r3, [r7, #16]
 1510 0036 23F00103 		bic	r3, r3, #1
 1511 003a 3B61     		str	r3, [r7, #16]
 1512 003c E8E7     		b	.L144
 1513              	.L148:
 1514 003e 00BF     		.align	2
 1515              	.L147:
 1516 0040 003C0240 		.word	1073888256
 1517              		.cfi_endproc
 1518              	.LFE135:
 1520              		.section	.text.FLASH_ProgramWord,"ax",%progbits
 1521              		.align	1
 1522              		.global	FLASH_ProgramWord
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu fpv4-sp-d16
 1528              	FLASH_ProgramWord:
 1529              	.LVL67:
 1530              	.LFB136:
 785:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1531              		.loc 1 785 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 785:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1535              		.loc 1 785 1 is_stmt 0 view .LVU359
 1536 0000 70B5     		push	{r4, r5, r6, lr}
 1537              	.LCFI8:
 1538              		.cfi_def_cfa_offset 16
 1539              		.cfi_offset 4, -16
 1540              		.cfi_offset 5, -12
 1541              		.cfi_offset 6, -8
 1542              		.cfi_offset 14, -4
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 58


 1543 0002 0546     		mov	r5, r0
 1544 0004 0C46     		mov	r4, r1
 786:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1545              		.loc 1 786 3 is_stmt 1 view .LVU360
 1546              	.LVL68:
 789:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1547              		.loc 1 789 3 view .LVU361
 792:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1548              		.loc 1 792 3 view .LVU362
 792:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1549              		.loc 1 792 12 is_stmt 0 view .LVU363
 1550 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1551              	.LVL69:
 794:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1552              		.loc 1 794 3 is_stmt 1 view .LVU364
 794:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1553              		.loc 1 794 5 is_stmt 0 view .LVU365
 1554 000a 0928     		cmp	r0, #9
 1555 000c 00D0     		beq	.L152
 1556              	.L150:
 810:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1557              		.loc 1 810 3 is_stmt 1 view .LVU366
 811:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1558              		.loc 1 811 1 is_stmt 0 view .LVU367
 1559 000e 70BD     		pop	{r4, r5, r6, pc}
 1560              	.LVL70:
 1561              	.L152:
 797:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_WORD;
 1562              		.loc 1 797 5 is_stmt 1 view .LVU368
 797:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_WORD;
 1563              		.loc 1 797 15 is_stmt 0 view .LVU369
 1564 0010 0A4E     		ldr	r6, .L153
 1565 0012 3369     		ldr	r3, [r6, #16]
 1566 0014 23F44073 		bic	r3, r3, #768
 1567 0018 3361     		str	r3, [r6, #16]
 798:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1568              		.loc 1 798 5 is_stmt 1 view .LVU370
 798:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1569              		.loc 1 798 15 is_stmt 0 view .LVU371
 1570 001a 3369     		ldr	r3, [r6, #16]
 1571 001c 43F40073 		orr	r3, r3, #512
 1572 0020 3361     		str	r3, [r6, #16]
 799:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1573              		.loc 1 799 5 is_stmt 1 view .LVU372
 799:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1574              		.loc 1 799 15 is_stmt 0 view .LVU373
 1575 0022 3369     		ldr	r3, [r6, #16]
 1576 0024 43F00103 		orr	r3, r3, #1
 1577 0028 3361     		str	r3, [r6, #16]
 801:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1578              		.loc 1 801 5 is_stmt 1 view .LVU374
 801:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1579              		.loc 1 801 30 is_stmt 0 view .LVU375
 1580 002a 2C60     		str	r4, [r5]
 804:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1581              		.loc 1 804 5 is_stmt 1 view .LVU376
 804:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 59


 1582              		.loc 1 804 14 is_stmt 0 view .LVU377
 1583 002c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1584              	.LVL71:
 807:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1585              		.loc 1 807 5 is_stmt 1 view .LVU378
 807:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1586              		.loc 1 807 15 is_stmt 0 view .LVU379
 1587 0030 3369     		ldr	r3, [r6, #16]
 1588 0032 23F00103 		bic	r3, r3, #1
 1589 0036 3361     		str	r3, [r6, #16]
 1590 0038 E9E7     		b	.L150
 1591              	.L154:
 1592 003a 00BF     		.align	2
 1593              	.L153:
 1594 003c 003C0240 		.word	1073888256
 1595              		.cfi_endproc
 1596              	.LFE136:
 1598              		.section	.text.FLASH_ProgramHalfWord,"ax",%progbits
 1599              		.align	1
 1600              		.global	FLASH_ProgramHalfWord
 1601              		.syntax unified
 1602              		.thumb
 1603              		.thumb_func
 1604              		.fpu fpv4-sp-d16
 1606              	FLASH_ProgramHalfWord:
 1607              	.LVL72:
 1608              	.LFB137:
 827:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1609              		.loc 1 827 1 is_stmt 1 view -0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 827:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1613              		.loc 1 827 1 is_stmt 0 view .LVU381
 1614 0000 70B5     		push	{r4, r5, r6, lr}
 1615              	.LCFI9:
 1616              		.cfi_def_cfa_offset 16
 1617              		.cfi_offset 4, -16
 1618              		.cfi_offset 5, -12
 1619              		.cfi_offset 6, -8
 1620              		.cfi_offset 14, -4
 1621 0002 0546     		mov	r5, r0
 1622 0004 0C46     		mov	r4, r1
 828:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1623              		.loc 1 828 3 is_stmt 1 view .LVU382
 1624              	.LVL73:
 831:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1625              		.loc 1 831 3 view .LVU383
 834:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1626              		.loc 1 834 3 view .LVU384
 834:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1627              		.loc 1 834 12 is_stmt 0 view .LVU385
 1628 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1629              	.LVL74:
 836:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1630              		.loc 1 836 3 is_stmt 1 view .LVU386
 836:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 60


 1631              		.loc 1 836 5 is_stmt 0 view .LVU387
 1632 000a 0928     		cmp	r0, #9
 1633 000c 00D0     		beq	.L158
 1634              	.L156:
 852:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1635              		.loc 1 852 3 is_stmt 1 view .LVU388
 853:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1636              		.loc 1 853 1 is_stmt 0 view .LVU389
 1637 000e 70BD     		pop	{r4, r5, r6, pc}
 1638              	.LVL75:
 1639              	.L158:
 839:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 1640              		.loc 1 839 5 is_stmt 1 view .LVU390
 839:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 1641              		.loc 1 839 15 is_stmt 0 view .LVU391
 1642 0010 0A4E     		ldr	r6, .L159
 1643 0012 3369     		ldr	r3, [r6, #16]
 1644 0014 23F44073 		bic	r3, r3, #768
 1645 0018 3361     		str	r3, [r6, #16]
 840:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1646              		.loc 1 840 5 is_stmt 1 view .LVU392
 840:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1647              		.loc 1 840 15 is_stmt 0 view .LVU393
 1648 001a 3369     		ldr	r3, [r6, #16]
 1649 001c 43F48073 		orr	r3, r3, #256
 1650 0020 3361     		str	r3, [r6, #16]
 841:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1651              		.loc 1 841 5 is_stmt 1 view .LVU394
 841:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1652              		.loc 1 841 15 is_stmt 0 view .LVU395
 1653 0022 3369     		ldr	r3, [r6, #16]
 1654 0024 43F00103 		orr	r3, r3, #1
 1655 0028 3361     		str	r3, [r6, #16]
 843:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1656              		.loc 1 843 5 is_stmt 1 view .LVU396
 843:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1657              		.loc 1 843 30 is_stmt 0 view .LVU397
 1658 002a 2C80     		strh	r4, [r5]	@ movhi
 846:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1659              		.loc 1 846 5 is_stmt 1 view .LVU398
 846:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1660              		.loc 1 846 14 is_stmt 0 view .LVU399
 1661 002c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1662              	.LVL76:
 849:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1663              		.loc 1 849 5 is_stmt 1 view .LVU400
 849:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1664              		.loc 1 849 15 is_stmt 0 view .LVU401
 1665 0030 3369     		ldr	r3, [r6, #16]
 1666 0032 23F00103 		bic	r3, r3, #1
 1667 0036 3361     		str	r3, [r6, #16]
 1668 0038 E9E7     		b	.L156
 1669              	.L160:
 1670 003a 00BF     		.align	2
 1671              	.L159:
 1672 003c 003C0240 		.word	1073888256
 1673              		.cfi_endproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 61


 1674              	.LFE137:
 1676              		.section	.text.FLASH_ProgramByte,"ax",%progbits
 1677              		.align	1
 1678              		.global	FLASH_ProgramByte
 1679              		.syntax unified
 1680              		.thumb
 1681              		.thumb_func
 1682              		.fpu fpv4-sp-d16
 1684              	FLASH_ProgramByte:
 1685              	.LVL77:
 1686              	.LFB138:
 869:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1687              		.loc 1 869 1 is_stmt 1 view -0
 1688              		.cfi_startproc
 1689              		@ args = 0, pretend = 0, frame = 0
 1690              		@ frame_needed = 0, uses_anonymous_args = 0
 869:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1691              		.loc 1 869 1 is_stmt 0 view .LVU403
 1692 0000 70B5     		push	{r4, r5, r6, lr}
 1693              	.LCFI10:
 1694              		.cfi_def_cfa_offset 16
 1695              		.cfi_offset 4, -16
 1696              		.cfi_offset 5, -12
 1697              		.cfi_offset 6, -8
 1698              		.cfi_offset 14, -4
 1699 0002 0546     		mov	r5, r0
 1700 0004 0C46     		mov	r4, r1
 870:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1701              		.loc 1 870 3 is_stmt 1 view .LVU404
 1702              	.LVL78:
 873:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1703              		.loc 1 873 3 view .LVU405
 876:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1704              		.loc 1 876 3 view .LVU406
 876:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1705              		.loc 1 876 12 is_stmt 0 view .LVU407
 1706 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1707              	.LVL79:
 878:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1708              		.loc 1 878 3 is_stmt 1 view .LVU408
 878:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 1709              		.loc 1 878 5 is_stmt 0 view .LVU409
 1710 000a 0928     		cmp	r0, #9
 1711 000c 00D0     		beq	.L164
 1712              	.L162:
 895:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 1713              		.loc 1 895 3 is_stmt 1 view .LVU410
 896:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1714              		.loc 1 896 1 is_stmt 0 view .LVU411
 1715 000e 70BD     		pop	{r4, r5, r6, pc}
 1716              	.LVL80:
 1717              	.L164:
 881:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_BYTE;
 1718              		.loc 1 881 5 is_stmt 1 view .LVU412
 881:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_BYTE;
 1719              		.loc 1 881 15 is_stmt 0 view .LVU413
 1720 0010 094E     		ldr	r6, .L165
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 62


 1721 0012 3369     		ldr	r3, [r6, #16]
 1722 0014 23F44073 		bic	r3, r3, #768
 1723 0018 3361     		str	r3, [r6, #16]
 882:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1724              		.loc 1 882 5 is_stmt 1 view .LVU414
 882:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 1725              		.loc 1 882 15 is_stmt 0 view .LVU415
 1726 001a 3369     		ldr	r3, [r6, #16]
 1727 001c 3361     		str	r3, [r6, #16]
 883:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1728              		.loc 1 883 5 is_stmt 1 view .LVU416
 883:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1729              		.loc 1 883 15 is_stmt 0 view .LVU417
 1730 001e 3369     		ldr	r3, [r6, #16]
 1731 0020 43F00103 		orr	r3, r3, #1
 1732 0024 3361     		str	r3, [r6, #16]
 885:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1733              		.loc 1 885 5 is_stmt 1 view .LVU418
 885:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****         
 1734              		.loc 1 885 29 is_stmt 0 view .LVU419
 1735 0026 2C70     		strb	r4, [r5]
 888:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1736              		.loc 1 888 5 is_stmt 1 view .LVU420
 888:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1737              		.loc 1 888 14 is_stmt 0 view .LVU421
 1738 0028 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1739              	.LVL81:
 891:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1740              		.loc 1 891 5 is_stmt 1 view .LVU422
 891:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   } 
 1741              		.loc 1 891 15 is_stmt 0 view .LVU423
 1742 002c 3369     		ldr	r3, [r6, #16]
 1743 002e 23F00103 		bic	r3, r3, #1
 1744 0032 3361     		str	r3, [r6, #16]
 1745 0034 EBE7     		b	.L162
 1746              	.L166:
 1747 0036 00BF     		.align	2
 1748              	.L165:
 1749 0038 003C0240 		.word	1073888256
 1750              		.cfi_endproc
 1751              	.LFE138:
 1753              		.section	.text.FLASH_OB_WRPConfig,"ax",%progbits
 1754              		.align	1
 1755              		.global	FLASH_OB_WRPConfig
 1756              		.syntax unified
 1757              		.thumb
 1758              		.thumb_func
 1759              		.fpu fpv4-sp-d16
 1761              	FLASH_OB_WRPConfig:
 1762              	.LVL82:
 1763              	.LFB141:
1006:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1764              		.loc 1 1006 1 is_stmt 1 view -0
 1765              		.cfi_startproc
 1766              		@ args = 0, pretend = 0, frame = 0
 1767              		@ frame_needed = 0, uses_anonymous_args = 0
1006:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 63


 1768              		.loc 1 1006 1 is_stmt 0 view .LVU425
 1769 0000 38B5     		push	{r3, r4, r5, lr}
 1770              	.LCFI11:
 1771              		.cfi_def_cfa_offset 16
 1772              		.cfi_offset 3, -16
 1773              		.cfi_offset 4, -12
 1774              		.cfi_offset 5, -8
 1775              		.cfi_offset 14, -4
 1776 0002 0546     		mov	r5, r0
 1777 0004 0C46     		mov	r4, r1
1007:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1778              		.loc 1 1007 3 is_stmt 1 view .LVU426
 1779              	.LVL83:
1010:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1780              		.loc 1 1010 3 view .LVU427
1011:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1781              		.loc 1 1011 3 view .LVU428
1013:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1782              		.loc 1 1013 3 view .LVU429
1013:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1783              		.loc 1 1013 12 is_stmt 0 view .LVU430
 1784 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1785              	.LVL84:
1015:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1786              		.loc 1 1015 3 is_stmt 1 view .LVU431
1015:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1787              		.loc 1 1015 5 is_stmt 0 view .LVU432
 1788 000a 0928     		cmp	r0, #9
 1789 000c 00D0     		beq	.L171
 1790              	.LVL85:
 1791              	.L167:
1026:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1792              		.loc 1 1026 1 view .LVU433
 1793 000e 38BD     		pop	{r3, r4, r5, pc}
 1794              	.LVL86:
 1795              	.L171:
1017:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1796              		.loc 1 1017 5 is_stmt 1 view .LVU434
1017:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1797              		.loc 1 1017 7 is_stmt 0 view .LVU435
 1798 0010 34B1     		cbz	r4, .L169
1019:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1799              		.loc 1 1019 7 is_stmt 1 view .LVU436
1019:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1800              		.loc 1 1019 44 is_stmt 0 view .LVU437
 1801 0012 074B     		ldr	r3, .L172
 1802 0014 1888     		ldrh	r0, [r3]
 1803              	.LVL87:
1019:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1804              		.loc 1 1019 44 view .LVU438
 1805 0016 80B2     		uxth	r0, r0
 1806 0018 20EA0500 		bic	r0, r0, r5
 1807 001c 1880     		strh	r0, [r3]	@ movhi
 1808 001e F6E7     		b	.L167
 1809              	.LVL88:
 1810              	.L169:
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 64


 1811              		.loc 1 1023 7 is_stmt 1 view .LVU439
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1812              		.loc 1 1023 44 is_stmt 0 view .LVU440
 1813 0020 034A     		ldr	r2, .L172
 1814 0022 1088     		ldrh	r0, [r2]
 1815              	.LVL89:
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1816              		.loc 1 1023 44 view .LVU441
 1817 0024 83B2     		uxth	r3, r0
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1818              		.loc 1 1023 47 view .LVU442
 1819 0026 A8B2     		uxth	r0, r5
1023:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1820              		.loc 1 1023 44 view .LVU443
 1821 0028 1843     		orrs	r0, r0, r3
 1822 002a 1080     		strh	r0, [r2]	@ movhi
1026:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1823              		.loc 1 1026 1 view .LVU444
 1824 002c EFE7     		b	.L167
 1825              	.L173:
 1826 002e 00BF     		.align	2
 1827              	.L172:
 1828 0030 163C0240 		.word	1073888278
 1829              		.cfi_endproc
 1830              	.LFE141:
 1832              		.section	.text.FLASH_OB_WRP1Config,"ax",%progbits
 1833              		.align	1
 1834              		.global	FLASH_OB_WRP1Config
 1835              		.syntax unified
 1836              		.thumb
 1837              		.thumb_func
 1838              		.fpu fpv4-sp-d16
 1840              	FLASH_OB_WRP1Config:
 1841              	.LVL90:
 1842              	.LFB142:
1048:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1843              		.loc 1 1048 1 is_stmt 1 view -0
 1844              		.cfi_startproc
 1845              		@ args = 0, pretend = 0, frame = 0
 1846              		@ frame_needed = 0, uses_anonymous_args = 0
1048:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1847              		.loc 1 1048 1 is_stmt 0 view .LVU446
 1848 0000 38B5     		push	{r3, r4, r5, lr}
 1849              	.LCFI12:
 1850              		.cfi_def_cfa_offset 16
 1851              		.cfi_offset 3, -16
 1852              		.cfi_offset 4, -12
 1853              		.cfi_offset 5, -8
 1854              		.cfi_offset 14, -4
 1855 0002 0546     		mov	r5, r0
 1856 0004 0C46     		mov	r4, r1
1049:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1857              		.loc 1 1049 3 is_stmt 1 view .LVU447
 1858              	.LVL91:
1052:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1859              		.loc 1 1052 3 view .LVU448
1053:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 65


 1860              		.loc 1 1053 3 view .LVU449
1055:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1861              		.loc 1 1055 3 view .LVU450
1055:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1862              		.loc 1 1055 12 is_stmt 0 view .LVU451
 1863 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1864              	.LVL92:
1057:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1865              		.loc 1 1057 3 is_stmt 1 view .LVU452
1057:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1866              		.loc 1 1057 5 is_stmt 0 view .LVU453
 1867 000a 0928     		cmp	r0, #9
 1868 000c 00D0     		beq	.L178
 1869              	.LVL93:
 1870              	.L174:
1068:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1871              		.loc 1 1068 1 view .LVU454
 1872 000e 38BD     		pop	{r3, r4, r5, pc}
 1873              	.LVL94:
 1874              	.L178:
1059:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1875              		.loc 1 1059 5 is_stmt 1 view .LVU455
1059:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1876              		.loc 1 1059 7 is_stmt 0 view .LVU456
 1877 0010 34B1     		cbz	r4, .L176
1061:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1878              		.loc 1 1061 7 is_stmt 1 view .LVU457
1061:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1879              		.loc 1 1061 45 is_stmt 0 view .LVU458
 1880 0012 074B     		ldr	r3, .L179
 1881 0014 1888     		ldrh	r0, [r3]
 1882              	.LVL95:
1061:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1883              		.loc 1 1061 45 view .LVU459
 1884 0016 80B2     		uxth	r0, r0
 1885 0018 20EA0500 		bic	r0, r0, r5
 1886 001c 1880     		strh	r0, [r3]	@ movhi
 1887 001e F6E7     		b	.L174
 1888              	.LVL96:
 1889              	.L176:
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1890              		.loc 1 1065 7 is_stmt 1 view .LVU460
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1891              		.loc 1 1065 45 is_stmt 0 view .LVU461
 1892 0020 034A     		ldr	r2, .L179
 1893 0022 1088     		ldrh	r0, [r2]
 1894              	.LVL97:
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1895              		.loc 1 1065 45 view .LVU462
 1896 0024 83B2     		uxth	r3, r0
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1897              		.loc 1 1065 48 view .LVU463
 1898 0026 A8B2     		uxth	r0, r5
1065:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1899              		.loc 1 1065 45 view .LVU464
 1900 0028 1843     		orrs	r0, r0, r3
 1901 002a 1080     		strh	r0, [r2]	@ movhi
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 66


1068:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1902              		.loc 1 1068 1 view .LVU465
 1903 002c EFE7     		b	.L174
 1904              	.L180:
 1905 002e 00BF     		.align	2
 1906              	.L179:
 1907 0030 1A3C0240 		.word	1073888282
 1908              		.cfi_endproc
 1909              	.LFE142:
 1911              		.section	.text.FLASH_OB_PCROPConfig,"ax",%progbits
 1912              		.align	1
 1913              		.global	FLASH_OB_PCROPConfig
 1914              		.syntax unified
 1915              		.thumb
 1916              		.thumb_func
 1917              		.fpu fpv4-sp-d16
 1919              	FLASH_OB_PCROPConfig:
 1920              	.LVL98:
 1921              	.LFB144:
1129:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1922              		.loc 1 1129 1 is_stmt 1 view -0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 0, uses_anonymous_args = 0
1129:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 1926              		.loc 1 1129 1 is_stmt 0 view .LVU467
 1927 0000 38B5     		push	{r3, r4, r5, lr}
 1928              	.LCFI13:
 1929              		.cfi_def_cfa_offset 16
 1930              		.cfi_offset 3, -16
 1931              		.cfi_offset 4, -12
 1932              		.cfi_offset 5, -8
 1933              		.cfi_offset 14, -4
 1934 0002 0546     		mov	r5, r0
 1935 0004 0C46     		mov	r4, r1
1130:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 1936              		.loc 1 1130 3 is_stmt 1 view .LVU468
 1937              	.LVL99:
1133:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1938              		.loc 1 1133 3 view .LVU469
1134:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 1939              		.loc 1 1134 3 view .LVU470
1136:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1940              		.loc 1 1136 3 view .LVU471
1136:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1941              		.loc 1 1136 12 is_stmt 0 view .LVU472
 1942 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1943              	.LVL100:
1138:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1944              		.loc 1 1138 3 is_stmt 1 view .LVU473
1138:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 1945              		.loc 1 1138 5 is_stmt 0 view .LVU474
 1946 000a 0928     		cmp	r0, #9
 1947 000c 00D0     		beq	.L185
 1948              	.LVL101:
 1949              	.L181:
1149:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 67


 1950              		.loc 1 1149 1 view .LVU475
 1951 000e 38BD     		pop	{r3, r4, r5, pc}
 1952              	.LVL102:
 1953              	.L185:
1140:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1954              		.loc 1 1140 5 is_stmt 1 view .LVU476
1140:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 1955              		.loc 1 1140 7 is_stmt 0 view .LVU477
 1956 0010 34B1     		cbz	r4, .L183
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1957              		.loc 1 1142 7 is_stmt 1 view .LVU478
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1958              		.loc 1 1142 44 is_stmt 0 view .LVU479
 1959 0012 074A     		ldr	r2, .L186
 1960 0014 1088     		ldrh	r0, [r2]
 1961              	.LVL103:
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1962              		.loc 1 1142 44 view .LVU480
 1963 0016 83B2     		uxth	r3, r0
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1964              		.loc 1 1142 47 view .LVU481
 1965 0018 A8B2     		uxth	r0, r5
1142:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1966              		.loc 1 1142 44 view .LVU482
 1967 001a 1843     		orrs	r0, r0, r3
 1968 001c 1080     		strh	r0, [r2]	@ movhi
 1969 001e F6E7     		b	.L181
 1970              	.LVL104:
 1971              	.L183:
1146:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1972              		.loc 1 1146 7 is_stmt 1 view .LVU483
1146:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1973              		.loc 1 1146 44 is_stmt 0 view .LVU484
 1974 0020 034B     		ldr	r3, .L186
 1975 0022 1888     		ldrh	r0, [r3]
 1976              	.LVL105:
1146:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 1977              		.loc 1 1146 44 view .LVU485
 1978 0024 80B2     		uxth	r0, r0
 1979 0026 20EA0500 		bic	r0, r0, r5
 1980 002a 1880     		strh	r0, [r3]	@ movhi
1149:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 1981              		.loc 1 1149 1 view .LVU486
 1982 002c EFE7     		b	.L181
 1983              	.L187:
 1984 002e 00BF     		.align	2
 1985              	.L186:
 1986 0030 163C0240 		.word	1073888278
 1987              		.cfi_endproc
 1988              	.LFE144:
 1990              		.section	.text.FLASH_OB_PCROP1Config,"ax",%progbits
 1991              		.align	1
 1992              		.global	FLASH_OB_PCROP1Config
 1993              		.syntax unified
 1994              		.thumb
 1995              		.thumb_func
 1996              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 68


 1998              	FLASH_OB_PCROP1Config:
 1999              	.LVL106:
 2000              	.LFB145:
1166:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 2001              		.loc 1 1166 1 is_stmt 1 view -0
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 0
 2004              		@ frame_needed = 0, uses_anonymous_args = 0
1166:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 2005              		.loc 1 1166 1 is_stmt 0 view .LVU488
 2006 0000 38B5     		push	{r3, r4, r5, lr}
 2007              	.LCFI14:
 2008              		.cfi_def_cfa_offset 16
 2009              		.cfi_offset 3, -16
 2010              		.cfi_offset 4, -12
 2011              		.cfi_offset 5, -8
 2012              		.cfi_offset 14, -4
 2013 0002 0546     		mov	r5, r0
 2014 0004 0C46     		mov	r4, r1
1167:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 2015              		.loc 1 1167 3 is_stmt 1 view .LVU489
 2016              	.LVL107:
1170:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2017              		.loc 1 1170 3 view .LVU490
1171:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     
 2018              		.loc 1 1171 3 view .LVU491
1173:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2019              		.loc 1 1173 3 view .LVU492
1173:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2020              		.loc 1 1173 12 is_stmt 0 view .LVU493
 2021 0006 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 2022              	.LVL108:
1175:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 2023              		.loc 1 1175 3 is_stmt 1 view .LVU494
1175:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 2024              		.loc 1 1175 5 is_stmt 0 view .LVU495
 2025 000a 0928     		cmp	r0, #9
 2026 000c 00D0     		beq	.L192
 2027              	.LVL109:
 2028              	.L188:
1186:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2029              		.loc 1 1186 1 view .LVU496
 2030 000e 38BD     		pop	{r3, r4, r5, pc}
 2031              	.LVL110:
 2032              	.L192:
1177:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 2033              		.loc 1 1177 5 is_stmt 1 view .LVU497
1177:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     {
 2034              		.loc 1 1177 7 is_stmt 0 view .LVU498
 2035 0010 34B1     		cbz	r4, .L190
1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2036              		.loc 1 1179 7 is_stmt 1 view .LVU499
1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2037              		.loc 1 1179 45 is_stmt 0 view .LVU500
 2038 0012 074A     		ldr	r2, .L193
 2039 0014 1088     		ldrh	r0, [r2]
 2040              	.LVL111:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 69


1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2041              		.loc 1 1179 45 view .LVU501
 2042 0016 83B2     		uxth	r3, r0
1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2043              		.loc 1 1179 48 view .LVU502
 2044 0018 A8B2     		uxth	r0, r5
1179:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2045              		.loc 1 1179 45 view .LVU503
 2046 001a 1843     		orrs	r0, r0, r3
 2047 001c 1080     		strh	r0, [r2]	@ movhi
 2048 001e F6E7     		b	.L188
 2049              	.LVL112:
 2050              	.L190:
1183:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2051              		.loc 1 1183 7 is_stmt 1 view .LVU504
1183:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2052              		.loc 1 1183 45 is_stmt 0 view .LVU505
 2053 0020 034B     		ldr	r3, .L193
 2054 0022 1888     		ldrh	r0, [r3]
 2055              	.LVL113:
1183:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****     }
 2056              		.loc 1 1183 45 view .LVU506
 2057 0024 80B2     		uxth	r0, r0
 2058 0026 20EA0500 		bic	r0, r0, r5
 2059 002a 1880     		strh	r0, [r3]	@ movhi
1186:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2060              		.loc 1 1186 1 view .LVU507
 2061 002c EFE7     		b	.L188
 2062              	.L194:
 2063 002e 00BF     		.align	2
 2064              	.L193:
 2065 0030 1A3C0240 		.word	1073888282
 2066              		.cfi_endproc
 2067              	.LFE145:
 2069              		.section	.text.FLASH_OB_RDPConfig,"ax",%progbits
 2070              		.align	1
 2071              		.global	FLASH_OB_RDPConfig
 2072              		.syntax unified
 2073              		.thumb
 2074              		.thumb_func
 2075              		.fpu fpv4-sp-d16
 2077              	FLASH_OB_RDPConfig:
 2078              	.LVL114:
 2079              	.LFB146:
1202:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 2080              		.loc 1 1202 1 is_stmt 1 view -0
 2081              		.cfi_startproc
 2082              		@ args = 0, pretend = 0, frame = 0
 2083              		@ frame_needed = 0, uses_anonymous_args = 0
1202:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 2084              		.loc 1 1202 1 is_stmt 0 view .LVU509
 2085 0000 10B5     		push	{r4, lr}
 2086              	.LCFI15:
 2087              		.cfi_def_cfa_offset 8
 2088              		.cfi_offset 4, -8
 2089              		.cfi_offset 14, -4
 2090 0002 0446     		mov	r4, r0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 70


1203:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2091              		.loc 1 1203 3 is_stmt 1 view .LVU510
 2092              	.LVL115:
1206:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2093              		.loc 1 1206 3 view .LVU511
1208:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2094              		.loc 1 1208 3 view .LVU512
1208:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2095              		.loc 1 1208 12 is_stmt 0 view .LVU513
 2096 0004 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 2097              	.LVL116:
1210:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 2098              		.loc 1 1210 3 is_stmt 1 view .LVU514
1210:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   {
 2099              		.loc 1 1210 5 is_stmt 0 view .LVU515
 2100 0008 0928     		cmp	r0, #9
 2101 000a 00D0     		beq	.L198
 2102              	.L195:
1215:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2103              		.loc 1 1215 1 view .LVU516
 2104 000c 10BD     		pop	{r4, pc}
 2105              	.L198:
1212:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2106              		.loc 1 1212 5 is_stmt 1 view .LVU517
1212:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2107              		.loc 1 1212 41 is_stmt 0 view .LVU518
 2108 000e 014B     		ldr	r3, .L199
 2109 0010 1C70     		strb	r4, [r3]
1215:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2110              		.loc 1 1215 1 view .LVU519
 2111 0012 FBE7     		b	.L195
 2112              	.L200:
 2113              		.align	2
 2114              	.L199:
 2115 0014 153C0240 		.word	1073888277
 2116              		.cfi_endproc
 2117              	.LFE146:
 2119              		.section	.text.FLASH_OB_UserConfig,"ax",%progbits
 2120              		.align	1
 2121              		.global	FLASH_OB_UserConfig
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2125              		.fpu fpv4-sp-d16
 2127              	FLASH_OB_UserConfig:
 2128              	.LVL117:
 2129              	.LFB147:
1234:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint8_t optiontmp = 0xFF;
 2130              		.loc 1 1234 1 is_stmt 1 view -0
 2131              		.cfi_startproc
 2132              		@ args = 0, pretend = 0, frame = 0
 2133              		@ frame_needed = 0, uses_anonymous_args = 0
1234:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   uint8_t optiontmp = 0xFF;
 2134              		.loc 1 1234 1 is_stmt 0 view .LVU521
 2135 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2136              	.LCFI16:
 2137              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 71


 2138              		.cfi_offset 3, -24
 2139              		.cfi_offset 4, -20
 2140              		.cfi_offset 5, -16
 2141              		.cfi_offset 6, -12
 2142              		.cfi_offset 7, -8
 2143              		.cfi_offset 14, -4
 2144 0002 0446     		mov	r4, r0
 2145 0004 0E46     		mov	r6, r1
 2146 0006 1546     		mov	r5, r2
1235:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE; 
 2147              		.loc 1 1235 3 is_stmt 1 view .LVU522
 2148              	.LVL118:
1236:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2149              		.loc 1 1236 3 view .LVU523
1239:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STOP_SOURCE(OB_STOP));
 2150              		.loc 1 1239 3 view .LVU524
1240:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
 2151              		.loc 1 1240 3 view .LVU525
1241:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2152              		.loc 1 1241 3 view .LVU526
1244:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 2153              		.loc 1 1244 3 view .LVU527
1244:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   
 2154              		.loc 1 1244 12 is_stmt 0 view .LVU528
 2155 0008 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 2156              	.LVL119:
1246:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 2157              		.loc 1 1246 3 is_stmt 1 view .LVU529
1246:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   { 
 2158              		.loc 1 1246 5 is_stmt 0 view .LVU530
 2159 000c 0928     		cmp	r0, #9
 2160 000e 00D0     		beq	.L204
 2161              	.LVL120:
 2162              	.L201:
1261:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2163              		.loc 1 1261 1 view .LVU531
 2164 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2165              	.LVL121:
 2166              	.L204:
1255:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx */ 
 2167              		.loc 1 1255 5 is_stmt 1 view .LVU532
1255:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx */ 
 2168              		.loc 1 1255 67 is_stmt 0 view .LVU533
 2169 0012 064F     		ldr	r7, .L205
 2170 0014 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
1255:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx */ 
 2171              		.loc 1 1255 15 view .LVU534
 2172 0016 03F00F03 		and	r3, r3, #15
 2173              	.LVL122:
1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 2174              		.loc 1 1259 5 is_stmt 1 view .LVU535
1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 2175              		.loc 1 1259 75 is_stmt 0 view .LVU536
 2176 001a 43EA0601 		orr	r1, r3, r6
1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 2177              		.loc 1 1259 54 view .LVU537
 2178 001e 41EA0502 		orr	r2, r1, r5
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 72


1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 2179              		.loc 1 1259 42 view .LVU538
 2180 0022 42EA0400 		orr	r0, r2, r4
 2181              	.LVL123:
1259:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   }  
 2182              		.loc 1 1259 42 view .LVU539
 2183 0026 3870     		strb	r0, [r7]
1261:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2184              		.loc 1 1261 1 view .LVU540
 2185 0028 F2E7     		b	.L201
 2186              	.L206:
 2187 002a 00BF     		.align	2
 2188              	.L205:
 2189 002c 143C0240 		.word	1073888276
 2190              		.cfi_endproc
 2191              	.LFE147:
 2193              		.section	.text.FLASH_OB_Launch,"ax",%progbits
 2194              		.align	1
 2195              		.global	FLASH_OB_Launch
 2196              		.syntax unified
 2197              		.thumb
 2198              		.thumb_func
 2199              		.fpu fpv4-sp-d16
 2201              	FLASH_OB_Launch:
 2202              	.LFB150:
1313:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 2203              		.loc 1 1313 1 is_stmt 1 view -0
 2204              		.cfi_startproc
 2205              		@ args = 0, pretend = 0, frame = 0
 2206              		@ frame_needed = 0, uses_anonymous_args = 0
 2207 0000 08B5     		push	{r3, lr}
 2208              	.LCFI17:
 2209              		.cfi_def_cfa_offset 8
 2210              		.cfi_offset 3, -8
 2211              		.cfi_offset 14, -4
1314:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2212              		.loc 1 1314 3 view .LVU542
 2213              	.LVL124:
1317:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2214              		.loc 1 1317 3 view .LVU543
1317:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2215              		.loc 1 1317 40 is_stmt 0 view .LVU544
 2216 0002 044A     		ldr	r2, .L209
 2217 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2218 0006 43F00203 		orr	r3, r3, #2
 2219 000a 1370     		strb	r3, [r2]
1320:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2220              		.loc 1 1320 3 is_stmt 1 view .LVU545
1320:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2221              		.loc 1 1320 12 is_stmt 0 view .LVU546
 2222 000c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 2223              	.LVL125:
1322:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** }
 2224              		.loc 1 1322 3 is_stmt 1 view .LVU547
1323:STM32F4xx_LIB/periph/src/stm32f4xx_flash.c **** 
 2225              		.loc 1 1323 1 is_stmt 0 view .LVU548
 2226 0010 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 73


 2227              	.L210:
 2228 0012 00BF     		.align	2
 2229              	.L209:
 2230 0014 143C0240 		.word	1073888276
 2231              		.cfi_endproc
 2232              	.LFE150:
 2234              		.text
 2235              	.Letext0:
 2236              		.file 2 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\machine\\_default_types.h"
 2237              		.file 3 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\sys\\_stdint.h"
 2238              		.file 4 "STM32F4xx_LIB/core/core_cm4.h"
 2239              		.file 5 "User/system_stm32f4xx.h"
 2240              		.file 6 "User/stm32f4xx.h"
 2241              		.file 7 "STM32F4xx_LIB/periph/inc/stm32f4xx_flash.h"
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 74


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_flash.c
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:18     .text.FLASH_SetLatency:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:26     .text.FLASH_SetLatency:00000000 FLASH_SetLatency
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:48     .text.FLASH_SetLatency:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:53     .text.FLASH_PrefetchBufferCmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:60     .text.FLASH_PrefetchBufferCmd:00000000 FLASH_PrefetchBufferCmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:91     .text.FLASH_PrefetchBufferCmd:0000001c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:96     .text.FLASH_InstructionCacheCmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:103    .text.FLASH_InstructionCacheCmd:00000000 FLASH_InstructionCacheCmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:134    .text.FLASH_InstructionCacheCmd:0000001c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:139    .text.FLASH_DataCacheCmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:146    .text.FLASH_DataCacheCmd:00000000 FLASH_DataCacheCmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:177    .text.FLASH_DataCacheCmd:0000001c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:182    .text.FLASH_InstructionCacheReset:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:189    .text.FLASH_InstructionCacheReset:00000000 FLASH_InstructionCacheReset
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:207    .text.FLASH_InstructionCacheReset:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:212    .text.FLASH_DataCacheReset:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:219    .text.FLASH_DataCacheReset:00000000 FLASH_DataCacheReset
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:237    .text.FLASH_DataCacheReset:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:242    .text.FLASH_Unlock:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:249    .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:281    .text.FLASH_Unlock:00000018 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:287    .text.FLASH_Lock:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:294    .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:312    .text.FLASH_Lock:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:317    .text.FLASH_OB_Unlock:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:324    .text.FLASH_OB_Unlock:00000000 FLASH_OB_Unlock
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:353    .text.FLASH_OB_Unlock:00000018 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:359    .text.FLASH_OB_Lock:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:366    .text.FLASH_OB_Lock:00000000 FLASH_OB_Lock
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:384    .text.FLASH_OB_Lock:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:389    .text.FLASH_OB_PCROPSelectionConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:396    .text.FLASH_OB_PCROPSelectionConfig:00000000 FLASH_OB_PCROPSelectionConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:424    .text.FLASH_OB_PCROPSelectionConfig:00000010 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:429    .text.FLASH_OB_BootConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:436    .text.FLASH_OB_BootConfig:00000000 FLASH_OB_BootConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:461    .text.FLASH_OB_BootConfig:00000014 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:466    .text.FLASH_OB_BORConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:473    .text.FLASH_OB_BORConfig:00000000 FLASH_OB_BORConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:498    .text.FLASH_OB_BORConfig:00000014 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:503    .text.FLASH_OB_GetUser:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:510    .text.FLASH_OB_GetUser:00000000 FLASH_OB_GetUser
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:527    .text.FLASH_OB_GetUser:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:532    .text.FLASH_OB_GetWRP:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:539    .text.FLASH_OB_GetWRP:00000000 FLASH_OB_GetWRP
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:556    .text.FLASH_OB_GetWRP:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:561    .text.FLASH_OB_GetWRP1:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:568    .text.FLASH_OB_GetWRP1:00000000 FLASH_OB_GetWRP1
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:585    .text.FLASH_OB_GetWRP1:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:590    .text.FLASH_OB_GetPCROP:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:597    .text.FLASH_OB_GetPCROP:00000000 FLASH_OB_GetPCROP
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:614    .text.FLASH_OB_GetPCROP:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:619    .text.FLASH_OB_GetPCROP1:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:626    .text.FLASH_OB_GetPCROP1:00000000 FLASH_OB_GetPCROP1
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:643    .text.FLASH_OB_GetPCROP1:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:648    .text.FLASH_OB_GetRDP:00000000 $t
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 75


C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:655    .text.FLASH_OB_GetRDP:00000000 FLASH_OB_GetRDP
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:685    .text.FLASH_OB_GetRDP:00000014 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:690    .text.FLASH_OB_GetBOR:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:697    .text.FLASH_OB_GetBOR:00000000 FLASH_OB_GetBOR
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:714    .text.FLASH_OB_GetBOR:0000000c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:719    .text.FLASH_ITConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:726    .text.FLASH_ITConfig:00000000 FLASH_ITConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:763    .text.FLASH_ITConfig:00000018 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:768    .text.FLASH_GetFlagStatus:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:775    .text.FLASH_GetFlagStatus:00000000 FLASH_GetFlagStatus
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:808    .text.FLASH_GetFlagStatus:00000010 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:813    .text.FLASH_ClearFlag:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:820    .text.FLASH_ClearFlag:00000000 FLASH_ClearFlag
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:838    .text.FLASH_ClearFlag:00000008 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:843    .text.FLASH_GetStatus:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:850    .text.FLASH_GetStatus:00000000 FLASH_GetStatus
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:923    .text.FLASH_GetStatus:0000004c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:928    .text.FLASH_WaitForLastOperation:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:935    .text.FLASH_WaitForLastOperation:00000000 FLASH_WaitForLastOperation
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:988    .text.FLASH_EraseSector:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:995    .text.FLASH_EraseSector:00000000 FLASH_EraseSector
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1108   .text.FLASH_EraseSector:0000006c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1113   .text.FLASH_EraseAllSectors:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1120   .text.FLASH_EraseAllSectors:00000000 FLASH_EraseAllSectors
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1217   .text.FLASH_EraseAllSectors:0000005c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1222   .text.FLASH_EraseAllBank1Sectors:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1229   .text.FLASH_EraseAllBank1Sectors:00000000 FLASH_EraseAllBank1Sectors
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1326   .text.FLASH_EraseAllBank1Sectors:0000005c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1331   .text.FLASH_EraseAllBank2Sectors:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1338   .text.FLASH_EraseAllBank2Sectors:00000000 FLASH_EraseAllBank2Sectors
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1435   .text.FLASH_EraseAllBank2Sectors:0000005c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1440   .text.FLASH_ProgramDoubleWord:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1447   .text.FLASH_ProgramDoubleWord:00000000 FLASH_ProgramDoubleWord
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1516   .text.FLASH_ProgramDoubleWord:00000040 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1521   .text.FLASH_ProgramWord:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1528   .text.FLASH_ProgramWord:00000000 FLASH_ProgramWord
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1594   .text.FLASH_ProgramWord:0000003c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1599   .text.FLASH_ProgramHalfWord:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1606   .text.FLASH_ProgramHalfWord:00000000 FLASH_ProgramHalfWord
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1672   .text.FLASH_ProgramHalfWord:0000003c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1677   .text.FLASH_ProgramByte:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1684   .text.FLASH_ProgramByte:00000000 FLASH_ProgramByte
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1749   .text.FLASH_ProgramByte:00000038 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1754   .text.FLASH_OB_WRPConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1761   .text.FLASH_OB_WRPConfig:00000000 FLASH_OB_WRPConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1828   .text.FLASH_OB_WRPConfig:00000030 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1833   .text.FLASH_OB_WRP1Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1840   .text.FLASH_OB_WRP1Config:00000000 FLASH_OB_WRP1Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1907   .text.FLASH_OB_WRP1Config:00000030 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1912   .text.FLASH_OB_PCROPConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1919   .text.FLASH_OB_PCROPConfig:00000000 FLASH_OB_PCROPConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1986   .text.FLASH_OB_PCROPConfig:00000030 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1991   .text.FLASH_OB_PCROP1Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:1998   .text.FLASH_OB_PCROP1Config:00000000 FLASH_OB_PCROP1Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2065   .text.FLASH_OB_PCROP1Config:00000030 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2070   .text.FLASH_OB_RDPConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2077   .text.FLASH_OB_RDPConfig:00000000 FLASH_OB_RDPConfig
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s 			page 76


C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2115   .text.FLASH_OB_RDPConfig:00000014 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2120   .text.FLASH_OB_UserConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2127   .text.FLASH_OB_UserConfig:00000000 FLASH_OB_UserConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2189   .text.FLASH_OB_UserConfig:0000002c $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2194   .text.FLASH_OB_Launch:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2201   .text.FLASH_OB_Launch:00000000 FLASH_OB_Launch
C:\Users\æ©€Ú\AppData\Local\Temp\ccY0hAmh.s:2230   .text.FLASH_OB_Launch:00000014 $d

NO UNDEFINED SYMBOLS
