heat_3d_refsrc_9_Isrc_18_16_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_18_16_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_1_10_9_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_21_Isrc_1_10_9_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_4_Isrc_4_10_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_10_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_19_Isrc_15_6_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_6_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_7_4_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_7_4_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_11_5_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_11_5_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_11_3_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_1_11_3_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_13_17_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_13_17_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_9_Isrc_20_18_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_18_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_18_10_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_18_10_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_15_12_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_3_Isrc_15_12_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_9_1_7_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 + 4))
heat_3d_refsrc_5_Isrc_9_1_7_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 + 4))
heat_3d_refsrc_2_Isrc_20_15_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_2_Isrc_20_15_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_1_Isrc_13_12_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_12_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_11_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_11_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_17_Isrc_18_15_1_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_15_1_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_6_17_4_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_11_Isrc_6_17_4_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_10_18_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_10_18_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_14_Isrc_13_6_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_13_6_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_3_7_14_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_14_Isrc_3_7_14_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_17_4_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_17_4_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_6_Isrc_14_2_6_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_2_6_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_3_17_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_3_17_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_1_10_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_1_10_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_15_11_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_15_11_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_6_9_13_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_9_13_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_9_8_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_8_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_10_16_16_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_2_Isrc_10_16_16_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_12_11_12_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_11_12_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_17_12_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_17_12_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_19_2_1_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_3_Isrc_19_2_1_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_6_Isrc_18_15_13_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_15_13_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_5_10_7_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_10_7_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_19_8_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_8_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_1_6_15_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_1_6_15_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_17_15_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_17_15_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_18_Isrc_4_3_3_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_3_3_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_3_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_1_3_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_18_12_1_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_12_1_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_16_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_16_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_1_12_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_1_12_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_1_14_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_1_14_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_3_16_11_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_16_11_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_11_9_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_11_9_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_11_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_11_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_14_16_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_14_16_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_4_4_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_4_4_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_4_5_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_14_Isrc_4_5_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_20_Isrc_3_10_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_3_10_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_12_Isrc_2_15_15_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_15_15_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_15_Isrc_5_5_5_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_5_5_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_19_11_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_19_11_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_2_9_8_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_2_9_8_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_18_11_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 - 6) + (Isrc1 * Isrc2)))
heat_3d_refsrc_3_Isrc_18_11_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 - 6) + (Isrc1 * Isrc2)))
heat_3d_refsrc_11_Isrc_17_7_11_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_17_7_11_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_19_18_18_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_18_18_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_15_7_17_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_7_17_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_10_6_16_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_6_16_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_1_17_1_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_1_17_1_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_15_14_7_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_15_14_7_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_17_Isrc_1_18_1_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_18_1_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_8_10_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_8_10_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_16_10_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_12_16_10_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_15_Isrc_8_3_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_8_3_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_19_6_5_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_6_5_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_15_1_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_1_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_9_7_16_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_9_7_16_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_7_Isrc_13_18_1_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_18_1_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_11_8_3_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_11_8_3_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_10_10_2_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_10_2_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_4_10_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_4_10_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_11_12_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_11_12_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_3_16_13_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_0_Isrc_3_16_13_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_4_Isrc_2_15_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_15_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_20_Isrc_1_8_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_8_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_17_12_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_17_12_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_5_7_9_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_13_Isrc_5_7_9_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_15_Isrc_12_14_18_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_14_18_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_18_6_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_6_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_6_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_14_6_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_7_Isrc_20_15_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_15_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_13_3_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_11_Isrc_15_13_3_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_15_Isrc_14_9_9_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_9_9_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_13_5_10_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_5_10_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_14_14_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_14_14_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_1_16_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_17_1_16_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_10_8_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_10_8_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_14_16_16_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_16_16_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_4_9_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_9_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_17_17_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_17_17_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_21_Isrc_9_4_8_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_4_8_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_10_9_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_9_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_10_9_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_9_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_4_7_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_4_7_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_6_Isrc_12_8_1_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_8_1_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_8_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_8_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_18_18_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_18_18_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_16_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_16_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_19_9_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_9_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_11_7_14_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_7_14_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_10_3_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_3_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_5_14_14_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_14_14_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_5_9_18_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_9_18_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_11_14_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_11_14_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_11_6_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_6_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_7_1_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_1_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_18_8_16_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_18_8_16_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_13_Isrc_3_13_16_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_13_Isrc_3_13_16_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_4_Isrc_4_6_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_6_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_17_Isrc_1_16_13_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_1_16_13_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_14_1_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_14_1_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_10_5_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_10_5_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_20_Isrc_2_1_10_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_1_10_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_2_Isrc_16_5_12_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_16_5_12_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_4_7_15_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_4_7_15_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_17_Isrc_17_3_4_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_3_4_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_13_17_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_16_Isrc_15_13_17_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_6_Isrc_9_15_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_15_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_2_11_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_2_11_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_16_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_16_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_10_5_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_10_5_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_20_Isrc_2_5_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_5_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_8_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_8_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_9_10_14_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_10_14_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_14_9_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_14_9_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_6_8_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_6_8_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_4_2_3_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc3)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_2_3_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc3)) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_12_18_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_12_18_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
