module wideexpr_00173(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {-(6'sb110100)};
  assign y1 = (1'sb1)>>>($signed({(ctrl[5]?-(2'b11):(ctrl[2]?1'sb1:3'sb100)),5'sb00100}));
  assign y2 = (ctrl[3]?u7:~(-((ctrl[0]?($signed(+(s3)))>>>(($signed($signed(s1)))+(2'sb01)):(((ctrl[5]?(ctrl[0]?s3:2'sb11):2'sb11))<<((-(4'sb0001))>>>((1'sb1)^~(u7))))<<(({(ctrl[5]?6'sb001101:4'sb0000),(5'sb01001)^~(s1),{1{s7}},$signed(3'b101)})>>(((4'sb1000)<<(3'sb110))>>>(1'sb1)))))));
  assign y3 = 1'sb0;
  assign y4 = (s7)^((((ctrl[4]?(s7)<<(s1):(ctrl[5]?(s4)<<<(s0):(u0)>(6'b111110))))|(3'b101))^((({1{(1'b0)^~(u6)}})<<((4'sb0011)<<<({6'sb100111,1'sb1})))<<(s1)));
  assign y5 = ({2{~^({(ctrl[0]?3'sb111:+(u2)),~&({2{s0}}),$signed(~|(3'b100)),s4})}})<<((ctrl[2]?$signed((ctrl[1]?4'sb1000:s2)):$signed((ctrl[3]?3'sb000:s7))));
  assign y6 = (ctrl[3]?$signed(2'sb00):($signed(((ctrl[5]?s4:1'sb0))>>((s6)+(s1))))>>(({4{6'sb010011}})|(u2)));
  assign y7 = (ctrl[6]?((ctrl[4]?+((ctrl[7]?2'sb11:u6)):(1'sb1)<<({2{3'b010}})))+(((-(s6))<<<(s3))<<<($signed(2'sb01))):($signed(s5))|(($signed(s1))|(s5)));
endmodule
