#project files
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v"
add_file -verilog -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v"
add_file -constraint -lib work "/home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc"
#options
impl -add alchitry_imp -type fpga
set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CB132
set_option -speed_grade
set_option -part_companion ""
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0
set_option -symbolic_fsm_compiler 1
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -write_apr_constraint 1
project -result_format "edif"
project -result_file ./alchitry_imp/cu_top_0.edf
project -log_file "./alchitry_imp/cu_top_0.srr"
impl -active alchitry_imp
project -run synthesis -clean
