$date
	Sat Oct 22 19:33:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#116904
b10010 !
1"
#116906
b10010 &
b10010 %
1$
#116907
0"
#116910
b1001 &
b1001 %
#116914
b11100 &
b11100 %
#116918
b1110 &
b1110 %
#116922
b111 &
b111 %
#116926
b10110 &
b10110 %
#116930
b1011 &
b1011 %
#116934
b100010 &
b100010 %
#116938
b10001 &
b10001 %
#116942
b110100 &
b110100 %
#116946
b11010 &
b11010 %
#116950
b1101 &
b1101 %
#116954
b101000 &
b101000 %
#116958
b10100 &
b10100 %
#116962
b1010 &
b1010 %
#116966
b101 &
b101 %
#116970
b10000 &
b10000 %
#116974
b1000 &
b1000 %
#116978
b100 &
b100 %
#116982
b10 &
b10 %
#116986
b1 &
b1 %
1#
#116990
b0 &
0#
b0 %
0$
#1108067
b100 !
1"
#1108070
b100 &
b100 %
1$
#1108071
0"
#1108074
b10 &
b10 %
#1108078
b1 &
1#
b1 %
#1108082
b0 &
b0 %
0#
0$
#2061767
b10101 !
1"
#2061770
b10101 &
b10101 %
1$
#2061771
0"
#2061774
b1000000 &
b1000000 %
#2061778
b100000 &
b100000 %
#2061782
b10000 &
b10000 %
#2061786
b1000 &
b1000 %
#2061790
b100 &
b100 %
#2061794
b10 &
b10 %
#2061798
b1 &
1#
b1 %
#2061802
b0 &
b0 %
0#
0$
#4500012
