###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       137964   # Number of WRITE/WRITEP commands
num_reads_done                 =      1835393   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1437463   # Number of read row buffer hits
num_read_cmds                  =      1835383   # Number of READ/READP commands
num_writes_done                =       137966   # Number of read requests issued
num_write_row_hits             =        95848   # Number of write row buffer hits
num_act_cmds                   =       443214   # Number of ACT commands
num_pre_cmds                   =       443184   # Number of PRE commands
num_ondemand_pres              =       417295   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9617732   # Cyles of rank active rank.0
rank_active_cycles.1           =      9495468   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       382268   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       504532   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1838554   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        57214   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19070   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12537   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11233   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7609   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5042   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3707   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2541   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2075   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13792   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           27   # Write cmd latency (cycles)
write_latency[40-59]           =           39   # Write cmd latency (cycles)
write_latency[60-79]           =           78   # Write cmd latency (cycles)
write_latency[80-99]           =          149   # Write cmd latency (cycles)
write_latency[100-119]         =          244   # Write cmd latency (cycles)
write_latency[120-139]         =          324   # Write cmd latency (cycles)
write_latency[140-159]         =          366   # Write cmd latency (cycles)
write_latency[160-179]         =          502   # Write cmd latency (cycles)
write_latency[180-199]         =          578   # Write cmd latency (cycles)
write_latency[200-]            =       135648   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       381322   # Read request latency (cycles)
read_latency[40-59]            =       167510   # Read request latency (cycles)
read_latency[60-79]            =       188132   # Read request latency (cycles)
read_latency[80-99]            =       120518   # Read request latency (cycles)
read_latency[100-119]          =        98249   # Read request latency (cycles)
read_latency[120-139]          =        87057   # Read request latency (cycles)
read_latency[140-159]          =        70197   # Read request latency (cycles)
read_latency[160-179]          =        59584   # Read request latency (cycles)
read_latency[180-199]          =        51056   # Read request latency (cycles)
read_latency[200-]             =       611754   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.88716e+08   # Write energy
read_energy                    =  7.40026e+09   # Read energy
act_energy                     =  1.21263e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83489e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.42175e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00146e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92517e+09   # Active standby energy rank.1
average_read_latency           =      255.625   # Average read request latency (cycles)
average_interarrival           =      5.06745   # Average request interarrival latency (cycles)
total_energy                   =  2.23586e+10   # Total energy (pJ)
average_power                  =      2235.86   # Average power (mW)
average_bandwidth              =      16.8393   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       142468   # Number of WRITE/WRITEP commands
num_reads_done                 =      1910179   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1504823   # Number of read row buffer hits
num_read_cmds                  =      1910174   # Number of READ/READP commands
num_writes_done                =       142486   # Number of read requests issued
num_write_row_hits             =        98343   # Number of write row buffer hits
num_act_cmds                   =       453069   # Number of ACT commands
num_pre_cmds                   =       453039   # Number of PRE commands
num_ondemand_pres              =       426518   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9581032   # Cyles of rank active rank.0
rank_active_cycles.1           =      9552331   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       418968   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       447669   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1919351   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        58300   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18315   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12369   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10870   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7212   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4763   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3521   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2568   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2013   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13476   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =           61   # Write cmd latency (cycles)
write_latency[80-99]           =          117   # Write cmd latency (cycles)
write_latency[100-119]         =          205   # Write cmd latency (cycles)
write_latency[120-139]         =          266   # Write cmd latency (cycles)
write_latency[140-159]         =          395   # Write cmd latency (cycles)
write_latency[160-179]         =          535   # Write cmd latency (cycles)
write_latency[180-199]         =          643   # Write cmd latency (cycles)
write_latency[200-]            =       140196   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       369297   # Read request latency (cycles)
read_latency[40-59]            =       166278   # Read request latency (cycles)
read_latency[60-79]            =       186363   # Read request latency (cycles)
read_latency[80-99]            =       122808   # Read request latency (cycles)
read_latency[100-119]          =       101353   # Read request latency (cycles)
read_latency[120-139]          =        89702   # Read request latency (cycles)
read_latency[140-159]          =        72327   # Read request latency (cycles)
read_latency[160-179]          =        61150   # Read request latency (cycles)
read_latency[180-199]          =        52917   # Read request latency (cycles)
read_latency[200-]             =       687976   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    7.112e+08   # Write energy
read_energy                    =  7.70182e+09   # Read energy
act_energy                     =   1.2396e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.01105e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.14881e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97856e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96065e+09   # Active standby energy rank.1
average_read_latency           =      282.086   # Average read request latency (cycles)
average_interarrival           =      4.87149   # Average request interarrival latency (cycles)
total_energy                   =  2.27125e+10   # Total energy (pJ)
average_power                  =      2271.25   # Average power (mW)
average_bandwidth              =      17.5161   # Average bandwidth
