 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 10 21:41:23 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.35%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0611    0.2032     0.6551 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.0877              0.0000     0.6551 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6551 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.0877              0.0000     0.6551 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6551 r
  fifo_lo[136] (net)                                   13.0877              0.0000     0.6551 r
  U1935/IN2 (AND2X1)                                              0.0611   -0.0011 &   0.6540 r
  U1935/Q (AND2X1)                                                0.1770    0.1272 @   0.7812 r
  io_cmd_o[96] (net)                            4      51.8002              0.0000     0.7812 r
  io_cmd_o[96] (out)                                              0.1774   -0.0613 @   0.7199 r
  data arrival time                                                                    0.7199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8199


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0462    0.1937     0.5926 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       7.4084              0.0000     0.5926 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5926 r
  fifo_0__mem_fifo/data_o[9] (net)                      7.4084              0.0000     0.5926 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5926 r
  fifo_lo[7] (net)                                      7.4084              0.0000     0.5926 r
  U1774/IN1 (MUX21X1)                                             0.0462    0.0001 &   0.5927 r
  U1774/Q (MUX21X1)                                               0.2776    0.1807 @   0.7734 r
  io_cmd_o[9] (net)                             4      83.0916              0.0000     0.7734 r
  io_cmd_o[9] (out)                                               0.2776   -0.0445 @   0.7289 r
  data arrival time                                                                    0.7289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8289


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0512    0.1966     0.5967 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       9.3082              0.0000     0.5967 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[22] (net)                     9.3082              0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5967 r
  fifo_lo[20] (net)                                     9.3082              0.0000     0.5967 r
  U1800/IN1 (MUX21X1)                                             0.0512   -0.0031 &   0.5936 r
  U1800/Q (MUX21X1)                                               0.2949    0.1879 @   0.7815 r
  io_cmd_o[22] (net)                            4      88.4503              0.0000     0.7815 r
  io_cmd_o[22] (out)                                              0.2949   -0.0449 @   0.7366 r
  data arrival time                                                                    0.7366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8366


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1838    0.0000     0.3996 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0515    0.1967     0.5963 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       9.4528              0.0000     0.5963 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[2] (net)                      9.4528              0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5963 r
  fifo_lo[1] (net)                                      9.4528              0.0000     0.5963 r
  U1762/IN1 (MUX21X1)                                             0.0515   -0.0012 &   0.5951 r
  U1762/Q (MUX21X1)                                               0.2526    0.1730 @   0.7681 r
  io_cmd_o[2] (net)                             4      75.3811              0.0000     0.7681 r
  io_cmd_o[2] (out)                                               0.2526   -0.0294 @   0.7387 r
  data arrival time                                                                    0.7387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8387


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0480    0.1948     0.5951 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       8.1185              0.0000     0.5951 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5951 r
  fifo_0__mem_fifo/data_o[30] (net)                     8.1185              0.0000     0.5951 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5951 r
  fifo_lo[28] (net)                                     8.1185              0.0000     0.5951 r
  U1816/IN1 (MUX21X1)                                             0.0480   -0.0016 &   0.5935 r
  U1816/Q (MUX21X1)                                               0.2835    0.1823 @   0.7758 r
  io_cmd_o[30] (net)                            4      84.5961              0.0000     0.7758 r
  io_cmd_o[30] (out)                                              0.2835   -0.0346 @   0.7412 r
  data arrival time                                                                    0.7412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8412


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0502    0.1971     0.6486 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       8.9694              0.0000     0.6486 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[120] (net)                    8.9694              0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6486 r
  fifo_lo[160] (net)                                    8.9694              0.0000     0.6486 r
  U1983/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6487 r
  U1983/Q (AND2X1)                                                0.1591    0.1182 @   0.7670 r
  io_cmd_o[120] (net)                           4      45.9705              0.0000     0.7670 r
  io_cmd_o[120] (out)                                             0.1595   -0.0250 @   0.7420 r
  data arrival time                                                                    0.7420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8420


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0514    0.1977     0.6491 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.3900              0.0000     0.6491 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6491 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.3900              0.0000     0.6491 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6491 r
  fifo_lo[150] (net)                                    9.3900              0.0000     0.6491 r
  U1963/IN2 (AND2X1)                                              0.0514   -0.0022 &   0.6469 r
  U1963/Q (AND2X1)                                                0.2422    0.1528 @   0.7997 r
  io_cmd_o[110] (net)                           4      73.5310              0.0000     0.7997 r
  io_cmd_o[110] (out)                                             0.2427   -0.0573 @   0.7425 r
  data arrival time                                                                    0.7425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8425


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0462    0.1937     0.5928 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.4020              0.0000     0.5928 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5928 r
  fifo_0__mem_fifo/data_o[16] (net)                     7.4020              0.0000     0.5928 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5928 r
  fifo_lo[14] (net)                                     7.4020              0.0000     0.5928 r
  U1788/IN1 (MUX21X1)                                             0.0462    0.0000 &   0.5928 r
  U1788/Q (MUX21X1)                                               0.2749    0.1787 @   0.7716 r
  io_cmd_o[16] (net)                            4      81.9111              0.0000     0.7716 r
  io_cmd_o[16] (out)                                              0.2749   -0.0263 @   0.7453 r
  data arrival time                                                                    0.7453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8453


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0601    0.2026     0.6541 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      12.7310              0.0000     0.6541 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[73] (net)                    12.7310              0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6541 r
  fifo_lo[113] (net)                                   12.7310              0.0000     0.6541 r
  U1889/IN2 (AND2X1)                                              0.0601   -0.0054 &   0.6487 r
  U1889/Q (AND2X1)                                                0.2380    0.1512 @   0.7999 r
  io_cmd_o[73] (net)                            4      71.7665              0.0000     0.7999 r
  io_cmd_o[73] (out)                                              0.2386   -0.0534 @   0.7464 r
  data arrival time                                                                    0.7464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8464


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0646    0.2051     0.6569 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.4517              0.0000     0.6569 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[65] (net)                    14.4517              0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6569 r
  fifo_lo[105] (net)                                   14.4517              0.0000     0.6569 r
  U1873/IN2 (AND2X1)                                              0.0646   -0.0013 &   0.6556 r
  U1873/Q (AND2X1)                                                0.2123    0.1410 @   0.7966 r
  io_cmd_o[65] (net)                            4      63.6387              0.0000     0.7966 r
  io_cmd_o[65] (out)                                              0.2123   -0.0493 @   0.7473 r
  data arrival time                                                                    0.7473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8473


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0469    0.1942     0.5944 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.6999              0.0000     0.5944 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5944 r
  fifo_0__mem_fifo/data_o[27] (net)                     7.6999              0.0000     0.5944 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5944 r
  fifo_lo[25] (net)                                     7.6999              0.0000     0.5944 r
  U1810/IN1 (MUX21X1)                                             0.0469    0.0001 &   0.5945 r
  U1810/Q (MUX21X1)                                               0.3034    0.1895 @   0.7840 r
  io_cmd_o[27] (net)                            5      90.9284              0.0000     0.7840 r
  io_cmd_o[27] (out)                                              0.3034   -0.0364 @   0.7476 r
  data arrival time                                                                    0.7476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0534    0.2204     0.6723 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.7699              0.0000     0.6723 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6723 f
  fifo_1__mem_fifo/data_o[96] (net)                    12.7699              0.0000     0.6723 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6723 f
  fifo_lo[136] (net)                                   12.7699              0.0000     0.6723 f
  U1935/IN2 (AND2X1)                                              0.0534   -0.0008 &   0.6715 f
  U1935/Q (AND2X1)                                                0.1759    0.1397 @   0.8112 f
  io_cmd_o[96] (net)                            4      51.0544              0.0000     0.8112 f
  io_cmd_o[96] (out)                                              0.1759   -0.0630 @   0.7482 f
  data arrival time                                                                    0.7482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8482


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0705    0.2081     0.6594 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.6791              0.0000     0.6594 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6594 r
  fifo_1__mem_fifo/data_o[99] (net)                    16.6791              0.0000     0.6594 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6594 r
  fifo_lo[139] (net)                                   16.6791              0.0000     0.6594 r
  U1941/IN2 (AND2X1)                                              0.0705   -0.0017 &   0.6578 r
  U1941/Q (AND2X1)                                                0.1596    0.1189 @   0.7767 r
  io_cmd_o[99] (net)                            4      45.7324              0.0000     0.7767 r
  io_cmd_o[99] (out)                                              0.1601   -0.0285 @   0.7483 r
  data arrival time                                                                    0.7483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8483


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0399    0.2097     0.6087 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       6.7826              0.0000     0.6087 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[9] (net)                      6.7826              0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6087 f
  fifo_lo[7] (net)                                      6.7826              0.0000     0.6087 f
  U1774/IN1 (MUX21X1)                                             0.0399    0.0001 &   0.6087 f
  U1774/Q (MUX21X1)                                               0.2699    0.1886 @   0.7973 f
  io_cmd_o[9] (net)                             4      82.3459              0.0000     0.7973 f
  io_cmd_o[9] (out)                                               0.2699   -0.0488 @   0.7485 f
  data arrival time                                                                    0.7485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8485


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0457    0.1934     0.5927 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       7.2250              0.0000     0.5927 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[8] (net)                      7.2250              0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5927 r
  fifo_lo[6] (net)                                      7.2250              0.0000     0.5927 r
  U1772/IN1 (MUX21X1)                                             0.0457    0.0000 &   0.5927 r
  U1772/Q (MUX21X1)                                               0.2578    0.1734 @   0.7661 r
  io_cmd_o[8] (net)                             4      76.9519              0.0000     0.7661 r
  io_cmd_o[8] (out)                                               0.2578   -0.0163 @   0.7499 r
  data arrival time                                                                    0.7499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8499


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1837    0.0000     0.3988 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0673    0.2054     0.6043 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      15.4700              0.0000     0.6043 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[51] (net)                    15.4700              0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6043 r
  fifo_lo[45] (net)                                    15.4700              0.0000     0.6043 r
  U1850/IN1 (MUX21X1)                                             0.0673   -0.0067 &   0.5976 r
  U1850/Q (MUX21X1)                                               0.2831    0.1867 @   0.7843 r
  io_cmd_o[51] (net)                            4      84.5339              0.0000     0.7843 r
  io_cmd_o[51] (out)                                              0.2831   -0.0342 @   0.7501 r
  data arrival time                                                                    0.7501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8501


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0448    0.1928     0.5921 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.9151              0.0000     0.5921 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5921 r
  fifo_0__mem_fifo/data_o[4] (net)                      6.9151              0.0000     0.5921 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5921 r
  fifo_lo[2] (net)                                      6.9151              0.0000     0.5921 r
  U1764/IN1 (MUX21X1)                                             0.0448    0.0000 &   0.5922 r
  U1764/Q (MUX21X1)                                               0.2710    0.1783 @   0.7704 r
  io_cmd_o[4] (net)                             4      81.1853              0.0000     0.7704 r
  io_cmd_o[4] (out)                                               0.2710   -0.0194 @   0.7510 r
  data arrival time                                                                    0.7510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8510


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0554    0.2000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.9462              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[81] (net)                    10.9462              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[121] (net)                                   10.9462              0.0000     0.6517 r
  U1905/IN2 (AND2X1)                                              0.0554   -0.0033 &   0.6485 r
  U1905/Q (AND2X1)                                                0.2339    0.1484 @   0.7968 r
  io_cmd_o[81] (net)                            4      70.2786              0.0000     0.7968 r
  io_cmd_o[81] (out)                                              0.2346   -0.0422 @   0.7546 r
  data arrival time                                                                    0.7546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8546


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4520     0.4520
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1983    0.0000     0.4520 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0678    0.2068     0.6588 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.6321              0.0000     0.6588 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6588 r
  fifo_1__mem_fifo/data_o[74] (net)                    15.6321              0.0000     0.6588 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6588 r
  fifo_lo[114] (net)                                   15.6321              0.0000     0.6588 r
  U1891/IN2 (AND2X1)                                              0.0678   -0.0029 &   0.6559 r
  U1891/Q (AND2X1)                                                0.1859    0.1300 @   0.7858 r
  io_cmd_o[74] (net)                            4      54.5178              0.0000     0.7858 r
  io_cmd_o[74] (out)                                              0.1864   -0.0310 @   0.7548 r
  data arrival time                                                                    0.7548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8548


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1767    0.0000     0.3949 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0532    0.1971     0.5920 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      10.0902              0.0000     0.5920 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[40] (net)                    10.0902              0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5920 r
  fifo_lo[38] (net)                                    10.0902              0.0000     0.5920 r
  U1836/IN1 (MUX21X1)                                             0.0532   -0.0042 &   0.5878 r
  U1836/Q (MUX21X1)                                               0.2916    0.1864 @   0.7743 r
  io_cmd_o[40] (net)                            5      87.1424              0.0000     0.7743 r
  io_cmd_o[40] (out)                                              0.2916   -0.0188 @   0.7554 r
  data arrival time                                                                    0.7554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8554


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1979    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0567    0.2007     0.6524 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      11.4329              0.0000     0.6524 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6524 r
  fifo_1__mem_fifo/data_o[83] (net)                    11.4329              0.0000     0.6524 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6524 r
  fifo_lo[123] (net)                                   11.4329              0.0000     0.6524 r
  U1909/IN2 (AND2X1)                                              0.0567   -0.0007 &   0.6517 r
  U1909/Q (AND2X1)                                                0.2192    0.1430 @   0.7947 r
  io_cmd_o[83] (net)                            4      65.9740              0.0000     0.7947 r
  io_cmd_o[83] (out)                                              0.2192   -0.0383 @   0.7564 r
  data arrival time                                                                    0.7564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8564


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0549    0.1997     0.6510 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.7380              0.0000     0.6510 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[87] (net)                    10.7380              0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6510 r
  fifo_lo[127] (net)                                   10.7380              0.0000     0.6510 r
  U1917/IN2 (AND2X1)                                              0.0549   -0.0006 &   0.6504 r
  U1917/Q (AND2X1)                                                0.2170    0.1423 @   0.7927 r
  io_cmd_o[87] (net)                            4      65.4007              0.0000     0.7927 r
  io_cmd_o[87] (out)                                              0.2170   -0.0360 @   0.7567 r
  data arrival time                                                                    0.7567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8567


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0556    0.2001     0.6517 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      11.0066              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[78] (net)                    11.0066              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[118] (net)                                   11.0066              0.0000     0.6517 r
  U1899/IN2 (AND2X1)                                              0.0556   -0.0026 &   0.6491 r
  U1899/Q (AND2X1)                                                0.2350    0.1490 @   0.7981 r
  io_cmd_o[78] (net)                            4      71.0670              0.0000     0.7981 r
  io_cmd_o[78] (out)                                              0.2350   -0.0401 @   0.7580 r
  data arrival time                                                                    0.7580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8580


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1838    0.0000     0.3996 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0445    0.2131     0.6127 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       8.8270              0.0000     0.6127 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6127 f
  fifo_0__mem_fifo/data_o[2] (net)                      8.8270              0.0000     0.6127 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6127 f
  fifo_lo[1] (net)                                      8.8270              0.0000     0.6127 f
  U1762/IN1 (MUX21X1)                                             0.0445   -0.0010 &   0.6116 f
  U1762/Q (MUX21X1)                                               0.2458    0.1794 @   0.7910 f
  io_cmd_o[2] (net)                             4      74.6354              0.0000     0.7910 f
  io_cmd_o[2] (out)                                               0.2458   -0.0305 @   0.7605 f
  data arrival time                                                                    0.7605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8605


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1837    0.0000     0.3978 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0595    0.2012     0.5989 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      12.5082              0.0000     0.5989 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5989 r
  fifo_0__mem_fifo/data_o[5] (net)                     12.5082              0.0000     0.5989 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5989 r
  fifo_lo[3] (net)                                     12.5082              0.0000     0.5989 r
  U1766/IN1 (MUX21X1)                                             0.0595   -0.0035 &   0.5954 r
  U1766/Q (MUX21X1)                                               0.3054    0.1923 @   0.7877 r
  io_cmd_o[5] (net)                             4      91.2908              0.0000     0.7877 r
  io_cmd_o[5] (out)                                               0.3054   -0.0272 @   0.7605 r
  data arrival time                                                                    0.7605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8605


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0619    0.2025     0.6027 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      13.4011              0.0000     0.6027 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6027 r
  fifo_0__mem_fifo/data_o[23] (net)                    13.4011              0.0000     0.6027 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6027 r
  fifo_lo[21] (net)                                    13.4011              0.0000     0.6027 r
  U1802/IN1 (MUX21X1)                                             0.0619   -0.0080 &   0.5947 r
  U1802/Q (MUX21X1)                                               0.2968    0.1907 @   0.7853 r
  io_cmd_o[23] (net)                            4      88.9177              0.0000     0.7853 r
  io_cmd_o[23] (out)                                              0.2968   -0.0245 @   0.7608 r
  data arrival time                                                                    0.7608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8608


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0442    0.2130     0.6131 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       8.6824              0.0000     0.6131 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6131 f
  fifo_0__mem_fifo/data_o[22] (net)                     8.6824              0.0000     0.6131 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6131 f
  fifo_lo[20] (net)                                     8.6824              0.0000     0.6131 f
  U1800/IN1 (MUX21X1)                                             0.0442   -0.0027 &   0.6104 f
  U1800/Q (MUX21X1)                                               0.2866    0.1964 @   0.8068 f
  io_cmd_o[22] (net)                            4      87.7046              0.0000     0.8068 f
  io_cmd_o[22] (out)                                              0.2866   -0.0452 @   0.7616 f
  data arrival time                                                                    0.7616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8616


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0658    0.2057     0.6576 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.8860              0.0000     0.6576 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6576 r
  fifo_1__mem_fifo/data_o[62] (net)                    14.8860              0.0000     0.6576 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6576 r
  fifo_lo[102] (net)                                   14.8860              0.0000     0.6576 r
  U1867/IN2 (AND2X1)                                              0.0658   -0.0052 &   0.6524 r
  U1867/Q (AND2X1)                                                0.1989    0.1362 @   0.7886 r
  io_cmd_o[62] (net)                            4      59.4395              0.0000     0.7886 r
  io_cmd_o[62] (out)                                              0.1989   -0.0264 @   0.7622 r
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0535    0.1978     0.5967 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      10.1835              0.0000     0.5967 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[6] (net)                     10.1835              0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5967 r
  fifo_lo[4] (net)                                     10.1835              0.0000     0.5967 r
  U1768/IN1 (MUX21X1)                                             0.0535   -0.0051 &   0.5916 r
  U1768/Q (MUX21X1)                                               0.2618    0.1756 @   0.7672 r
  io_cmd_o[6] (net)                             4      77.7822              0.0000     0.7672 r
  io_cmd_o[6] (out)                                               0.2618   -0.0046 @   0.7626 r
  data arrival time                                                                    0.7626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1975    0.0000     0.4509 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0519    0.1980     0.6490 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.5993              0.0000     0.6490 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.5993              0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6490 r
  fifo_lo[151] (net)                                    9.5993              0.0000     0.6490 r
  U1965/IN2 (AND2X1)                                              0.0519   -0.0010 &   0.6480 r
  U1965/Q (AND2X1)                                                0.2456    0.1527 @   0.8006 r
  io_cmd_o[111] (net)                           4      74.4548              0.0000     0.8006 r
  io_cmd_o[111] (out)                                             0.2456   -0.0376 @   0.7630 r
  data arrival time                                                                    0.7630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8630


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0415    0.2111     0.6114 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.4927              0.0000     0.6114 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[30] (net)                     7.4927              0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.6114 f
  fifo_lo[28] (net)                                     7.4927              0.0000     0.6114 f
  U1816/IN1 (MUX21X1)                                             0.0415   -0.0014 &   0.6099 f
  U1816/Q (MUX21X1)                                               0.2755    0.1903 @   0.8002 f
  io_cmd_o[30] (net)                            4      83.8503              0.0000     0.8002 f
  io_cmd_o[30] (out)                                              0.2755   -0.0370 @   0.7633 f
  data arrival time                                                                    0.7633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8633


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1767    0.0000     0.3950 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0506    0.1956     0.5907 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.0918              0.0000     0.5907 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.0918              0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5907 r
  fifo_lo[41] (net)                                     9.0918              0.0000     0.5907 r
  U1842/IN1 (MUX21X1)                                             0.0506   -0.0015 &   0.5891 r
  U1842/Q (MUX21X1)                                               0.3291    0.1991 @   0.7882 r
  io_cmd_o[43] (net)                            5      98.7954              0.0000     0.7882 r
  io_cmd_o[43] (out)                                              0.3291   -0.0245 @   0.7638 r
  data arrival time                                                                    0.7638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8638


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1845    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1056    0.2244     0.6248 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      29.7041              0.0000     0.6248 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6248 r
  fifo_0__mem_fifo/data_o[45] (net)                    29.7041              0.0000     0.6248 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6248 r
  fifo_lo[43] (net)                                    29.7041              0.0000     0.6248 r
  U1846/IN1 (MUX21X1)                                             0.1056   -0.0234 &   0.6014 r
  U1846/Q (MUX21X1)                                               0.2789    0.1943 @   0.7957 r
  io_cmd_o[45] (net)                            4      83.4227              0.0000     0.7957 r
  io_cmd_o[45] (out)                                              0.2789   -0.0318 @   0.7638 r
  data arrival time                                                                    0.7638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8638


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0634    0.2044     0.6561 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.9774              0.0000     0.6561 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[59] (net)                    13.9774              0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6561 r
  fifo_lo[99] (net)                                    13.9774              0.0000     0.6561 r
  U1861/IN2 (AND2X1)                                              0.0634   -0.0039 &   0.6522 r
  U1861/Q (AND2X1)                                                0.2340    0.1499 @   0.8021 r
  io_cmd_o[59] (net)                            4      70.8082              0.0000     0.8021 r
  io_cmd_o[59] (out)                                              0.2340   -0.0375 @   0.7646 r
  data arrival time                                                                    0.7646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8646


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0441    0.2140     0.6655 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       8.6516              0.0000     0.6655 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[120] (net)                    8.6516              0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6655 f
  fifo_lo[160] (net)                                    8.6516              0.0000     0.6655 f
  U1983/IN2 (AND2X1)                                              0.0441    0.0001 &   0.6656 f
  U1983/Q (AND2X1)                                                0.1576    0.1283 @   0.7939 f
  io_cmd_o[120] (net)                           4      45.2248              0.0000     0.7939 f
  io_cmd_o[120] (out)                                             0.1576   -0.0262 @   0.7677 f
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0399    0.2097     0.6088 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       6.7762              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[16] (net)                     6.7762              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[14] (net)                                     6.7762              0.0000     0.6088 f
  U1788/IN1 (MUX21X1)                                             0.0399    0.0000 &   0.6089 f
  U1788/Q (MUX21X1)                                               0.2673    0.1864 @   0.7953 f
  io_cmd_o[16] (net)                            4      81.1653              0.0000     0.7953 f
  io_cmd_o[16] (out)                                              0.2673   -0.0275 @   0.7678 f
  data arrival time                                                                    0.7678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8678


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0501    0.1971     0.6483 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.9161              0.0000     0.6483 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.9161              0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6483 r
  fifo_lo[153] (net)                                    8.9161              0.0000     0.6483 r
  U1969/IN2 (AND2X1)                                              0.0501   -0.0043 &   0.6441 r
  U1969/Q (AND2X1)                                                0.2451    0.1517 @   0.7958 r
  io_cmd_o[113] (net)                           4      73.6330              0.0000     0.7958 r
  io_cmd_o[113] (out)                                             0.2460   -0.0278 @   0.7680 r
  data arrival time                                                                    0.7680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8680


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0395    0.2094     0.6087 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       6.5993              0.0000     0.6087 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[8] (net)                      6.5993              0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6087 f
  fifo_lo[6] (net)                                      6.5993              0.0000     0.6087 f
  U1772/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.6088 f
  U1772/Q (MUX21X1)                                               0.2509    0.1804 @   0.7891 f
  io_cmd_o[8] (net)                             4      76.2061              0.0000     0.7891 f
  io_cmd_o[8] (out)                                               0.2509   -0.0199 @   0.7693 f
  data arrival time                                                                    0.7693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8693


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0406    0.2103     0.6105 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.0741              0.0000     0.6105 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6105 f
  fifo_0__mem_fifo/data_o[27] (net)                     7.0741              0.0000     0.6105 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6105 f
  fifo_lo[25] (net)                                     7.0741              0.0000     0.6105 f
  U1810/IN1 (MUX21X1)                                             0.0406    0.0001 &   0.6106 f
  U1810/Q (MUX21X1)                                               0.2938    0.1981 @   0.8087 f
  io_cmd_o[27] (net)                            5      89.8174              0.0000     0.8087 f
  io_cmd_o[27] (out)                                              0.2938   -0.0384 @   0.7702 f
  data arrival time                                                                    0.7702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8702


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1981    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0749    0.2104     0.6621 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.3232              0.0000     0.6621 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6621 r
  fifo_1__mem_fifo/data_o[60] (net)                    18.3232              0.0000     0.6621 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6621 r
  fifo_lo[100] (net)                                   18.3232              0.0000     0.6621 r
  U1863/IN2 (AND2X1)                                              0.0749   -0.0050 &   0.6571 r
  U1863/Q (AND2X1)                                                0.1768    0.1273 @   0.7844 r
  io_cmd_o[60] (net)                            4      51.6117              0.0000     0.7844 r
  io_cmd_o[60] (out)                                              0.1773   -0.0135 @   0.7709 r
  data arrival time                                                                    0.7709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8709


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0991    0.2214     0.6203 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.3874              0.0000     0.6203 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6203 r
  fifo_0__mem_fifo/data_o[15] (net)                    27.3874              0.0000     0.6203 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6203 r
  fifo_lo[13] (net)                                    27.3874              0.0000     0.6203 r
  U1786/IN1 (MUX21X1)                                             0.0991   -0.0189 &   0.6014 r
  U1786/Q (MUX21X1)                                               0.3443    0.2146 @   0.8160 r
  io_cmd_o[15] (net)                            4     103.3625              0.0000     0.8160 r
  io_cmd_o[15] (out)                                              0.3443   -0.0448 @   0.7712 r
  data arrival time                                                                    0.7712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0513    0.1977     0.6482 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.3729              0.0000     0.6482 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[121] (net)                    9.3729              0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6482 r
  fifo_lo[161] (net)                                    9.3729              0.0000     0.6482 r
  U1985/IN2 (AND2X1)                                              0.0513   -0.0009 &   0.6473 r
  U1985/Q (AND2X1)                                                0.2069    0.1368 @   0.7841 r
  io_cmd_o[121] (net)                           4      61.7495              0.0000     0.7841 r
  io_cmd_o[121] (out)                                             0.2069   -0.0118 @   0.7723 r
  data arrival time                                                                    0.7723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8723


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1837    0.0000     0.3988 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0581    0.2223     0.6212 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      14.8442              0.0000     0.6212 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6212 f
  fifo_0__mem_fifo/data_o[51] (net)                    14.8442              0.0000     0.6212 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6212 f
  fifo_lo[45] (net)                                    14.8442              0.0000     0.6212 f
  U1850/IN1 (MUX21X1)                                             0.0581   -0.0063 &   0.6148 f
  U1850/Q (MUX21X1)                                               0.2748    0.1936 @   0.8084 f
  io_cmd_o[51] (net)                            4      83.7881              0.0000     0.8084 f
  io_cmd_o[51] (out)                                              0.2748   -0.0358 @   0.7726 f
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0505    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.0585              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.0585              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[143] (net)                                    9.0585              0.0000     0.6487 r
  U1949/IN2 (AND2X1)                                              0.0505   -0.0007 &   0.6481 r
  U1949/Q (AND2X1)                                                0.2828    0.1654 @   0.8135 r
  io_cmd_o[103] (net)                           4      85.6186              0.0000     0.8135 r
  io_cmd_o[103] (out)                                             0.2828   -0.0405 @   0.7729 r
  data arrival time                                                                    0.7729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8729


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1981    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0603    0.2027     0.6545 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.7926              0.0000     0.6545 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6545 r
  fifo_1__mem_fifo/data_o[112] (net)                   12.7926              0.0000     0.6545 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6545 r
  fifo_lo[152] (net)                                   12.7926              0.0000     0.6545 r
  U1967/IN2 (AND2X1)                                              0.0603    0.0004 &   0.6549 r
  U1967/Q (AND2X1)                                                0.2250    0.1499 @   0.8048 r
  io_cmd_o[112] (net)                           4      68.6298              0.0000     0.8048 r
  io_cmd_o[112] (out)                                             0.2252   -0.0315 @   0.7733 r
  data arrival time                                                                    0.7733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8733


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0701    0.2080     0.6593 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.5337              0.0000     0.6593 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6593 r
  fifo_1__mem_fifo/data_o[97] (net)                    16.5337              0.0000     0.6593 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6593 r
  fifo_lo[137] (net)                                   16.5337              0.0000     0.6593 r
  U1937/IN2 (AND2X1)                                              0.0701   -0.0005 &   0.6588 r
  U1937/Q (AND2X1)                                                0.1535    0.1181 @   0.7768 r
  io_cmd_o[97] (net)                            4      43.9233              0.0000     0.7768 r
  io_cmd_o[97] (out)                                              0.1538   -0.0034 @   0.7734 r
  data arrival time                                                                    0.7734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0451    0.2146     0.6661 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.0723              0.0000     0.6661 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6661 f
  fifo_1__mem_fifo/data_o[110] (net)                    9.0723              0.0000     0.6661 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6661 f
  fifo_lo[150] (net)                                    9.0723              0.0000     0.6661 f
  U1963/IN2 (AND2X1)                                              0.0451   -0.0020 &   0.6640 f
  U1963/Q (AND2X1)                                                0.2448    0.1723 @   0.8363 f
  io_cmd_o[110] (net)                           4      72.7853              0.0000     0.8363 f
  io_cmd_o[110] (out)                                             0.2448   -0.0623 @   0.7740 f
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0387    0.2088     0.6081 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.2893              0.0000     0.6081 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6081 f
  fifo_0__mem_fifo/data_o[4] (net)                      6.2893              0.0000     0.6081 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6081 f
  fifo_lo[2] (net)                                      6.2893              0.0000     0.6081 f
  U1764/IN1 (MUX21X1)                                             0.0387    0.0000 &   0.6082 f
  U1764/Q (MUX21X1)                                               0.2637    0.1860 @   0.7942 f
  io_cmd_o[4] (net)                             4      80.4395              0.0000     0.7942 f
  io_cmd_o[4] (out)                                               0.2637   -0.0201 @   0.7740 f
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0640    0.2048     0.6566 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.1923              0.0000     0.6566 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6566 r
  fifo_1__mem_fifo/data_o[82] (net)                    14.1923              0.0000     0.6566 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6566 r
  fifo_lo[122] (net)                                   14.1923              0.0000     0.6566 r
  U1907/IN2 (AND2X1)                                              0.0640   -0.0009 &   0.6557 r
  U1907/Q (AND2X1)                                                0.2241    0.1506 @   0.8064 r
  io_cmd_o[82] (net)                            4      68.6664              0.0000     0.8064 r
  io_cmd_o[82] (out)                                              0.2242   -0.0318 @   0.7746 r
  data arrival time                                                                    0.7746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8746


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0498    0.1969     0.6480 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.8133              0.0000     0.6480 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[100] (net)                    8.8133              0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6480 r
  fifo_lo[140] (net)                                    8.8133              0.0000     0.6480 r
  U1943/IN2 (AND2X1)                                              0.0498   -0.0005 &   0.6475 r
  U1943/Q (AND2X1)                                                0.2059    0.1364 @   0.7839 r
  io_cmd_o[100] (net)                           4      61.5029              0.0000     0.7839 r
  io_cmd_o[100] (out)                                             0.2059   -0.0093 @   0.7747 r
  data arrival time                                                                    0.7747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0723    0.2090     0.6597 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.3302              0.0000     0.6597 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6597 r
  fifo_1__mem_fifo/data_o[92] (net)                    17.3302              0.0000     0.6597 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6597 r
  fifo_lo[132] (net)                                   17.3302              0.0000     0.6597 r
  U1927/IN2 (AND2X1)                                              0.0723   -0.0111 &   0.6486 r
  U1927/Q (AND2X1)                                                0.2578    0.1588 @   0.8074 r
  io_cmd_o[92] (net)                            4      77.6559              0.0000     0.8074 r
  io_cmd_o[92] (out)                                              0.2578   -0.0321 @   0.7752 r
  data arrival time                                                                    0.7752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8752


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0631    0.2042     0.6563 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.8486              0.0000     0.6563 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[95] (net)                    13.8486              0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6563 r
  fifo_lo[135] (net)                                   13.8486              0.0000     0.6563 r
  U1933/IN2 (AND2X1)                                              0.0631   -0.0034 &   0.6529 r
  U1933/Q (AND2X1)                                                0.2361    0.1516 @   0.8044 r
  io_cmd_o[95] (net)                            4      71.4160              0.0000     0.8044 r
  io_cmd_o[95] (out)                                              0.2366   -0.0291 @   0.7753 r
  data arrival time                                                                    0.7753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8753


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0742    0.2090     0.6090 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      18.0811              0.0000     0.6090 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6090 r
  fifo_0__mem_fifo/data_o[10] (net)                    18.0811              0.0000     0.6090 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6090 r
  fifo_lo[8] (net)                                     18.0811              0.0000     0.6090 r
  U1776/IN1 (MUX21X1)                                             0.0742   -0.0093 &   0.5997 r
  U1776/Q (MUX21X1)                                               0.2725    0.1846 @   0.7843 r
  io_cmd_o[10] (net)                            4      81.3041              0.0000     0.7843 r
  io_cmd_o[10] (out)                                              0.2725   -0.0088 @   0.7755 r
  data arrival time                                                                    0.7755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8755


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0563    0.2005     0.6510 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.2803              0.0000     0.6510 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[93] (net)                    11.2803              0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6510 r
  fifo_lo[133] (net)                                   11.2803              0.0000     0.6510 r
  U1929/IN2 (AND2X1)                                              0.0563   -0.0047 &   0.6463 r
  U1929/Q (AND2X1)                                                0.2238    0.1457 @   0.7920 r
  io_cmd_o[93] (net)                            4      67.7989              0.0000     0.7920 r
  io_cmd_o[93] (out)                                              0.2238   -0.0161 @   0.7759 r
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0615    0.2256     0.6769 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.3614              0.0000     0.6769 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6769 f
  fifo_1__mem_fifo/data_o[99] (net)                    16.3614              0.0000     0.6769 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6769 f
  fifo_lo[139] (net)                                   16.3614              0.0000     0.6769 f
  U1941/IN2 (AND2X1)                                              0.0615   -0.0013 &   0.6757 f
  U1941/Q (AND2X1)                                                0.1583    0.1317 @   0.8074 f
  io_cmd_o[99] (net)                            4      44.9867              0.0000     0.8074 f
  io_cmd_o[99] (out)                                              0.1583   -0.0309 @   0.7765 f
  data arrival time                                                                    0.7765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8765


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0764    0.2101     0.6103 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.9065              0.0000     0.6103 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 r
  fifo_0__mem_fifo/data_o[38] (net)                    18.9065              0.0000     0.6103 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 r
  fifo_lo[36] (net)                                    18.9065              0.0000     0.6103 r
  U1832/IN1 (MUX21X1)                                             0.0764   -0.0148 &   0.5955 r
  U1832/Q (MUX21X1)                                               0.3746    0.2202 @   0.8157 r
  io_cmd_o[38] (net)                            5     112.7616              0.0000     0.8157 r
  io_cmd_o[38] (out)                                              0.3746   -0.0389 @   0.7768 r
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0665    0.2050     0.6040 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      15.1401              0.0000     0.6040 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6040 r
  fifo_0__mem_fifo/data_o[26] (net)                    15.1401              0.0000     0.6040 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6040 r
  fifo_lo[24] (net)                                    15.1401              0.0000     0.6040 r
  U1808/IN1 (MUX21X1)                                             0.0665   -0.0115 &   0.5925 r
  U1808/Q (MUX21X1)                                               0.3030    0.1938 @   0.7863 r
  io_cmd_o[26] (net)                            5      90.8426              0.0000     0.7863 r
  io_cmd_o[26] (out)                                              0.3030   -0.0095 @   0.7768 r
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0662    0.2048     0.6051 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      15.0355              0.0000     0.6051 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6051 r
  fifo_0__mem_fifo/data_o[19] (net)                    15.0355              0.0000     0.6051 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6051 r
  fifo_lo[17] (net)                                    15.0355              0.0000     0.6051 r
  U1794/IN1 (MUX21X1)                                             0.0662   -0.0092 &   0.5959 r
  U1794/Q (MUX21X1)                                               0.2870    0.1880 @   0.7839 r
  io_cmd_o[19] (net)                            4      85.8432              0.0000     0.7839 r
  io_cmd_o[19] (out)                                              0.2870   -0.0070 @   0.7769 r
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1845    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0816    0.2127     0.6125 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      20.8470              0.0000     0.6125 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6125 r
  fifo_0__mem_fifo/data_o[7] (net)                     20.8470              0.0000     0.6125 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6125 r
  fifo_lo[5] (net)                                     20.8470              0.0000     0.6125 r
  U1770/IN1 (MUX21X1)                                             0.0816   -0.0107 &   0.6018 r
  U1770/Q (MUX21X1)                                               0.3005    0.1964 @   0.7983 r
  io_cmd_o[7] (net)                             4      90.0458              0.0000     0.7983 r
  io_cmd_o[7] (out)                                               0.3005   -0.0209 @   0.7773 r
  data arrival time                                                                    0.7773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8773


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0565    0.2224     0.6742 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.1339              0.0000     0.6742 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6742 f
  fifo_1__mem_fifo/data_o[65] (net)                    14.1339              0.0000     0.6742 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6742 f
  fifo_lo[105] (net)                                   14.1339              0.0000     0.6742 f
  U1873/IN2 (AND2X1)                                              0.0565   -0.0003 &   0.6739 f
  U1873/Q (AND2X1)                                                0.2149    0.1562 @   0.8301 f
  io_cmd_o[65] (net)                            4      62.8930              0.0000     0.8301 f
  io_cmd_o[65] (out)                                              0.2149   -0.0523 @   0.7778 f
  data arrival time                                                                    0.7778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8778


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1767    0.0000     0.3949 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0460    0.2135     0.6085 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       9.4645              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[40] (net)                     9.4645              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6085 f
  fifo_lo[38] (net)                                     9.4645              0.0000     0.6085 f
  U1836/IN1 (MUX21X1)                                             0.0460   -0.0038 &   0.6046 f
  U1836/Q (MUX21X1)                                               0.2810    0.1935 @   0.7981 f
  io_cmd_o[40] (net)                            5      85.6169              0.0000     0.7981 f
  io_cmd_o[40] (out)                                              0.2810   -0.0198 @   0.7783 f
  data arrival time                                                                    0.7783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8783


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0526    0.2198     0.6713 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      12.4133              0.0000     0.6713 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[73] (net)                    12.4133              0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6713 f
  fifo_lo[113] (net)                                   12.4133              0.0000     0.6713 f
  U1889/IN2 (AND2X1)                                              0.0526   -0.0049 &   0.6664 f
  U1889/Q (AND2X1)                                                0.2403    0.1711 @   0.8374 f
  io_cmd_o[73] (net)                            4      71.0207              0.0000     0.8374 f
  io_cmd_o[73] (out)                                              0.2403   -0.0587 @   0.7787 f
  data arrival time                                                                    0.7787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1982    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0609    0.2031     0.6549 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.0321              0.0000     0.6549 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.0321              0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6549 r
  fifo_lo[128] (net)                                   13.0321              0.0000     0.6549 r
  U1919/IN2 (AND2X1)                                              0.0609    0.0004 &   0.6553 r
  U1919/Q (AND2X1)                                                0.2262    0.1514 @   0.8067 r
  io_cmd_o[88] (net)                            4      69.5042              0.0000     0.8067 r
  io_cmd_o[88] (out)                                              0.2263   -0.0277 @   0.7790 r
  data arrival time                                                                    0.7790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8790


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1731    0.2518 @   0.6549 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.2790              0.0000     0.6549 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[9] (net)                     51.2790              0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6549 r
  fifo_lo[56] (net)                                    51.2790              0.0000     0.6549 r
  U1774/IN2 (MUX21X1)                                             0.1734   -0.0399 @   0.6150 r
  U1774/Q (MUX21X1)                                               0.2776    0.2092 @   0.8241 r
  io_cmd_o[9] (net)                             4      83.0916              0.0000     0.8241 r
  io_cmd_o[9] (out)                                               0.2776   -0.0445 @   0.7796 r
  data arrival time                                                                    0.7796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8796


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0667    0.2052     0.6052 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      15.2495              0.0000     0.6052 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6052 r
  fifo_0__mem_fifo/data_o[33] (net)                    15.2495              0.0000     0.6052 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6052 r
  fifo_lo[31] (net)                                    15.2495              0.0000     0.6052 r
  U1822/IN1 (MUX21X1)                                             0.0667   -0.0112 &   0.5940 r
  U1822/Q (MUX21X1)                                               0.3273    0.2022 @   0.7962 r
  io_cmd_o[33] (net)                            4      98.2668              0.0000     0.7962 r
  io_cmd_o[33] (out)                                              0.3273   -0.0155 @   0.7807 r
  data arrival time                                                                    0.7807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8807


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0505    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       9.0491              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[114] (net)                    9.0491              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[154] (net)                                    9.0491              0.0000     0.6487 r
  U1971/IN2 (AND2X1)                                              0.0505    0.0001 &   0.6488 r
  U1971/Q (AND2X1)                                                0.2259    0.1443 @   0.7931 r
  io_cmd_o[114] (net)                           4      67.9137              0.0000     0.7931 r
  io_cmd_o[114] (out)                                             0.2259   -0.0124 @   0.7807 r
  data arrival time                                                                    0.7807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8807


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1838    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0395    0.1893     0.5899 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.9948              0.0000     0.5899 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5899 r
  fifo_0__mem_fifo/data_o[1] (net)                      4.9948              0.0000     0.5899 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5899 r
  fifo_lo[0] (net)                                      4.9948              0.0000     0.5899 r
  U1760/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5899 r
  U1760/Q (MUX21X1)                                               0.3972    0.2203 @   0.8103 r
  io_cmd_o[1] (net)                             4     119.8756              0.0000     0.8103 r
  io_cmd_o[1] (out)                                               0.3972   -0.0287 @   0.7815 r
  data arrival time                                                                    0.7815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8815


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0988    0.2212     0.6202 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      27.2973              0.0000     0.6202 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6202 r
  fifo_0__mem_fifo/data_o[52] (net)                    27.2973              0.0000     0.6202 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6202 r
  fifo_lo[46] (net)                                    27.2973              0.0000     0.6202 r
  U1852/IN1 (MUX21X1)                                             0.0988   -0.0194 &   0.6008 r
  U1852/Q (MUX21X1)                                               0.2858    0.1947 @   0.7955 r
  io_cmd_o[52] (net)                            4      85.3297              0.0000     0.7955 r
  io_cmd_o[52] (out)                                              0.2858   -0.0129 @   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4520     0.4520
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1983    0.0000     0.4520 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0592    0.2242     0.6762 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.3144              0.0000     0.6762 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6762 f
  fifo_1__mem_fifo/data_o[74] (net)                    15.3144              0.0000     0.6762 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6762 f
  fifo_lo[114] (net)                                   15.3144              0.0000     0.6762 f
  U1891/IN2 (AND2X1)                                              0.0592   -0.0021 &   0.6741 f
  U1891/Q (AND2X1)                                                0.1859    0.1451 @   0.8192 f
  io_cmd_o[74] (net)                            4      53.7721              0.0000     0.8192 f
  io_cmd_o[74] (out)                                              0.1859   -0.0364 @   0.7828 f
  data arrival time                                                                    0.7828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8828


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0770    0.2103     0.6093 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      19.1396              0.0000     0.6093 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6093 r
  fifo_0__mem_fifo/data_o[46] (net)                    19.1396              0.0000     0.6093 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6093 r
  fifo_lo[44] (net)                                    19.1396              0.0000     0.6093 r
  U1848/IN1 (MUX21X1)                                             0.0770   -0.0117 &   0.5976 r
  U1848/Q (MUX21X1)                                               0.2788    0.1876 @   0.7852 r
  io_cmd_o[46] (net)                            4      83.2773              0.0000     0.7852 r
  io_cmd_o[46] (out)                                              0.2788   -0.0024 @   0.7828 r
  data arrival time                                                                    0.7828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8828


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0989    0.2217     0.6672 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      27.3180              0.0000     0.6672 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6672 r
  fifo_1__mem_fifo/data_o[109] (net)                   27.3180              0.0000     0.6672 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6672 r
  fifo_lo[149] (net)                                   27.3180              0.0000     0.6672 r
  U1961/IN2 (AND2X1)                                              0.0989   -0.0087 &   0.6585 r
  U1961/Q (AND2X1)                                                0.2150    0.1461 @   0.8046 r
  io_cmd_o[109] (net)                           4      64.2042              0.0000     0.8046 r
  io_cmd_o[109] (out)                                             0.2150   -0.0214 @   0.7833 r
  data arrival time                                                                    0.7833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8833


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0962    0.2205     0.6659 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.3742              0.0000     0.6659 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[118] (net)                   26.3742              0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 r
  fifo_lo[158] (net)                                   26.3742              0.0000     0.6659 r
  U1979/IN2 (AND2X1)                                              0.0962   -0.0021 &   0.6638 r
  U1979/Q (AND2X1)                                                0.2493    0.1608 @   0.8246 r
  io_cmd_o[118] (net)                           4      75.4256              0.0000     0.8246 r
  io_cmd_o[118] (out)                                             0.2497   -0.0410 @   0.7836 r
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0566    0.2006     0.6520 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.3986              0.0000     0.6520 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.3986              0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6520 r
  fifo_lo[126] (net)                                   11.3986              0.0000     0.6520 r
  U1915/IN2 (AND2X1)                                              0.0566   -0.0023 &   0.6497 r
  U1915/Q (AND2X1)                                                0.2195    0.1439 @   0.7936 r
  io_cmd_o[86] (net)                            4      66.3555              0.0000     0.7936 r
  io_cmd_o[86] (out)                                              0.2195   -0.0098 @   0.7838 r
  data arrival time                                                                    0.7838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8838


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0834    0.2136     0.6137 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.5589              0.0000     0.6137 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6137 r
  fifo_0__mem_fifo/data_o[18] (net)                    21.5589              0.0000     0.6137 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6137 r
  fifo_lo[16] (net)                                    21.5589              0.0000     0.6137 r
  U1792/IN1 (MUX21X1)                                             0.0834   -0.0155 &   0.5981 r
  U1792/Q (MUX21X1)                                               0.2998    0.1963 @   0.7944 r
  io_cmd_o[18] (net)                            4      89.7154              0.0000     0.7944 r
  io_cmd_o[18] (out)                                              0.2998   -0.0101 @   0.7843 r
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8843


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1837    0.0000     0.3978 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0514    0.2178     0.6156 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      11.8824              0.0000     0.6156 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6156 f
  fifo_0__mem_fifo/data_o[5] (net)                     11.8824              0.0000     0.6156 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6156 f
  fifo_lo[3] (net)                                     11.8824              0.0000     0.6156 f
  U1766/IN1 (MUX21X1)                                             0.0514   -0.0034 &   0.6122 f
  U1766/Q (MUX21X1)                                               0.2967    0.2006 @   0.8128 f
  io_cmd_o[5] (net)                             4      90.5450              0.0000     0.8128 f
  io_cmd_o[5] (out)                                               0.2967   -0.0283 @   0.7846 f
  data arrival time                                                                    0.7846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8846


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0534    0.2192     0.6194 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.7753              0.0000     0.6194 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[23] (net)                    12.7753              0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6194 f
  fifo_lo[21] (net)                                    12.7753              0.0000     0.6194 f
  U1802/IN1 (MUX21X1)                                             0.0534   -0.0076 &   0.6118 f
  U1802/Q (MUX21X1)                                               0.2882    0.1985 @   0.8104 f
  io_cmd_o[23] (net)                            4      88.1720              0.0000     0.8104 f
  io_cmd_o[23] (out)                                              0.2882   -0.0254 @   0.7849 f
  data arrival time                                                                    0.7849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8849


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1979    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0497    0.2178     0.6694 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      11.1152              0.0000     0.6694 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6694 f
  fifo_1__mem_fifo/data_o[83] (net)                    11.1152              0.0000     0.6694 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6694 f
  fifo_lo[123] (net)                                   11.1152              0.0000     0.6694 f
  U1909/IN2 (AND2X1)                                              0.0497   -0.0005 &   0.6689 f
  U1909/Q (AND2X1)                                                0.2223    0.1582 @   0.8272 f
  io_cmd_o[83] (net)                            4      65.2283              0.0000     0.8272 f
  io_cmd_o[83] (out)                                              0.2223   -0.0421 @   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8850


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0481    0.2168     0.6680 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.4202              0.0000     0.6680 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.4202              0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6680 f
  fifo_lo[127] (net)                                   10.4202              0.0000     0.6680 f
  U1917/IN2 (AND2X1)                                              0.0481   -0.0005 &   0.6675 f
  U1917/Q (AND2X1)                                                0.2201    0.1572 @   0.8247 f
  io_cmd_o[87] (net)                            4      64.6549              0.0000     0.8247 f
  io_cmd_o[87] (out)                                              0.2201   -0.0395 @   0.7852 f
  data arrival time                                                                    0.7852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8852


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0462    0.2142     0.6132 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       9.5577              0.0000     0.6132 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6132 f
  fifo_0__mem_fifo/data_o[6] (net)                      9.5577              0.0000     0.6132 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6132 f
  fifo_lo[4] (net)                                      9.5577              0.0000     0.6132 f
  U1768/IN1 (MUX21X1)                                             0.0462   -0.0048 &   0.6084 f
  U1768/Q (MUX21X1)                                               0.2544    0.1822 @   0.7906 f
  io_cmd_o[6] (net)                             4      77.0365              0.0000     0.7906 f
  io_cmd_o[6] (out)                                               0.2544   -0.0052 @   0.7854 f
  data arrival time                                                                    0.7854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8854


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1812    0.2556 @   0.6587 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      54.1419              0.0000     0.6587 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6587 r
  fifo_1__mem_fifo/data_o[22] (net)                    54.1419              0.0000     0.6587 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6587 r
  fifo_lo[69] (net)                                    54.1419              0.0000     0.6587 r
  U1800/IN2 (MUX21X1)                                             0.1815   -0.0450 @   0.6136 r
  U1800/Q (MUX21X1)                                               0.2949    0.2166 @   0.8303 r
  io_cmd_o[22] (net)                            4      88.4503              0.0000     0.8303 r
  io_cmd_o[22] (out)                                              0.2949   -0.0449 @   0.7854 r
  data arrival time                                                                    0.7854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8854


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1845    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0905    0.2420     0.6423 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      29.0783              0.0000     0.6423 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6423 f
  fifo_0__mem_fifo/data_o[45] (net)                    29.0783              0.0000     0.6423 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6423 f
  fifo_lo[43] (net)                                    29.0783              0.0000     0.6423 f
  U1846/IN1 (MUX21X1)                                             0.0905   -0.0214 &   0.6210 f
  U1846/Q (MUX21X1)                                               0.2712    0.1981 @   0.8190 f
  io_cmd_o[45] (net)                            4      82.6769              0.0000     0.8190 f
  io_cmd_o[45] (out)                                              0.2712   -0.0327 @   0.7863 f
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1981    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0574    0.2011     0.6526 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.7045              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.7045              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6526 r
  fifo_lo[142] (net)                                   11.7045              0.0000     0.6526 r
  U1947/IN2 (AND2X2)                                              0.0574   -0.0036 &   0.6490 r
  U1947/Q (AND2X2)                                                0.2083    0.1392 @   0.7882 r
  io_cmd_o[102] (net)                           4     112.5725              0.0000     0.7882 r
  io_cmd_o[102] (out)                                             0.2083   -0.0017 @   0.7865 r
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8865


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.1027    0.2236 @   0.6691 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      29.0461              0.0000     0.6691 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6691 r
  fifo_1__mem_fifo/data_o[116] (net)                   29.0461              0.0000     0.6691 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6691 r
  fifo_lo[156] (net)                                   29.0461              0.0000     0.6691 r
  U1975/IN2 (AND2X1)                                              0.1028   -0.0081 @   0.6610 r
  U1975/Q (AND2X1)                                                0.2130    0.1460 @   0.8070 r
  io_cmd_o[116] (net)                           4      63.6429              0.0000     0.8070 r
  io_cmd_o[116] (out)                                             0.2130   -0.0203 @   0.7866 r
  data arrival time                                                                    0.7866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8866


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0979    0.2212     0.6668 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      26.9523              0.0000     0.6668 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6668 r
  fifo_1__mem_fifo/data_o[119] (net)                   26.9523              0.0000     0.6668 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6668 r
  fifo_lo[159] (net)                                   26.9523              0.0000     0.6668 r
  U1981/IN2 (AND2X1)                                              0.0979   -0.0116 &   0.6551 r
  U1981/Q (AND2X1)                                                0.2349    0.1531 @   0.8083 r
  io_cmd_o[119] (net)                           4      70.3810              0.0000     0.8083 r
  io_cmd_o[119] (out)                                             0.2349   -0.0215 @   0.7868 r
  data arrival time                                                                    0.7868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8868


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0621    0.2038     0.6556 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      13.4909              0.0000     0.6556 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[70] (net)                    13.4909              0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6556 r
  fifo_lo[110] (net)                                   13.4909              0.0000     0.6556 r
  U1883/IN2 (AND2X1)                                              0.0621   -0.0070 &   0.6486 r
  U1883/Q (AND2X1)                                                0.2382    0.1545 @   0.8032 r
  io_cmd_o[70] (net)                            4      72.3476              0.0000     0.8032 r
  io_cmd_o[70] (out)                                              0.2385   -0.0154 @   0.7877 r
  data arrival time                                                                    0.7877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8877


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0678    0.2068     0.6589 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.6441              0.0000     0.6589 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6589 r
  fifo_1__mem_fifo/data_o[77] (net)                    15.6441              0.0000     0.6589 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6589 r
  fifo_lo[117] (net)                                   15.6441              0.0000     0.6589 r
  U1897/IN2 (AND2X1)                                              0.0678   -0.0029 &   0.6559 r
  U1897/Q (AND2X1)                                                0.2023    0.1410 @   0.7969 r
  io_cmd_o[77] (net)                            4      61.0920              0.0000     0.7969 r
  io_cmd_o[77] (out)                                              0.2025   -0.0092 @   0.7878 r
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0487    0.2171     0.6687 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.6889              0.0000     0.6687 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.6889              0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6687 f
  fifo_lo[118] (net)                                   10.6889              0.0000     0.6687 f
  U1899/IN2 (AND2X1)                                              0.0487   -0.0024 &   0.6664 f
  U1899/Q (AND2X1)                                                0.2390    0.1655 @   0.8319 f
  io_cmd_o[78] (net)                            4      70.3212              0.0000     0.8319 f
  io_cmd_o[78] (out)                                              0.2390   -0.0441 @   0.7878 f
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1767    0.0000     0.3950 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0437    0.2120     0.6070 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.4660              0.0000     0.6070 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6070 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.4660              0.0000     0.6070 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6070 f
  fifo_lo[41] (net)                                     8.4660              0.0000     0.6070 f
  U1842/IN1 (MUX21X1)                                             0.0437   -0.0014 &   0.6056 f
  U1842/Q (MUX21X1)                                               0.3179    0.2083 @   0.8140 f
  io_cmd_o[43] (net)                            5      97.4472              0.0000     0.8140 f
  io_cmd_o[43] (out)                                              0.3179   -0.0252 @   0.7887 f
  data arrival time                                                                    0.7887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8887


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0881    0.2160     0.6163 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      23.3333              0.0000     0.6163 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6163 r
  fifo_0__mem_fifo/data_o[29] (net)                    23.3333              0.0000     0.6163 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6163 r
  fifo_lo[27] (net)                                    23.3333              0.0000     0.6163 r
  U1814/IN1 (MUX21X1)                                             0.0881   -0.0146 &   0.6016 r
  U1814/Q (MUX21X1)                                               0.2866    0.1924 @   0.7940 r
  io_cmd_o[29] (net)                            4      85.5175              0.0000     0.7940 r
  io_cmd_o[29] (out)                                              0.2866   -0.0047 @   0.7893 r
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8893


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0457    0.1934     0.5936 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       7.2271              0.0000     0.5936 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[39] (net)                     7.2271              0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5936 r
  fifo_lo[37] (net)                                     7.2271              0.0000     0.5936 r
  U1834/IN1 (MUX21X1)                                             0.0457    0.0001 &   0.5937 r
  U1834/Q (MUX21X1)                                               0.4617    0.2416 @   0.8353 r
  io_cmd_o[39] (net)                            5     138.8558              0.0000     0.8353 r
  io_cmd_o[39] (out)                                              0.4617   -0.0451 @   0.7901 r
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8901


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1845    0.0000     0.3995 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0954    0.2197     0.6192 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      26.0589              0.0000     0.6192 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6192 r
  fifo_0__mem_fifo/data_o[34] (net)                    26.0589              0.0000     0.6192 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6192 r
  fifo_lo[32] (net)                                    26.0589              0.0000     0.6192 r
  U1824/IN1 (MUX21X1)                                             0.0954   -0.0155 &   0.6037 r
  U1824/Q (MUX21X1)                                               0.2778    0.1906 @   0.7943 r
  io_cmd_o[34] (net)                            4      82.6949              0.0000     0.7943 r
  io_cmd_o[34] (out)                                              0.2778   -0.0037 @   0.7907 r
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8907


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0504    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       9.0466              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[107] (net)                    9.0466              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[147] (net)                                    9.0466              0.0000     0.6487 r
  U1957/IN2 (AND2X1)                                              0.0504    0.0001 &   0.6488 r
  U1957/Q (AND2X1)                                                0.2506    0.1544 @   0.8032 r
  io_cmd_o[107] (net)                           4      75.5280              0.0000     0.8032 r
  io_cmd_o[107] (out)                                             0.2514   -0.0123 @   0.7909 r
  data arrival time                                                                    0.7909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0492    0.1965     0.6480 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.5833              0.0000     0.6480 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.5833              0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6480 r
  fifo_lo[145] (net)                                    8.5833              0.0000     0.6480 r
  U1953/IN2 (AND2X1)                                              0.0492    0.0001 &   0.6481 r
  U1953/Q (AND2X1)                                                0.2481    0.1546 @   0.8027 r
  io_cmd_o[105] (net)                           4      75.7133              0.0000     0.8027 r
  io_cmd_o[105] (out)                                             0.2481   -0.0116 @   0.7911 r
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8911


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0575    0.2231     0.6749 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.5683              0.0000     0.6749 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[62] (net)                    14.5683              0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6749 f
  fifo_lo[102] (net)                                   14.5683              0.0000     0.6749 f
  U1867/IN2 (AND2X1)                                              0.0575   -0.0046 &   0.6703 f
  U1867/Q (AND2X1)                                                0.2009    0.1504 @   0.8206 f
  io_cmd_o[62] (net)                            4      58.6938              0.0000     0.8206 f
  io_cmd_o[62] (out)                                              0.2009   -0.0288 @   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8918


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1980    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0514    0.1978     0.6495 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.3998              0.0000     0.6495 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6495 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.3998              0.0000     0.6495 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6495 r
  fifo_lo[125] (net)                                    9.3998              0.0000     0.6495 r
  U1913/IN2 (AND2X1)                                              0.0514   -0.0036 &   0.6459 r
  U1913/Q (AND2X1)                                                0.2426    0.1503 @   0.7962 r
  io_cmd_o[85] (net)                            4      72.6670              0.0000     0.7962 r
  io_cmd_o[85] (out)                                              0.2437   -0.0030 @   0.7932 r
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8932


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1975    0.0000     0.4509 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0455    0.2150     0.6659 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.2816              0.0000     0.6659 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 f
  fifo_1__mem_fifo/data_o[111] (net)                    9.2816              0.0000     0.6659 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 f
  fifo_lo[151] (net)                                    9.2816              0.0000     0.6659 f
  U1965/IN2 (AND2X1)                                              0.0455   -0.0009 &   0.6650 f
  U1965/Q (AND2X1)                                                0.2500    0.1699 @   0.8349 f
  io_cmd_o[111] (net)                           4      73.7091              0.0000     0.8349 f
  io_cmd_o[111] (out)                                             0.2500   -0.0416 @   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0554    0.2217     0.6733 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.6597              0.0000     0.6733 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6733 f
  fifo_1__mem_fifo/data_o[59] (net)                    13.6597              0.0000     0.6733 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6733 f
  fifo_lo[99] (net)                                    13.6597              0.0000     0.6733 f
  U1861/IN2 (AND2X1)                                              0.0554   -0.0033 &   0.6700 f
  U1861/Q (AND2X1)                                                0.2377    0.1670 @   0.8370 f
  io_cmd_o[59] (net)                            4      70.0625              0.0000     0.8370 f
  io_cmd_o[59] (out)                                              0.2377   -0.0432 @   0.7938 f
  data arrival time                                                                    0.7938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8938


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0698    0.2078     0.6600 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.4142              0.0000     0.6600 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[84] (net)                    16.4142              0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6600 r
  fifo_lo[124] (net)                                   16.4142              0.0000     0.6600 r
  U1911/IN2 (AND2X1)                                              0.0698   -0.0129 &   0.6471 r
  U1911/Q (AND2X1)                                                0.2074    0.1439 @   0.7909 r
  io_cmd_o[84] (net)                            4      62.9833              0.0000     0.7909 r
  io_cmd_o[84] (out)                                              0.2075    0.0031 @   0.7940 r
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8940


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1981    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0580    0.2015     0.6528 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.9214              0.0000     0.6528 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6528 r
  fifo_1__mem_fifo/data_o[66] (net)                    11.9214              0.0000     0.6528 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6528 r
  fifo_lo[106] (net)                                   11.9214              0.0000     0.6528 r
  U1875/IN2 (AND2X1)                                              0.0580    0.0003 &   0.6531 r
  U1875/Q (AND2X1)                                                0.2788    0.1655 @   0.8185 r
  io_cmd_o[66] (net)                            4      84.6118              0.0000     0.8185 r
  io_cmd_o[66] (out)                                              0.2788   -0.0244 @   0.7941 r
  data arrival time                                                                    0.7941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8941


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0593    0.2021     0.6538 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.4159              0.0000     0.6538 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6538 r
  fifo_1__mem_fifo/data_o[79] (net)                    12.4159              0.0000     0.6538 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6538 r
  fifo_lo[119] (net)                                   12.4159              0.0000     0.6538 r
  U1901/IN2 (AND2X2)                                              0.0593    0.0003 &   0.6542 r
  U1901/Q (AND2X2)                                                0.2157    0.1428 @   0.7969 r
  io_cmd_o[79] (net)                            4     117.8485              0.0000     0.7969 r
  io_cmd_o[79] (out)                                              0.2157   -0.0023 @   0.7946 r
  data arrival time                                                                    0.7946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8946


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0645    0.2050     0.6572 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.4145              0.0000     0.6572 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[75] (net)                    14.4145              0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6572 r
  fifo_lo[115] (net)                                   14.4145              0.0000     0.6572 r
  U1893/IN2 (AND2X1)                                              0.0645   -0.0088 &   0.6485 r
  U1893/Q (AND2X1)                                                0.2091    0.1444 @   0.7928 r
  io_cmd_o[75] (net)                            4      63.7645              0.0000     0.7928 r
  io_cmd_o[75] (out)                                              0.2099    0.0024 @   0.7952 r
  data arrival time                                                                    0.7952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8952


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0949    0.2198     0.6654 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      25.8870              0.0000     0.6654 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6654 r
  fifo_1__mem_fifo/data_o[108] (net)                   25.8870              0.0000     0.6654 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6654 r
  fifo_lo[148] (net)                                   25.8870              0.0000     0.6654 r
  U1959/IN2 (AND2X1)                                              0.0949   -0.0143 &   0.6511 r
  U1959/Q (AND2X1)                                                0.2722    0.1671 @   0.8182 r
  io_cmd_o[108] (net)                           4      82.1311              0.0000     0.8182 r
  io_cmd_o[108] (out)                                             0.2722   -0.0230 @   0.7952 r
  data arrival time                                                                    0.7952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8952


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0602    0.2026     0.6539 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.7722              0.0000     0.6539 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[72] (net)                    12.7722              0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6539 r
  fifo_lo[112] (net)                                   12.7722              0.0000     0.6539 r
  U1887/IN2 (AND2X2)                                              0.0602   -0.0049 &   0.6491 r
  U1887/Q (AND2X2)                                                0.1938    0.1357 @   0.7847 r
  io_cmd_o[72] (net)                            4     104.3956              0.0000     0.7847 r
  io_cmd_o[72] (out)                                              0.1938    0.0119 @   0.7967 r
  data arrival time                                                                    0.7967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0602    0.2027     0.6546 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.7470              0.0000     0.6546 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[61] (net)                    12.7470              0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6546 r
  fifo_lo[101] (net)                                   12.7470              0.0000     0.6546 r
  U1865/IN2 (AND2X1)                                              0.0602    0.0003 &   0.6549 r
  U1865/Q (AND2X1)                                                0.2379    0.1499 @   0.8048 r
  io_cmd_o[61] (net)                            4      71.1864              0.0000     0.8048 r
  io_cmd_o[61] (out)                                              0.2387   -0.0075 @   0.7973 r
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8973


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0850    0.2389     0.6378 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      26.7616              0.0000     0.6378 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6378 f
  fifo_0__mem_fifo/data_o[15] (net)                    26.7616              0.0000     0.6378 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6378 f
  fifo_lo[13] (net)                                    26.7616              0.0000     0.6378 f
  U1786/IN1 (MUX21X1)                                             0.0850   -0.0163 &   0.6215 f
  U1786/Q (MUX21X1)                                               0.3347    0.2219 @   0.8434 f
  io_cmd_o[15] (net)                            4     102.6167              0.0000     0.8434 f
  io_cmd_o[15] (out)                                              0.3347   -0.0460 @   0.7975 f
  data arrival time                                                                    0.7975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8975


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0590    0.2020     0.6542 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      12.3042              0.0000     0.6542 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[58] (net)                    12.3042              0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6542 r
  fifo_lo[98] (net)                                    12.3042              0.0000     0.6542 r
  U1858/IN2 (AND2X1)                                              0.0590    0.0004 &   0.6545 r
  U1858/Q (AND2X1)                                                0.2505    0.1574 @   0.8120 r
  io_cmd_o[58] (net)                            4      76.2560              0.0000     0.8120 r
  io_cmd_o[58] (out)                                              0.2510   -0.0132 @   0.7988 r
  data arrival time                                                                    0.7988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1456    0.2699 @   0.6730 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      50.6905              0.0000     0.6730 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[9] (net)                     50.6905              0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6730 f
  fifo_lo[56] (net)                                    50.6905              0.0000     0.6730 f
  U1774/IN2 (MUX21X1)                                             0.1456   -0.0324 @   0.6406 f
  U1774/Q (MUX21X1)                                               0.2699    0.2078 @   0.8484 f
  io_cmd_o[9] (net)                             4      82.3459              0.0000     0.8484 f
  io_cmd_o[9] (out)                                               0.2699   -0.0488 @   0.7996 f
  data arrival time                                                                    0.7996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8996


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0640    0.2261     0.6261 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      17.4553              0.0000     0.6261 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6261 f
  fifo_0__mem_fifo/data_o[10] (net)                    17.4553              0.0000     0.6261 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6261 f
  fifo_lo[8] (net)                                     17.4553              0.0000     0.6261 f
  U1776/IN1 (MUX21X1)                                             0.0640   -0.0075 &   0.6186 f
  U1776/Q (MUX21X1)                                               0.2644    0.1907 @   0.8093 f
  io_cmd_o[10] (net)                            4      80.5583              0.0000     0.8093 f
  io_cmd_o[10] (out)                                              0.2644   -0.0095 @   0.7998 f
  data arrival time                                                                    0.7998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8998


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1980    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0481    0.1960     0.6476 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.1682              0.0000     0.6476 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6476 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.1682              0.0000     0.6476 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6476 r
  fifo_lo[141] (net)                                    8.1682              0.0000     0.6476 r
  U1945/IN2 (AND2X1)                                              0.0481    0.0001 &   0.6476 r
  U1945/Q (AND2X1)                                                0.2809    0.1648 @   0.8125 r
  io_cmd_o[101] (net)                           4      85.2186              0.0000     0.8125 r
  io_cmd_o[101] (out)                                             0.2809   -0.0124 @   0.8000 r
  data arrival time                                                                    0.8000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9000


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0779    0.2108     0.6111 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.4776              0.0000     0.6111 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[21] (net)                    19.4776              0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6111 r
  fifo_lo[19] (net)                                    19.4776              0.0000     0.6111 r
  U1798/IN1 (MUX21X1)                                             0.0779   -0.0143 &   0.5968 r
  U1798/Q (MUX21X1)                                               0.2733    0.1850 @   0.7817 r
  io_cmd_o[21] (net)                            4      81.2649              0.0000     0.7817 r
  io_cmd_o[21] (out)                                              0.2733    0.0186 @   0.8003 r
  data arrival time                                                                    0.8003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9003


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0612    0.2254     0.6768 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.2160              0.0000     0.6768 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6768 f
  fifo_1__mem_fifo/data_o[97] (net)                    16.2160              0.0000     0.6768 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6768 f
  fifo_lo[137] (net)                                   16.2160              0.0000     0.6768 f
  U1937/IN2 (AND2X1)                                              0.0612   -0.0003 &   0.6764 f
  U1937/Q (AND2X1)                                                0.1515    0.1290 @   0.8054 f
  io_cmd_o[97] (net)                            4      43.1775              0.0000     0.8054 f
  io_cmd_o[97] (out)                                              0.1515   -0.0048 @   0.8006 f
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0571    0.2217     0.6220 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      14.4097              0.0000     0.6220 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6220 f
  fifo_0__mem_fifo/data_o[19] (net)                    14.4097              0.0000     0.6220 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6220 f
  fifo_lo[17] (net)                                    14.4097              0.0000     0.6220 f
  U1794/IN1 (MUX21X1)                                             0.0571   -0.0085 &   0.6135 f
  U1794/Q (MUX21X1)                                               0.2787    0.1952 @   0.8087 f
  io_cmd_o[19] (net)                            4      85.0975              0.0000     0.8087 f
  io_cmd_o[19] (out)                                              0.2787   -0.0080 @   0.8007 f
  data arrival time                                                                    0.8007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9007


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0574    0.2218     0.6209 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      14.5143              0.0000     0.6209 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[26] (net)                    14.5143              0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6209 f
  fifo_lo[24] (net)                                    14.5143              0.0000     0.6209 f
  U1808/IN1 (MUX21X1)                                             0.0574   -0.0107 &   0.6102 f
  U1808/Q (MUX21X1)                                               0.2940    0.2017 @   0.8118 f
  io_cmd_o[26] (net)                            5      90.0388              0.0000     0.8118 f
  io_cmd_o[26] (out)                                              0.2940   -0.0109 @   0.8010 f
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9010


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0450    0.2146     0.6651 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.0551              0.0000     0.6651 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6651 f
  fifo_1__mem_fifo/data_o[121] (net)                    9.0551              0.0000     0.6651 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6651 f
  fifo_lo[161] (net)                                    9.0551              0.0000     0.6651 f
  U1985/IN2 (AND2X1)                                              0.0450   -0.0008 &   0.6643 f
  U1985/Q (AND2X1)                                                0.2091    0.1505 @   0.8148 f
  io_cmd_o[121] (net)                           4      61.0037              0.0000     0.8148 f
  io_cmd_o[121] (out)                                             0.2091   -0.0135 @   0.8014 f
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0440    0.2140     0.6652 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.5983              0.0000     0.6652 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[113] (net)                    8.5983              0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6652 f
  fifo_lo[153] (net)                                    8.5983              0.0000     0.6652 f
  U1969/IN2 (AND2X1)                                              0.0440   -0.0040 &   0.6612 f
  U1969/Q (AND2X1)                                                0.2475    0.1718 @   0.8330 f
  io_cmd_o[113] (net)                           4      72.8872              0.0000     0.8330 f
  io_cmd_o[113] (out)                                             0.2475   -0.0311 @   0.8019 f
  data arrival time                                                                    0.8019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9019


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1981    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0652    0.2280     0.6797 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.0054              0.0000     0.6797 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6797 f
  fifo_1__mem_fifo/data_o[60] (net)                    18.0054              0.0000     0.6797 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6797 f
  fifo_lo[100] (net)                                   18.0054              0.0000     0.6797 f
  U1863/IN2 (AND2X1)                                              0.0652   -0.0045 &   0.6752 f
  U1863/Q (AND2X1)                                                0.1763    0.1419 @   0.8172 f
  io_cmd_o[60] (net)                            4      50.8660              0.0000     0.8172 f
  io_cmd_o[60] (out)                                              0.1763   -0.0152 @   0.8019 f
  data arrival time                                                                    0.8019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9019


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0848    0.2388     0.6377 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      26.6715              0.0000     0.6377 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6377 f
  fifo_0__mem_fifo/data_o[52] (net)                    26.6715              0.0000     0.6377 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6377 f
  fifo_lo[46] (net)                                    26.6715              0.0000     0.6377 f
  U1852/IN1 (MUX21X1)                                             0.0848   -0.0174 &   0.6203 f
  U1852/Q (MUX21X1)                                               0.2774    0.1993 @   0.8196 f
  io_cmd_o[52] (net)                            4      84.5839              0.0000     0.8196 f
  io_cmd_o[52] (out)                                              0.2774   -0.0177 @   0.8019 f
  data arrival time                                                                    0.8019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9019


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1845    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0702    0.2299     0.6298 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      20.2212              0.0000     0.6298 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6298 f
  fifo_0__mem_fifo/data_o[7] (net)                     20.2212              0.0000     0.6298 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6298 f
  fifo_lo[5] (net)                                     20.2212              0.0000     0.6298 f
  U1770/IN1 (MUX21X1)                                             0.0702   -0.0091 &   0.6207 f
  U1770/Q (MUX21X1)                                               0.2914    0.2032 @   0.8239 f
  io_cmd_o[7] (net)                             4      89.3000              0.0000     0.8239 f
  io_cmd_o[7] (out)                                               0.2914   -0.0220 @   0.8019 f
  data arrival time                                                                    0.8019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9019


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0722    0.2079     0.6069 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.3158              0.0000     0.6069 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.3158              0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6069 r
  fifo_lo[30] (net)                                    17.3158              0.0000     0.6069 r
  U1820/IN1 (MUX21X1)                                             0.0722   -0.0102 &   0.5968 r
  U1820/Q (MUX21X1)                                               0.2784    0.1855 @   0.7823 r
  io_cmd_o[32] (net)                            4      82.8616              0.0000     0.7823 r
  io_cmd_o[32] (out)                                              0.2784    0.0204 @   0.8027 r
  data arrival time                                                                    0.8027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9027


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1701    0.2510 @   0.6541 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      50.5299              0.0000     0.6541 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[30] (net)                    50.5299              0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6541 r
  fifo_lo[77] (net)                                    50.5299              0.0000     0.6541 r
  U1816/IN2 (MUX21X1)                                             0.1703   -0.0254 @   0.6287 r
  U1816/Q (MUX21X1)                                               0.2835    0.2098 @   0.8385 r
  io_cmd_o[30] (net)                            4      84.5961              0.0000     0.8385 r
  io_cmd_o[30] (out)                                              0.2835   -0.0346 @   0.8039 r
  data arrival time                                                                    0.8039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9039


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0438    0.2138     0.6649 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.4956              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[100] (net)                    8.4956              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 f
  fifo_lo[140] (net)                                    8.4956              0.0000     0.6649 f
  U1943/IN2 (AND2X1)                                              0.0438    0.0001 &   0.6650 f
  U1943/Q (AND2X1)                                                0.2081    0.1500 @   0.8150 f
  io_cmd_o[100] (net)                           4      60.7572              0.0000     0.8150 f
  io_cmd_o[100] (out)                                             0.2081   -0.0108 @   0.8042 f
  data arrival time                                                                    0.8042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9042


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0659    0.2272     0.6274 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.2808              0.0000     0.6274 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6274 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.2808              0.0000     0.6274 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6274 f
  fifo_lo[36] (net)                                    18.2808              0.0000     0.6274 f
  U1832/IN1 (MUX21X1)                                             0.0659   -0.0133 &   0.6142 f
  U1832/Q (MUX21X1)                                               0.3622    0.2303 @   0.8445 f
  io_cmd_o[38] (net)                            5     111.6222              0.0000     0.8445 f
  io_cmd_o[38] (out)                                              0.3622   -0.0399 @   0.8046 f
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1902    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1574    0.2439 @   0.6465 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      45.4309              0.0000     0.6465 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6465 r
  fifo_1__mem_fifo/data_o[27] (net)                    45.4309              0.0000     0.6465 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6465 r
  fifo_lo[74] (net)                                    45.4309              0.0000     0.6465 r
  U1810/IN2 (MUX21X1)                                             0.1578   -0.0205 @   0.6260 r
  U1810/Q (MUX21X1)                                               0.3034    0.2150 @   0.8410 r
  io_cmd_o[27] (net)                            5      90.9284              0.0000     0.8410 r
  io_cmd_o[27] (out)                                              0.3034   -0.0364 @   0.8046 r
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1981    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0527    0.2199     0.6717 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.4748              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.4748              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6717 f
  fifo_lo[152] (net)                                   12.4748              0.0000     0.6717 f
  U1967/IN2 (AND2X1)                                              0.0527    0.0004 &   0.6721 f
  U1967/Q (AND2X1)                                                0.2264    0.1668 @   0.8388 f
  io_cmd_o[112] (net)                           4      67.8841              0.0000     0.8388 f
  io_cmd_o[112] (out)                                             0.2264   -0.0339 @   0.8049 f
  data arrival time                                                                    0.8049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9049


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0576    0.2221     0.6221 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      14.6237              0.0000     0.6221 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6221 f
  fifo_0__mem_fifo/data_o[33] (net)                    14.6237              0.0000     0.6221 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6221 f
  fifo_lo[31] (net)                                    14.6237              0.0000     0.6221 f
  U1822/IN1 (MUX21X1)                                             0.0576   -0.0105 &   0.6116 f
  U1822/Q (MUX21X1)                                               0.3176    0.2112 @   0.8229 f
  io_cmd_o[33] (net)                            4      97.5211              0.0000     0.8229 f
  io_cmd_o[33] (out)                                              0.3176   -0.0175 @   0.8053 f
  data arrival time                                                                    0.8053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9053


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1975    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0598    0.2024     0.6536 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.6067              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[67] (net)                    12.6067              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[107] (net)                                   12.6067              0.0000     0.6536 r
  U1877/IN2 (AND2X1)                                              0.0598   -0.0025 &   0.6511 r
  U1877/Q (AND2X1)                                                0.2249    0.1466 @   0.7977 r
  io_cmd_o[67] (net)                            4      68.1342              0.0000     0.7977 r
  io_cmd_o[67] (out)                                              0.2249    0.0078 @   0.8056 r
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9056


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0664    0.2275     0.6264 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.5138              0.0000     0.6264 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6264 f
  fifo_0__mem_fifo/data_o[46] (net)                    18.5138              0.0000     0.6264 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6264 f
  fifo_lo[44] (net)                                    18.5138              0.0000     0.6264 f
  U1848/IN1 (MUX21X1)                                             0.0664   -0.0104 &   0.6161 f
  U1848/Q (MUX21X1)                                               0.2704    0.1937 @   0.8098 f
  io_cmd_o[46] (net)                            4      82.5315              0.0000     0.8098 f
  io_cmd_o[46] (out)                                              0.2704   -0.0037 @   0.8061 f
  data arrival time                                                                    0.8061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9061


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       8.7408              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[103] (net)                    8.7408              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[143] (net)                                    8.7408              0.0000     0.6656 f
  U1949/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6658 f
  U1949/Q (AND2X1)                                                0.2885    0.1854 @   0.8512 f
  io_cmd_o[103] (net)                           4      84.8728              0.0000     0.8512 f
  io_cmd_o[103] (out)                                             0.2885   -0.0449 @   0.8063 f
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9063


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0559    0.2221     0.6739 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      13.8745              0.0000     0.6739 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6739 f
  fifo_1__mem_fifo/data_o[82] (net)                    13.8745              0.0000     0.6739 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6739 f
  fifo_lo[122] (net)                                   13.8745              0.0000     0.6739 f
  U1907/IN2 (AND2X1)                                              0.0559   -0.0006 &   0.6733 f
  U1907/Q (AND2X1)                                                0.2257    0.1677 @   0.8410 f
  io_cmd_o[82] (net)                            4      67.9207              0.0000     0.8410 f
  io_cmd_o[82] (out)                                              0.2257   -0.0341 @   0.8069 f
  data arrival time                                                                    0.8069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9069


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0486    0.2170     0.6688 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.6285              0.0000     0.6688 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[81] (net)                    10.6285              0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6688 f
  fifo_lo[121] (net)                                   10.6285              0.0000     0.6688 f
  U1905/IN2 (AND2X1)                                              0.0486   -0.0029 &   0.6658 f
  U1905/Q (AND2X1)                                                0.2361    0.1677 @   0.8335 f
  io_cmd_o[81] (net)                            4      69.5329              0.0000     0.8335 f
  io_cmd_o[81] (out)                                              0.2361   -0.0264 @   0.8072 f
  data arrival time                                                                    0.8072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0493    0.2175     0.6681 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.9626              0.0000     0.6681 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6681 f
  fifo_1__mem_fifo/data_o[93] (net)                    10.9626              0.0000     0.6681 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6681 f
  fifo_lo[133] (net)                                   10.9626              0.0000     0.6681 f
  U1929/IN2 (AND2X1)                                              0.0493   -0.0044 &   0.6637 f
  U1929/Q (AND2X1)                                                0.2272    0.1615 @   0.8252 f
  io_cmd_o[93] (net)                            4      67.0531              0.0000     0.8252 f
  io_cmd_o[93] (out)                                              0.2272   -0.0180 @   0.8072 f
  data arrival time                                                                    0.8072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0584    0.2017     0.6536 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.0837              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[76] (net)                    12.0837              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[116] (net)                                   12.0837              0.0000     0.6536 r
  U1895/IN2 (AND2X1)                                              0.0584   -0.0012 &   0.6524 r
  U1895/Q (AND2X1)                                                0.2226    0.1447 @   0.7971 r
  io_cmd_o[76] (net)                            4      67.1215              0.0000     0.7971 r
  io_cmd_o[76] (out)                                              0.2226    0.0105 @   0.8076 r
  data arrival time                                                                    0.8076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9076


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0650    0.2042     0.6033 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      14.5984              0.0000     0.6033 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6033 r
  fifo_0__mem_fifo/data_o[20] (net)                    14.5984              0.0000     0.6033 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6033 r
  fifo_lo[18] (net)                                    14.5984              0.0000     0.6033 r
  U1796/IN1 (MUX21X1)                                             0.0650   -0.0066 &   0.5967 r
  U1796/Q (MUX21X1)                                               0.2902    0.1877 @   0.7843 r
  io_cmd_o[20] (net)                            4      86.4009              0.0000     0.7843 r
  io_cmd_o[20] (out)                                              0.2902    0.0240 @   0.8083 r
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1523    0.2736 @   0.6767 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      53.5534              0.0000     0.6767 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6767 f
  fifo_1__mem_fifo/data_o[22] (net)                    53.5534              0.0000     0.6767 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6767 f
  fifo_lo[69] (net)                                    53.5534              0.0000     0.6767 f
  U1800/IN2 (MUX21X1)                                             0.1523   -0.0382 @   0.6385 f
  U1800/Q (MUX21X1)                                               0.2866    0.2155 @   0.8540 f
  io_cmd_o[22] (net)                            4      87.7046              0.0000     0.8540 f
  io_cmd_o[22] (out)                                              0.2866   -0.0452 @   0.8088 f
  data arrival time                                                                    0.8088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9088


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0718    0.2309     0.6309 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      20.9331              0.0000     0.6309 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6309 f
  fifo_0__mem_fifo/data_o[18] (net)                    20.9331              0.0000     0.6309 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6309 f
  fifo_lo[16] (net)                                    20.9331              0.0000     0.6309 f
  U1792/IN1 (MUX21X1)                                             0.0718   -0.0139 &   0.6170 f
  U1792/Q (MUX21X1)                                               0.2908    0.2029 @   0.8199 f
  io_cmd_o[18] (net)                            4      88.9697              0.0000     0.8199 f
  io_cmd_o[18] (out)                                              0.2908   -0.0108 @   0.8091 f
  data arrival time                                                                    0.8091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9091


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0551    0.2215     0.6736 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.5309              0.0000     0.6736 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[95] (net)                    13.5309              0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6736 f
  fifo_lo[135] (net)                                   13.5309              0.0000     0.6736 f
  U1933/IN2 (AND2X1)                                              0.0551   -0.0032 &   0.6703 f
  U1933/Q (AND2X1)                                                0.2383    0.1712 @   0.8416 f
  io_cmd_o[95] (net)                            4      70.6703              0.0000     0.8416 f
  io_cmd_o[95] (out)                                              0.2383   -0.0322 @   0.8094 f
  data arrival time                                                                    0.8094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9094


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1838    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0343    0.2052     0.6058 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.3690              0.0000     0.6058 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6058 f
  fifo_0__mem_fifo/data_o[1] (net)                      4.3690              0.0000     0.6058 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6058 f
  fifo_lo[0] (net)                                      4.3690              0.0000     0.6058 f
  U1760/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.6059 f
  U1760/Q (MUX21X1)                                               0.3863    0.2341 @   0.8400 f
  io_cmd_o[1] (net)                             4     119.1299              0.0000     0.8400 f
  io_cmd_o[1] (out)                                               0.3863   -0.0302 @   0.8097 f
  data arrival time                                                                    0.8097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9097


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0630    0.2265     0.6772 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.0124              0.0000     0.6772 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6772 f
  fifo_1__mem_fifo/data_o[92] (net)                    17.0124              0.0000     0.6772 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6772 f
  fifo_lo[132] (net)                                   17.0124              0.0000     0.6772 f
  U1927/IN2 (AND2X1)                                              0.0630   -0.0100 &   0.6672 f
  U1927/Q (AND2X1)                                                0.2612    0.1781 @   0.8453 f
  io_cmd_o[92] (net)                            4      76.9102              0.0000     0.8453 f
  io_cmd_o[92] (out)                                              0.2612   -0.0355 @   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9098


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1613    0.2460 @   0.6489 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.9187              0.0000     0.6489 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[40] (net)                    46.9187              0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6489 r
  fifo_lo[87] (net)                                    46.9187              0.0000     0.6489 r
  U1836/IN2 (MUX21X1)                                             0.1617   -0.0313 @   0.6176 r
  U1836/Q (MUX21X1)                                               0.2916    0.2112 @   0.8288 r
  io_cmd_o[40] (net)                            5      87.1424              0.0000     0.8288 r
  io_cmd_o[40] (out)                                              0.2916   -0.0188 @   0.8100 r
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0671    0.2053     0.6042 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      15.3718              0.0000     0.6042 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6042 r
  fifo_0__mem_fifo/data_o[42] (net)                    15.3718              0.0000     0.6042 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.6042 r
  fifo_lo[40] (net)                                    15.3718              0.0000     0.6042 r
  U1840/IN1 (MUX21X1)                                             0.0671   -0.0029 &   0.6013 r
  U1840/Q (MUX21X1)                                               0.3494    0.2095 @   0.8109 r
  io_cmd_o[42] (net)                            5     104.9694              0.0000     0.8109 r
  io_cmd_o[42] (out)                                              0.3494   -0.0009 @   0.8100 r
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0758    0.2333     0.6336 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.7075              0.0000     0.6336 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6336 f
  fifo_0__mem_fifo/data_o[29] (net)                    22.7075              0.0000     0.6336 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6336 f
  fifo_lo[27] (net)                                    22.7075              0.0000     0.6336 f
  U1814/IN1 (MUX21X1)                                             0.0758   -0.0129 &   0.6207 f
  U1814/Q (MUX21X1)                                               0.2781    0.1979 @   0.8186 f
  io_cmd_o[29] (net)                            4      84.7717              0.0000     0.8186 f
  io_cmd_o[29] (out)                                              0.2781   -0.0084 @   0.8102 f
  data arrival time                                                                    0.8102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.7313              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[114] (net)                    8.7313              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[154] (net)                                    8.7313              0.0000     0.6656 f
  U1971/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6657 f
  U1971/Q (AND2X1)                                                0.2290    0.1596 @   0.8253 f
  io_cmd_o[114] (net)                           4      67.1679              0.0000     0.8253 f
  io_cmd_o[114] (out)                                             0.2290   -0.0145 @   0.8108 f
  data arrival time                                                                    0.8108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9108


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1982    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0533    0.2203     0.6721 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      12.7144              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[88] (net)                    12.7144              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[128] (net)                                   12.7144              0.0000     0.6721 f
  U1919/IN2 (AND2X1)                                              0.0533    0.0004 &   0.6725 f
  U1919/Q (AND2X1)                                                0.2280    0.1685 @   0.8410 f
  io_cmd_o[88] (net)                            4      68.7584              0.0000     0.8410 f
  io_cmd_o[88] (out)                                              0.2280   -0.0301 @   0.8109 f
  data arrival time                                                                    0.8109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9109


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0786    0.2111     0.6111 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      19.7278              0.0000     0.6111 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[13] (net)                    19.7278              0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6111 r
  fifo_lo[11] (net)                                    19.7278              0.0000     0.6111 r
  U1782/IN1 (MUX21X1)                                             0.0786   -0.0049 &   0.6062 r
  U1782/Q (MUX21X1)                                               0.2728    0.1850 @   0.7912 r
  io_cmd_o[13] (net)                            4      81.1453              0.0000     0.7912 r
  io_cmd_o[13] (out)                                              0.2728    0.0197 @   0.8109 r
  data arrival time                                                                    0.8109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9109


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0502    0.1960     0.5963 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.9377              0.0000     0.5963 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[41] (net)                     8.9377              0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5963 r
  fifo_lo[39] (net)                                     8.9377              0.0000     0.5963 r
  U1838/IN1 (MUX21X1)                                             0.0502   -0.0011 &   0.5952 r
  U1838/Q (MUX21X1)                                               0.3060    0.1901 @   0.7853 r
  io_cmd_o[41] (net)                            5      91.3852              0.0000     0.7853 r
  io_cmd_o[41] (out)                                              0.3060    0.0258 @   0.8112 r
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9112


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1310    0.2334 @   0.6365 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      36.9193              0.0000     0.6365 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6365 r
  fifo_1__mem_fifo/data_o[15] (net)                    36.9193              0.0000     0.6365 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6365 r
  fifo_lo[62] (net)                                    36.9193              0.0000     0.6365 r
  U1786/IN2 (MUX21X1)                                             0.1312   -0.0037 @   0.6328 r
  U1786/Q (MUX21X1)                                               0.3443    0.2237 @   0.8565 r
  io_cmd_o[15] (net)                            4     103.3625              0.0000     0.8565 r
  io_cmd_o[15] (out)                                              0.3443   -0.0448 @   0.8116 r
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1660    0.2475 @   0.6506 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      48.2713              0.0000     0.6506 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6506 r
  fifo_1__mem_fifo/data_o[4] (net)                     48.2713              0.0000     0.6506 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6506 r
  fifo_lo[51] (net)                                    48.2713              0.0000     0.6506 r
  U1764/IN2 (MUX21X1)                                             0.1666   -0.0249 @   0.6257 r
  U1764/Q (MUX21X1)                                               0.2710    0.2059 @   0.8316 r
  io_cmd_o[4] (net)                             4      81.1853              0.0000     0.8316 r
  io_cmd_o[4] (out)                                               0.2710   -0.0194 @   0.8122 r
  data arrival time                                                                    0.8122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9122


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1000    0.2223 @   0.6680 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      28.0846              0.0000     0.6680 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6680 r
  fifo_1__mem_fifo/data_o[115] (net)                   28.0846              0.0000     0.6680 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6680 r
  fifo_lo[155] (net)                                   28.0846              0.0000     0.6680 r
  U1973/IN2 (AND2X1)                                              0.1001   -0.0022 @   0.6658 r
  U1973/Q (AND2X1)                                                0.2218    0.1486 @   0.8144 r
  io_cmd_o[115] (net)                           4      66.2746              0.0000     0.8144 r
  io_cmd_o[115] (out)                                             0.2218   -0.0022 @   0.8122 r
  data arrival time                                                                    0.8122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9122


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1981    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0503    0.2183     0.6697 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.4091              0.0000     0.6697 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.4091              0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6697 f
  fifo_lo[142] (net)                                   11.4091              0.0000     0.6697 f
  U1947/IN2 (AND2X2)                                              0.0503   -0.0029 &   0.6668 f
  U1947/Q (AND2X2)                                                0.2094    0.1490 @   0.8158 f
  io_cmd_o[102] (net)                           4     111.8268              0.0000     0.8158 f
  io_cmd_o[102] (out)                                             0.2094   -0.0036 @   0.8123 f
  data arrival time                                                                    0.8123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9123


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1983    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0563    0.2005     0.6519 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.2559              0.0000     0.6519 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6519 r
  fifo_1__mem_fifo/data_o[71] (net)                    11.2559              0.0000     0.6519 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.6519 r
  fifo_lo[111] (net)                                   11.2559              0.0000     0.6519 r
  U1885/IN2 (AND2X1)                                              0.0563   -0.0018 &   0.6501 r
  U1885/Q (AND2X1)                                                0.2926    0.1752 @   0.8254 r
  io_cmd_o[71] (net)                            4      90.8373              0.0000     0.8254 r
  io_cmd_o[71] (out)                                              0.2926   -0.0131 @   0.8123 r
  data arrival time                                                                    0.8123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9123


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0577    0.2013     0.6526 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.8204              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.8204              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6526 r
  fifo_lo[108] (net)                                   11.8204              0.0000     0.6526 r
  U1879/IN2 (AND2X1)                                              0.0577   -0.0021 &   0.6505 r
  U1879/Q (AND2X1)                                                0.2444    0.1526 @   0.8031 r
  io_cmd_o[68] (net)                            4      73.5245              0.0000     0.8031 r
  io_cmd_o[68] (out)                                              0.2455    0.0102 @   0.8132 r
  data arrival time                                                                    0.8132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9132


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0827    0.2132     0.6132 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      21.2730              0.0000     0.6132 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6132 r
  fifo_0__mem_fifo/data_o[11] (net)                    21.2730              0.0000     0.6132 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6132 r
  fifo_lo[9] (net)                                     21.2730              0.0000     0.6132 r
  U1778/IN1 (MUX21X1)                                             0.0827   -0.0138 &   0.5994 r
  U1778/Q (MUX21X1)                                               0.2917    0.1925 @   0.7919 r
  io_cmd_o[11] (net)                            4      86.9406              0.0000     0.7919 r
  io_cmd_o[11] (out)                                              0.2917    0.0214 @   0.8133 r
  data arrival time                                                                    0.8133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9133


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0797    0.2117     0.6107 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      20.1649              0.0000     0.6107 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6107 r
  fifo_0__mem_fifo/data_o[24] (net)                    20.1649              0.0000     0.6107 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6107 r
  fifo_lo[22] (net)                                    20.1649              0.0000     0.6107 r
  U1804/IN1 (MUX21X1)                                             0.0797   -0.0046 &   0.6061 r
  U1804/Q (MUX21X1)                                               0.4364    0.2410 @   0.8471 r
  io_cmd_o[24] (net)                            5     131.2515              0.0000     0.8471 r
  io_cmd_o[24] (out)                                              0.4364   -0.0336 @   0.8135 r
  data arrival time                                                                    0.8135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9135


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1845    0.0000     0.3995 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0820    0.2372     0.6367 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      25.4331              0.0000     0.6367 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6367 f
  fifo_0__mem_fifo/data_o[34] (net)                    25.4331              0.0000     0.6367 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6367 f
  fifo_lo[32] (net)                                    25.4331              0.0000     0.6367 f
  U1824/IN1 (MUX21X1)                                             0.0820   -0.0137 &   0.6230 f
  U1824/Q (MUX21X1)                                               0.2697    0.1951 @   0.8181 f
  io_cmd_o[34] (net)                            4      81.9492              0.0000     0.8181 f
  io_cmd_o[34] (out)                                              0.2697   -0.0044 @   0.8137 f
  data arrival time                                                                    0.8137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0496    0.2177     0.6691 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.0809              0.0000     0.6691 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[86] (net)                    11.0809              0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6691 f
  fifo_lo[126] (net)                                   11.0809              0.0000     0.6691 f
  U1915/IN2 (AND2X1)                                              0.0496   -0.0018 &   0.6673 f
  U1915/Q (AND2X1)                                                0.2227    0.1593 @   0.8265 f
  io_cmd_o[86] (net)                            4      65.6098              0.0000     0.8265 f
  io_cmd_o[86] (out)                                              0.2227   -0.0116 @   0.8149 f
  data arrival time                                                                    0.8149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9149


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1979    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0463    0.1949     0.6466 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.4655              0.0000     0.6466 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[98] (net)                     7.4655              0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6466 r
  fifo_lo[138] (net)                                    7.4655              0.0000     0.6466 r
  U1939/IN2 (AND2X1)                                              0.0463    0.0000 &   0.6467 r
  U1939/Q (AND2X1)                                                0.2515    0.1540 @   0.8007 r
  io_cmd_o[98] (net)                            4      76.2597              0.0000     0.8007 r
  io_cmd_o[98] (out)                                              0.2515    0.0144 @   0.8150 r
  data arrival time                                                                    0.8150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9150


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0646    0.2051     0.6569 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.4517              0.0000     0.6569 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[65] (net)                    14.4517              0.0000     0.6569 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6569 r
  fifo_lo[105] (net)                                   14.4517              0.0000     0.6569 r
  U1873/IN2 (AND2X1)                                              0.0646   -0.0013 &   0.6556 r
  U1873/Q (AND2X1)                                                0.2123    0.1410 @   0.7966 r
  io_cmd_o[65] (net)                            4      63.6387              0.0000     0.7966 r
  U1874/INP (NBUFFX2)                                             0.2123   -0.0610 @   0.7357 r
  U1874/Z (NBUFFX2)                                               0.0339    0.0796     0.8152 r
  mem_cmd_o[65] (net)                           1       1.9383              0.0000     0.8152 r
  mem_cmd_o[65] (out)                                             0.0339    0.0000 &   0.8153 r
  data arrival time                                                                    0.8153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9153


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.1263    0.2329 @   0.6785 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      36.1277              0.0000     0.6785 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6785 r
  fifo_1__mem_fifo/data_o[104] (net)                   36.1277              0.0000     0.6785 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6785 r
  fifo_lo[144] (net)                                   36.1277              0.0000     0.6785 r
  U1951/IN2 (AND2X1)                                              0.1263    0.0009 @   0.6793 r
  U1951/Q (AND2X1)                                                0.2451    0.1608 @   0.8402 r
  io_cmd_o[104] (net)                           4      73.5946              0.0000     0.8402 r
  io_cmd_o[104] (out)                                             0.2451   -0.0247 @   0.8155 r
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0856    0.2397     0.6852 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      27.0003              0.0000     0.6852 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6852 f
  fifo_1__mem_fifo/data_o[109] (net)                   27.0003              0.0000     0.6852 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6852 f
  fifo_lo[149] (net)                                   27.0003              0.0000     0.6852 f
  U1961/IN2 (AND2X1)                                              0.0856   -0.0078 &   0.6774 f
  U1961/Q (AND2X1)                                                0.2173    0.1626 @   0.8400 f
  io_cmd_o[109] (net)                           4      63.4585              0.0000     0.8400 f
  io_cmd_o[109] (out)                                             0.2173   -0.0238 @   0.8161 f
  data arrival time                                                                    0.8161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1687    0.2484 @   0.6515 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      49.0257              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[8] (net)                     49.0257              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6515 r
  fifo_lo[55] (net)                                    49.0257              0.0000     0.6515 r
  U1772/IN2 (MUX21X1)                                             0.1693   -0.0201 @   0.6314 r
  U1772/Q (MUX21X1)                                               0.2578    0.2013 @   0.8327 r
  io_cmd_o[8] (net)                             4      76.9519              0.0000     0.8327 r
  io_cmd_o[8] (out)                                               0.2578   -0.0163 @   0.8164 r
  data arrival time                                                                    0.8164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9164


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1846    0.0000     0.4005 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0851    0.2145     0.6151 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      22.1941              0.0000     0.6151 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[44] (net)                    22.1941              0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6151 r
  fifo_lo[42] (net)                                    22.1941              0.0000     0.6151 r
  U1844/IN1 (MUX21X1)                                             0.0851   -0.0137 &   0.6013 r
  U1844/Q (MUX21X1)                                               0.2928    0.1944 @   0.7957 r
  io_cmd_o[44] (net)                            4      87.6288              0.0000     0.7957 r
  io_cmd_o[44] (out)                                              0.2928    0.0213 @   0.8170 r
  data arrival time                                                                    0.8170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9170


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0462    0.1937     0.5926 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       7.4084              0.0000     0.5926 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5926 r
  fifo_0__mem_fifo/data_o[9] (net)                      7.4084              0.0000     0.5926 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5926 r
  fifo_lo[7] (net)                                      7.4084              0.0000     0.5926 r
  U1774/IN1 (MUX21X1)                                             0.0462    0.0001 &   0.5927 r
  U1774/Q (MUX21X1)                                               0.2776    0.1807 @   0.7734 r
  io_cmd_o[9] (net)                             4      83.0916              0.0000     0.7734 r
  U1775/INP (NBUFFX2)                                             0.2776   -0.0445 @   0.7289 r
  U1775/Z (NBUFFX2)                                               0.0411    0.0912     0.8201 r
  mem_cmd_o[9] (net)                            1       4.5857              0.0000     0.8201 r
  mem_cmd_o[9] (out)                                              0.0411   -0.0030 &   0.8171 r
  data arrival time                                                                    0.8171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9171


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2647    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1443    0.2445 @   0.6789 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      41.2958              0.0000     0.6789 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6789 r
  fifo_1__mem_fifo/data_o[45] (net)                    41.2958              0.0000     0.6789 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6789 r
  fifo_lo[92] (net)                                    41.2958              0.0000     0.6789 r
  U1846/IN2 (MUX21X1)                                             0.1446   -0.0338 @   0.6450 r
  U1846/Q (MUX21X1)                                               0.2789    0.2044 @   0.8495 r
  io_cmd_o[45] (net)                            4      83.4227              0.0000     0.8495 r
  io_cmd_o[45] (out)                                              0.2789   -0.0318 @   0.8176 r
  data arrival time                                                                    0.8176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9176


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0549    0.1997     0.6504 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.7390              0.0000     0.6504 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[90] (net)                    10.7390              0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.6504 r
  fifo_lo[130] (net)                                   10.7390              0.0000     0.6504 r
  U1923/IN2 (AND2X1)                                              0.0549   -0.0030 &   0.6475 r
  U1923/Q (AND2X1)                                                0.3378    0.1940 @   0.8415 r
  io_cmd_o[90] (net)                            4     105.7665              0.0000     0.8415 r
  io_cmd_o[90] (out)                                              0.3378   -0.0226 @   0.8189 r
  data arrival time                                                                    0.8189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9189


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0848    0.2392     0.6848 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      26.6345              0.0000     0.6848 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6848 f
  fifo_1__mem_fifo/data_o[119] (net)                   26.6345              0.0000     0.6848 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6848 f
  fifo_lo[159] (net)                                   26.6345              0.0000     0.6848 f
  U1981/IN2 (AND2X1)                                              0.0848   -0.0103 &   0.6745 f
  U1981/Q (AND2X1)                                                0.2380    0.1712 @   0.8457 f
  io_cmd_o[119] (net)                           4      69.6352              0.0000     0.8457 f
  io_cmd_o[119] (out)                                             0.2380   -0.0260 @   0.8197 f
  data arrival time                                                                    0.8197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9197


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0592    0.2242     0.6763 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.3264              0.0000     0.6763 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6763 f
  fifo_1__mem_fifo/data_o[77] (net)                    15.3264              0.0000     0.6763 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6763 f
  fifo_lo[117] (net)                                   15.3264              0.0000     0.6763 f
  U1897/IN2 (AND2X1)                                              0.0592   -0.0026 &   0.6737 f
  U1897/Q (AND2X1)                                                0.2027    0.1562 @   0.8299 f
  io_cmd_o[77] (net)                            4      60.3462              0.0000     0.8299 f
  io_cmd_o[77] (out)                                              0.2027   -0.0100 @   0.8199 f
  data arrival time                                                                    0.8199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9199


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0834    0.2384     0.6839 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.0565              0.0000     0.6839 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[118] (net)                   26.0565              0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6839 f
  fifo_lo[158] (net)                                   26.0565              0.0000     0.6839 f
  U1979/IN2 (AND2X1)                                              0.0834   -0.0017 &   0.6822 f
  U1979/Q (AND2X1)                                                0.2518    0.1831 @   0.8653 f
  io_cmd_o[118] (net)                           4      74.6798              0.0000     0.8653 f
  io_cmd_o[118] (out)                                             0.2518   -0.0452 @   0.8201 f
  data arrival time                                                                    0.8201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9201


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0519    0.2193     0.6710 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.1205              0.0000     0.6710 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[79] (net)                    12.1205              0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6710 f
  fifo_lo[119] (net)                                   12.1205              0.0000     0.6710 f
  U1901/IN2 (AND2X2)                                              0.0519    0.0003 &   0.6713 f
  U1901/Q (AND2X2)                                                0.2177    0.1533 @   0.8246 f
  io_cmd_o[79] (net)                            4     117.1027              0.0000     0.8246 f
  io_cmd_o[79] (out)                                              0.2177   -0.0044 @   0.8202 f
  data arrival time                                                                    0.8202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9202


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0395    0.2095     0.6096 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       6.6014              0.0000     0.6096 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6096 f
  fifo_0__mem_fifo/data_o[39] (net)                     6.6014              0.0000     0.6096 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6096 f
  fifo_lo[37] (net)                                     6.6014              0.0000     0.6096 f
  U1834/IN1 (MUX21X1)                                             0.0395    0.0001 &   0.6097 f
  U1834/Q (MUX21X1)                                               0.4465    0.2567 @   0.8664 f
  io_cmd_o[39] (net)                            5     137.3713              0.0000     0.8664 f
  io_cmd_o[39] (out)                                              0.4465   -0.0461 @   0.8203 f
  data arrival time                                                                    0.8203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9203


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1054    0.2244 @   0.6234 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      30.0107              0.0000     0.6234 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6234 r
  fifo_0__mem_fifo/data_o[37] (net)                    30.0107              0.0000     0.6234 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.6234 r
  fifo_lo[35] (net)                                    30.0107              0.0000     0.6234 r
  U1830/IN1 (MUX21X1)                                             0.1054   -0.0230 @   0.6004 r
  U1830/Q (MUX21X1)                                               0.3977    0.2327 @   0.8331 r
  io_cmd_o[37] (net)                            5     119.2561              0.0000     0.8331 r
  io_cmd_o[37] (out)                                              0.3977   -0.0126 @   0.8205 r
  data arrival time                                                                    0.8205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9205


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1811    0.2547 @   0.6577 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      53.6804              0.0000     0.6577 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6577 r
  fifo_1__mem_fifo/data_o[7] (net)                     53.6804              0.0000     0.6577 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6577 r
  fifo_lo[54] (net)                                    53.6804              0.0000     0.6577 r
  U1770/IN2 (MUX21X1)                                             0.1816   -0.0342 @   0.6235 r
  U1770/Q (MUX21X1)                                               0.3005    0.2184 @   0.8419 r
  io_cmd_o[7] (net)                             4      90.0458              0.0000     0.8419 r
  io_cmd_o[7] (out)                                               0.3005   -0.0209 @   0.8209 r
  data arrival time                                                                    0.8209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9209


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0611    0.2032     0.6551 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.0877              0.0000     0.6551 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6551 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.0877              0.0000     0.6551 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6551 r
  fifo_lo[136] (net)                                   13.0877              0.0000     0.6551 r
  U1935/IN2 (AND2X1)                                              0.0611   -0.0011 &   0.6540 r
  U1935/Q (AND2X1)                                                0.1770    0.1272 @   0.7812 r
  io_cmd_o[96] (net)                            4      51.8002              0.0000     0.7812 r
  U1936/INP (NBUFFX2)                                             0.1770   -0.0376 @   0.7437 r
  U1936/Z (NBUFFX2)                                               0.0475    0.0868     0.8305 r
  mem_cmd_o[96] (net)                           1      13.8266              0.0000     0.8305 r
  mem_cmd_o[96] (out)                                             0.0475   -0.0093 &   0.8212 r
  data arrival time                                                                    0.8212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9212


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0399    0.2097     0.6087 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       6.7826              0.0000     0.6087 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[9] (net)                      6.7826              0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6087 f
  fifo_lo[7] (net)                                      6.7826              0.0000     0.6087 f
  U1774/IN1 (MUX21X1)                                             0.0399    0.0001 &   0.6087 f
  U1774/Q (MUX21X1)                                               0.2699    0.1886 @   0.7973 f
  io_cmd_o[9] (net)                             4      82.3459              0.0000     0.7973 f
  U1775/INP (NBUFFX2)                                             0.2699   -0.0488 @   0.7485 f
  U1775/Z (NBUFFX2)                                               0.0358    0.0761     0.8247 f
  mem_cmd_o[9] (net)                            1       4.5857              0.0000     0.8247 f
  mem_cmd_o[9] (out)                                              0.0358   -0.0027 &   0.8220 f
  data arrival time                                                                    0.8220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9220


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0514    0.1977     0.6491 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.3900              0.0000     0.6491 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6491 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.3900              0.0000     0.6491 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6491 r
  fifo_lo[150] (net)                                    9.3900              0.0000     0.6491 r
  U1963/IN2 (AND2X1)                                              0.0514   -0.0022 &   0.6469 r
  U1963/Q (AND2X1)                                                0.2422    0.1528 @   0.7997 r
  io_cmd_o[110] (net)                           4      73.5310              0.0000     0.7997 r
  U1964/INP (NBUFFX2)                                             0.2427   -0.0588 @   0.7410 r
  U1964/Z (NBUFFX2)                                               0.0351    0.0834     0.8243 r
  mem_cmd_o[110] (net)                          1       1.3371              0.0000     0.8243 r
  mem_cmd_o[110] (out)                                            0.0351   -0.0021 &   0.8223 r
  data arrival time                                                                    0.8223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9223


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0527    0.2199     0.6712 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.4768              0.0000     0.6712 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[72] (net)                    12.4768              0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6712 f
  fifo_lo[112] (net)                                   12.4768              0.0000     0.6712 f
  U1887/IN2 (AND2X2)                                              0.0527   -0.0045 &   0.6666 f
  U1887/Q (AND2X2)                                                0.1945    0.1448 @   0.8115 f
  io_cmd_o[72] (net)                            4     103.6499              0.0000     0.8115 f
  io_cmd_o[72] (out)                                              0.1945    0.0111 @   0.8226 f
  data arrival time                                                                    0.8226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1868    0.2566 @   0.6595 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      55.3005              0.0000     0.6595 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6595 r
  fifo_1__mem_fifo/data_o[38] (net)                    55.3005              0.0000     0.6595 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6595 r
  fifo_lo[85] (net)                                    55.3005              0.0000     0.6595 r
  U1832/IN2 (MUX21X1)                                             0.1873   -0.0419 @   0.6177 r
  U1832/Q (MUX21X1)                                               0.3746    0.2442 @   0.8618 r
  io_cmd_o[38] (net)                            5     112.7616              0.0000     0.8618 r
  io_cmd_o[38] (out)                                              0.3746   -0.0389 @   0.8229 r
  data arrival time                                                                    0.8229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9229


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0886    0.2416 @   0.6871 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      28.7283              0.0000     0.6871 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6871 f
  fifo_1__mem_fifo/data_o[116] (net)                   28.7283              0.0000     0.6871 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6871 f
  fifo_lo[156] (net)                                   28.7283              0.0000     0.6871 f
  U1975/IN2 (AND2X1)                                              0.0887   -0.0041 @   0.6831 f
  U1975/Q (AND2X1)                                                0.2154    0.1624 @   0.8454 f
  io_cmd_o[116] (net)                           4      62.8971              0.0000     0.8454 f
  io_cmd_o[116] (out)                                             0.2154   -0.0225 @   0.8230 f
  data arrival time                                                                    0.8230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9230


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0432    0.2134     0.6648 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.2656              0.0000     0.6648 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6648 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.2656              0.0000     0.6648 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6648 f
  fifo_lo[145] (net)                                    8.2656              0.0000     0.6648 f
  U1953/IN2 (AND2X1)                                              0.0432    0.0001 &   0.6649 f
  U1953/Q (AND2X1)                                                0.2528    0.1721 @   0.8370 f
  io_cmd_o[105] (net)                           4      74.9675              0.0000     0.8370 f
  io_cmd_o[105] (out)                                             0.2528   -0.0134 @   0.8236 f
  data arrival time                                                                    0.8236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9236


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1838    0.0000     0.3996 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0515    0.1967     0.5963 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       9.4528              0.0000     0.5963 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[2] (net)                      9.4528              0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5963 r
  fifo_lo[1] (net)                                      9.4528              0.0000     0.5963 r
  U1762/IN1 (MUX21X1)                                             0.0515   -0.0012 &   0.5951 r
  U1762/Q (MUX21X1)                                               0.2526    0.1730 @   0.7681 r
  io_cmd_o[2] (net)                             4      75.3811              0.0000     0.7681 r
  U1763/INP (NBUFFX2)                                             0.2526   -0.0294 @   0.7387 r
  U1763/Z (NBUFFX2)                                               0.0408    0.0891     0.8278 r
  mem_cmd_o[2] (net)                            1       5.3126              0.0000     0.8278 r
  mem_cmd_o[2] (out)                                              0.0408   -0.0040 &   0.8238 r
  data arrival time                                                                    0.8238

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9238


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1981    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0717    0.2088     0.6600 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.1167              0.0000     0.6600 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[91] (net)                    17.1167              0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6600 r
  fifo_lo[131] (net)                                   17.1167              0.0000     0.6600 r
  U1925/IN2 (AND2X2)                                              0.0717   -0.0030 &   0.6571 r
  U1925/Q (AND2X2)                                                0.2161    0.1439 @   0.8010 r
  io_cmd_o[91] (net)                            4     117.4795              0.0000     0.8010 r
  io_cmd_o[91] (out)                                              0.2161    0.0232 @   0.8242 r
  data arrival time                                                                    0.8242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9242


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1980    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0715    0.2087     0.6601 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      17.0549              0.0000     0.6601 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6601 r
  fifo_1__mem_fifo/data_o[89] (net)                    17.0549              0.0000     0.6601 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6601 r
  fifo_lo[129] (net)                                   17.0549              0.0000     0.6601 r
  U1921/IN2 (AND2X1)                                              0.0715   -0.0098 &   0.6503 r
  U1921/Q (AND2X1)                                                0.2642    0.1647 @   0.8150 r
  io_cmd_o[89] (net)                            4      81.1663              0.0000     0.8150 r
  io_cmd_o[89] (out)                                              0.2642    0.0093 @   0.8243 r
  data arrival time                                                                    0.8243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9243


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0671    0.2280     0.6282 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.8518              0.0000     0.6282 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6282 f
  fifo_0__mem_fifo/data_o[21] (net)                    18.8518              0.0000     0.6282 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6282 f
  fifo_lo[19] (net)                                    18.8518              0.0000     0.6282 f
  U1798/IN1 (MUX21X1)                                             0.0671   -0.0127 &   0.6156 f
  U1798/Q (MUX21X1)                                               0.2652    0.1906 @   0.8062 f
  io_cmd_o[21] (net)                            4      80.5191              0.0000     0.8062 f
  io_cmd_o[21] (out)                                              0.2652    0.0183 @   0.8245 f
  data arrival time                                                                    0.8245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9245


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0543    0.2210     0.6728 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      13.1731              0.0000     0.6728 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[70] (net)                    13.1731              0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6728 f
  fifo_lo[110] (net)                                   13.1731              0.0000     0.6728 f
  U1883/IN2 (AND2X1)                                              0.0543   -0.0063 &   0.6666 f
  U1883/Q (AND2X1)                                                0.2396    0.1728 @   0.8394 f
  io_cmd_o[70] (net)                            4      71.6018              0.0000     0.8394 f
  io_cmd_o[70] (out)                                              0.2396   -0.0138 @   0.8256 f
  data arrival time                                                                    0.8256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9256


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0637    0.2045     0.6567 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2      14.0735              0.0000     0.6567 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6567 r
  fifo_1__mem_fifo/data_o[63] (net)                    14.0735              0.0000     0.6567 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.6567 r
  fifo_lo[103] (net)                                   14.0735              0.0000     0.6567 r
  U1869/IN2 (AND2X1)                                              0.0637   -0.0050 &   0.6517 r
  U1869/Q (AND2X1)                                                0.2632    0.1579 @   0.8095 r
  io_cmd_o[63] (net)                            4      78.7467              0.0000     0.8095 r
  io_cmd_o[63] (out)                                              0.2632    0.0165 @   0.8260 r
  data arrival time                                                                    0.8260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9260


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.7288              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[107] (net)                    8.7288              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[147] (net)                                    8.7288              0.0000     0.6656 f
  U1957/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6657 f
  U1957/Q (AND2X1)                                                0.2533    0.1749 @   0.8406 f
  io_cmd_o[107] (net)                           4      74.7823              0.0000     0.8406 f
  io_cmd_o[107] (out)                                             0.2533   -0.0144 @   0.8263 f
  data arrival time                                                                    0.8263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1432    0.2690 @   0.6721 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      49.9414              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[30] (net)                    49.9414              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[77] (net)                                    49.9414              0.0000     0.6721 f
  U1816/IN2 (MUX21X1)                                             0.1432   -0.0177 @   0.6544 f
  U1816/Q (MUX21X1)                                               0.2755    0.2089 @   0.8633 f
  io_cmd_o[30] (net)                            4      83.8503              0.0000     0.8633 f
  io_cmd_o[30] (out)                                              0.2755   -0.0370 @   0.8263 f
  data arrival time                                                                    0.8263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1623    0.2485 @   0.6515 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      48.2898              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[34] (net)                    48.2898              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6515 r
  fifo_lo[81] (net)                                    48.2898              0.0000     0.6515 r
  U1824/IN2 (MUX21X1)                                             0.1624   -0.0276 @   0.6239 r
  U1824/Q (MUX21X1)                                               0.2778    0.2062 @   0.8301 r
  io_cmd_o[34] (net)                            4      82.6949              0.0000     0.8301 r
  io_cmd_o[34] (out)                                              0.2778   -0.0037 @   0.8264 r
  data arrival time                                                                    0.8264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9264


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0623    0.2249     0.6240 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.6900              0.0000     0.6240 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.6900              0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6240 f
  fifo_lo[30] (net)                                    16.6900              0.0000     0.6240 f
  U1820/IN1 (MUX21X1)                                             0.0623   -0.0094 &   0.6146 f
  U1820/Q (MUX21X1)                                               0.2701    0.1918 @   0.8064 f
  io_cmd_o[32] (net)                            4      82.1159              0.0000     0.8064 f
  io_cmd_o[32] (out)                                              0.2701    0.0201 @   0.8265 f
  data arrival time                                                                    0.8265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9265


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0512    0.1966     0.5967 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       9.3082              0.0000     0.5967 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[22] (net)                     9.3082              0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5967 r
  fifo_lo[20] (net)                                     9.3082              0.0000     0.5967 r
  U1800/IN1 (MUX21X1)                                             0.0512   -0.0031 &   0.5936 r
  U1800/Q (MUX21X1)                                               0.2949    0.1879 @   0.7815 r
  io_cmd_o[22] (net)                            4      88.4503              0.0000     0.7815 r
  U1801/INP (NBUFFX2)                                             0.2949   -0.0449 @   0.7366 r
  U1801/Z (NBUFFX2)                                               0.0412    0.0925     0.8291 r
  mem_cmd_o[22] (net)                           1       4.0398              0.0000     0.8291 r
  mem_cmd_o[22] (out)                                             0.0412   -0.0020 &   0.8271 r
  data arrival time                                                                    0.8271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9271


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2561    0.0000     0.4152 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1040    0.2295 @   0.6447 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      29.4661              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[117] (net)                   29.4661              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[157] (net)                                   29.4661              0.0000     0.6447 r
  U1977/IN2 (AND2X1)                                              0.1040   -0.0254 @   0.6192 r
  U1977/Q (AND2X1)                                                0.0901    0.0954     0.7146 r
  n2643 (net)                                   1      23.2741              0.0000     0.7146 r
  icc_place1904/INP (NBUFFX2)                                     0.0901   -0.0100 &   0.7046 r
  icc_place1904/Z (NBUFFX2)                                       0.2648    0.1392 @   0.8438 r
  mem_cmd_o[117] (net)                          4     148.9656              0.0000     0.8438 r
  mem_cmd_o[117] (out)                                            0.2648   -0.0165 @   0.8273 r
  data arrival time                                                                    0.8273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1981    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0508    0.2186     0.6699 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.6036              0.0000     0.6699 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[66] (net)                    11.6036              0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6699 f
  fifo_lo[106] (net)                                   11.6036              0.0000     0.6699 f
  U1875/IN2 (AND2X1)                                              0.0508    0.0003 &   0.6702 f
  U1875/Q (AND2X1)                                                0.2847    0.1857 @   0.8559 f
  io_cmd_o[66] (net)                            4      83.8660              0.0000     0.8559 f
  io_cmd_o[66] (out)                                              0.2847   -0.0282 @   0.8277 f
  data arrival time                                                                    0.8277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9277


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1902    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1327    0.2621 @   0.6647 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      44.8423              0.0000     0.6647 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6647 f
  fifo_1__mem_fifo/data_o[27] (net)                    44.8423              0.0000     0.6647 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6647 f
  fifo_lo[74] (net)                                    44.8423              0.0000     0.6647 f
  U1810/IN2 (MUX21X1)                                             0.1327   -0.0141 @   0.6506 f
  U1810/Q (MUX21X1)                                               0.2938    0.2157 @   0.8663 f
  io_cmd_o[27] (net)                            5      89.8174              0.0000     0.8663 f
  io_cmd_o[27] (out)                                              0.2938   -0.0384 @   0.8278 f
  data arrival time                                                                    0.8278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9278


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0480    0.1948     0.5951 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       8.1185              0.0000     0.5951 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5951 r
  fifo_0__mem_fifo/data_o[30] (net)                     8.1185              0.0000     0.5951 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5951 r
  fifo_lo[28] (net)                                     8.1185              0.0000     0.5951 r
  U1816/IN1 (MUX21X1)                                             0.0480   -0.0016 &   0.5935 r
  U1816/Q (MUX21X1)                                               0.2835    0.1823 @   0.7758 r
  io_cmd_o[30] (net)                            4      84.5961              0.0000     0.7758 r
  U1817/INP (NBUFFX2)                                             0.2835   -0.0346 @   0.7412 r
  U1817/Z (NBUFFX2)                                               0.0385    0.0893     0.8305 r
  mem_cmd_o[30] (net)                           1       2.3011              0.0000     0.8305 r
  mem_cmd_o[30] (out)                                             0.0385   -0.0027 &   0.8279 r
  data arrival time                                                                    0.8279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.2173    0.2695 @   0.6725 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      65.3915              0.0000     0.6725 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6725 r
  fifo_1__mem_fifo/data_o[23] (net)                    65.3915              0.0000     0.6725 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6725 r
  fifo_lo[70] (net)                                    65.3915              0.0000     0.6725 r
  U1802/IN2 (MUX21X1)                                             0.2180   -0.0435 @   0.6291 r
  U1802/Q (MUX21X1)                                               0.2968    0.2234 @   0.8525 r
  io_cmd_o[23] (net)                            4      88.9177              0.0000     0.8525 r
  io_cmd_o[23] (out)                                              0.2968   -0.0245 @   0.8280 r
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1980    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0451    0.2147     0.6664 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.0821              0.0000     0.6664 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6664 f
  fifo_1__mem_fifo/data_o[85] (net)                     9.0821              0.0000     0.6664 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6664 f
  fifo_lo[125] (net)                                    9.0821              0.0000     0.6664 f
  U1913/IN2 (AND2X1)                                              0.0451   -0.0033 &   0.6631 f
  U1913/Q (AND2X1)                                                0.2450    0.1704 @   0.8335 f
  io_cmd_o[85] (net)                            4      71.9213              0.0000     0.8335 f
  io_cmd_o[85] (out)                                              0.2450   -0.0054 @   0.8281 f
  data arrival time                                                                    0.8281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9281


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0658    0.2057     0.6576 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.8860              0.0000     0.6576 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6576 r
  fifo_1__mem_fifo/data_o[62] (net)                    14.8860              0.0000     0.6576 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6576 r
  fifo_lo[102] (net)                                   14.8860              0.0000     0.6576 r
  U1867/IN2 (AND2X1)                                              0.0658   -0.0052 &   0.6524 r
  U1867/Q (AND2X1)                                                0.1989    0.1362 @   0.7886 r
  io_cmd_o[62] (net)                            4      59.4395              0.0000     0.7886 r
  U1868/INP (NBUFFX2)                                             0.1989   -0.0273 @   0.7614 r
  U1868/Z (NBUFFX2)                                               0.0329    0.0775     0.8388 r
  mem_cmd_o[62] (net)                           1       1.7914              0.0000     0.8388 r
  mem_cmd_o[62] (out)                                             0.0329   -0.0102 &   0.8286 r
  data arrival time                                                                    0.8286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0823    0.2378     0.6834 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      25.5693              0.0000     0.6834 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6834 f
  fifo_1__mem_fifo/data_o[108] (net)                   25.5693              0.0000     0.6834 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6834 f
  fifo_lo[148] (net)                                   25.5693              0.0000     0.6834 f
  U1959/IN2 (AND2X1)                                              0.0823   -0.0124 &   0.6709 f
  U1959/Q (AND2X1)                                                0.2771    0.1883 @   0.8592 f
  io_cmd_o[108] (net)                           4      81.3853              0.0000     0.8592 f
  io_cmd_o[108] (out)                                             0.2771   -0.0306 @   0.8286 f
  data arrival time                                                                    0.8286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0609    0.2253     0.6774 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.0965              0.0000     0.6774 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6774 f
  fifo_1__mem_fifo/data_o[84] (net)                    16.0965              0.0000     0.6774 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6774 f
  fifo_lo[124] (net)                                   16.0965              0.0000     0.6774 f
  U1911/IN2 (AND2X1)                                              0.0609   -0.0115 &   0.6659 f
  U1911/Q (AND2X1)                                                0.2082    0.1597 @   0.8256 f
  io_cmd_o[84] (net)                            4      62.2376              0.0000     0.8256 f
  io_cmd_o[84] (out)                                              0.2082    0.0030 @   0.8286 f
  data arrival time                                                                    0.8286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0564    0.2223     0.6745 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.0967              0.0000     0.6745 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.0967              0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6745 f
  fifo_lo[115] (net)                                   14.0967              0.0000     0.6745 f
  U1893/IN2 (AND2X1)                                              0.0564   -0.0079 &   0.6666 f
  U1893/Q (AND2X1)                                                0.2101    0.1600 @   0.8266 f
  io_cmd_o[75] (net)                            4      63.0188              0.0000     0.8266 f
  io_cmd_o[75] (out)                                              0.2101    0.0023 @   0.8289 f
  data arrival time                                                                    0.8289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9289


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0607    0.2029     0.6546 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2      12.9527              0.0000     0.6546 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[80] (net)                    12.9527              0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.6546 r
  fifo_lo[120] (net)                                   12.9527              0.0000     0.6546 r
  U1903/IN2 (AND2X2)                                              0.0607   -0.0051 &   0.6494 r
  U1903/Q (AND2X2)                                                0.2389    0.1500 @   0.7995 r
  io_cmd_o[80] (net)                            4     131.9613              0.0000     0.7995 r
  io_cmd_o[80] (out)                                              0.2389    0.0298 @   0.8293 r
  data arrival time                                                                    0.8293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9293


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.2270    0.2734 @   0.6764 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      68.4782              0.0000     0.6764 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6764 r
  fifo_1__mem_fifo/data_o[19] (net)                    68.4782              0.0000     0.6764 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6764 r
  fifo_lo[66] (net)                                    68.4782              0.0000     0.6764 r
  U1794/IN2 (MUX21X1)                                             0.2278   -0.0616 @   0.6147 r
  U1794/Q (MUX21X1)                                               0.2870    0.2216 @   0.8364 r
  io_cmd_o[19] (net)                            4      85.8432              0.0000     0.8364 r
  io_cmd_o[19] (out)                                              0.2870   -0.0070 @   0.8293 r
  data arrival time                                                                    0.8293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9293


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0601    0.2026     0.6541 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      12.7310              0.0000     0.6541 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[73] (net)                    12.7310              0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6541 r
  fifo_lo[113] (net)                                   12.7310              0.0000     0.6541 r
  U1889/IN2 (AND2X1)                                              0.0601   -0.0054 &   0.6487 r
  U1889/Q (AND2X1)                                                0.2380    0.1512 @   0.7999 r
  io_cmd_o[73] (net)                            4      71.7665              0.0000     0.7999 r
  U1890/INP (NBUFFX2)                                             0.2386   -0.0537 @   0.7462 r
  U1890/Z (NBUFFX2)                                               0.0353    0.0832     0.8293 r
  mem_cmd_o[73] (net)                           1       1.7024              0.0000     0.8293 r
  mem_cmd_o[73] (out)                                             0.0353    0.0000 &   0.8294 r
  data arrival time                                                                    0.8294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9294


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4520     0.4520
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1983    0.0000     0.4520 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0678    0.2068     0.6588 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.6321              0.0000     0.6588 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6588 r
  fifo_1__mem_fifo/data_o[74] (net)                    15.6321              0.0000     0.6588 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6588 r
  fifo_lo[114] (net)                                   15.6321              0.0000     0.6588 r
  U1891/IN2 (AND2X1)                                              0.0678   -0.0029 &   0.6559 r
  U1891/Q (AND2X1)                                                0.1859    0.1300 @   0.7858 r
  io_cmd_o[74] (net)                            4      54.5178              0.0000     0.7858 r
  U1892/INP (NBUFFX2)                                             0.1862   -0.0360 @   0.7498 r
  U1892/Z (NBUFFX2)                                               0.0469    0.0874     0.8372 r
  mem_cmd_o[74] (net)                           1      13.0422              0.0000     0.8372 r
  mem_cmd_o[74] (out)                                             0.0469   -0.0065 &   0.8307 r
  data arrival time                                                                    0.8307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9307


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1359    0.2641 @   0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.3301              0.0000     0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (net)                    46.3301              0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6671 f
  fifo_lo[87] (net)                                    46.3301              0.0000     0.6671 f
  U1836/IN2 (MUX21X1)                                             0.1359   -0.0269 @   0.6402 f
  U1836/Q (MUX21X1)                                               0.2810    0.2104 @   0.8506 f
  io_cmd_o[40] (net)                            5      85.6169              0.0000     0.8506 f
  io_cmd_o[40] (out)                                              0.2810   -0.0198 @   0.8307 f
  data arrival time                                                                    0.8307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9307


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1703    0.2511 @   0.6542 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      50.6018              0.0000     0.6542 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[18] (net)                    50.6018              0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6542 r
  fifo_lo[65] (net)                                    50.6018              0.0000     0.6542 r
  U1792/IN2 (MUX21X1)                                             0.1706   -0.0285 @   0.6257 r
  U1792/Q (MUX21X1)                                               0.2998    0.2158 @   0.8416 r
  io_cmd_o[18] (net)                            4      89.7154              0.0000     0.8416 r
  io_cmd_o[18] (out)                                              0.2998   -0.0101 @   0.8315 r
  data arrival time                                                                    0.8315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9315


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1673    0.2497 @   0.6527 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      49.4992              0.0000     0.6527 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6527 r
  fifo_1__mem_fifo/data_o[29] (net)                    49.4992              0.0000     0.6527 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6527 r
  fifo_lo[76] (net)                                    49.4992              0.0000     0.6527 r
  U1814/IN2 (MUX21X1)                                             0.1676   -0.0267 @   0.6260 r
  U1814/Q (MUX21X1)                                               0.2866    0.2104 @   0.8364 r
  io_cmd_o[29] (net)                            4      85.5175              0.0000     0.8364 r
  io_cmd_o[29] (out)                                              0.2866   -0.0047 @   0.8317 r
  data arrival time                                                                    0.8317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9317


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1838    0.0000     0.3996 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0445    0.2131     0.6127 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       8.8270              0.0000     0.6127 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6127 f
  fifo_0__mem_fifo/data_o[2] (net)                      8.8270              0.0000     0.6127 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6127 f
  fifo_lo[1] (net)                                      8.8270              0.0000     0.6127 f
  U1762/IN1 (MUX21X1)                                             0.0445   -0.0010 &   0.6116 f
  U1762/Q (MUX21X1)                                               0.2458    0.1794 @   0.7910 f
  io_cmd_o[2] (net)                             4      74.6354              0.0000     0.7910 f
  U1763/INP (NBUFFX2)                                             0.2458   -0.0305 @   0.7605 f
  U1763/Z (NBUFFX2)                                               0.0357    0.0753     0.8358 f
  mem_cmd_o[2] (net)                            1       5.3126              0.0000     0.8358 f
  mem_cmd_o[2] (out)                                              0.0357   -0.0038 &   0.8320 f
  data arrival time                                                                    0.8320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9320


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1398    0.2657 @   0.6688 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      47.6827              0.0000     0.6688 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[4] (net)                     47.6827              0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6688 f
  fifo_lo[51] (net)                                    47.6827              0.0000     0.6688 f
  U1764/IN2 (MUX21X1)                                             0.1398   -0.0213 @   0.6476 f
  U1764/Q (MUX21X1)                                               0.2637    0.2048 @   0.8523 f
  io_cmd_o[4] (net)                             4      80.4395              0.0000     0.8523 f
  io_cmd_o[4] (out)                                               0.2637   -0.0201 @   0.8322 f
  data arrival time                                                                    0.8322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9322


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0561    0.2210     0.6201 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      13.9726              0.0000     0.6201 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[20] (net)                    13.9726              0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6201 f
  fifo_lo[18] (net)                                    13.9726              0.0000     0.6201 f
  U1796/IN1 (MUX21X1)                                             0.0561   -0.0061 &   0.6140 f
  U1796/Q (MUX21X1)                                               0.2818    0.1949 @   0.8088 f
  io_cmd_o[20] (net)                            4      85.6551              0.0000     0.8088 f
  io_cmd_o[20] (out)                                              0.2818    0.0236 @   0.8324 f
  data arrival time                                                                    0.8324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9324


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0687    0.2072     0.6583 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      15.9824              0.0000     0.6583 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[106] (net)                   15.9824              0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6583 r
  fifo_lo[146] (net)                                   15.9824              0.0000     0.6583 r
  U1955/IN2 (AND2X1)                                              0.0687   -0.0018 &   0.6566 r
  U1955/Q (AND2X1)                                                0.2753    0.1661 @   0.8226 r
  io_cmd_o[106] (net)                           4      83.2593              0.0000     0.8226 r
  io_cmd_o[106] (out)                                             0.2765    0.0100 @   0.8326 r
  data arrival time                                                                    0.8326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9326


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1902    0.0000     0.4023 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1708    0.2489 @   0.6512 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      49.5124              0.0000     0.6512 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6512 r
  fifo_1__mem_fifo/data_o[16] (net)                    49.5124              0.0000     0.6512 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6512 r
  fifo_lo[63] (net)                                    49.5124              0.0000     0.6512 r
  U1788/IN2 (MUX21X1)                                             0.1715    0.0008 @   0.6520 r
  U1788/Q (MUX21X1)                                               0.2749    0.2069 @   0.8590 r
  io_cmd_o[16] (net)                            4      81.9111              0.0000     0.8590 r
  io_cmd_o[16] (out)                                              0.2749   -0.0263 @   0.8327 r
  data arrival time                                                                    0.8327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9327


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0526    0.2199     0.6717 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.4293              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[61] (net)                    12.4293              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6717 f
  fifo_lo[101] (net)                                   12.4293              0.0000     0.6717 f
  U1865/IN2 (AND2X1)                                              0.0526    0.0003 &   0.6721 f
  U1865/Q (AND2X1)                                                0.2399    0.1699 @   0.8420 f
  io_cmd_o[61] (net)                            4      70.4407              0.0000     0.8420 f
  io_cmd_o[61] (out)                                              0.2399   -0.0091 @   0.8328 f
  data arrival time                                                                    0.8328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9328


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2647    0.0000     0.4340 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1348    0.2406 @   0.6746 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      38.1907              0.0000     0.6746 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6746 r
  fifo_1__mem_fifo/data_o[2] (net)                     38.1907              0.0000     0.6746 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6746 r
  fifo_lo[50] (net)                                    38.1907              0.0000     0.6746 r
  U1762/IN2 (MUX21X1)                                             0.1350   -0.0055 @   0.6691 r
  U1762/Q (MUX21X1)                                               0.2526    0.1935 @   0.8626 r
  io_cmd_o[2] (net)                             4      75.3811              0.0000     0.8626 r
  io_cmd_o[2] (out)                                               0.2526   -0.0294 @   0.8332 r
  data arrival time                                                                    0.8332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9332


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0701    0.2080     0.6593 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.5337              0.0000     0.6593 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6593 r
  fifo_1__mem_fifo/data_o[97] (net)                    16.5337              0.0000     0.6593 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6593 r
  fifo_lo[137] (net)                                   16.5337              0.0000     0.6593 r
  U1937/IN2 (AND2X1)                                              0.0701   -0.0005 &   0.6588 r
  U1937/Q (AND2X1)                                                0.1535    0.1181 @   0.7768 r
  io_cmd_o[97] (net)                            4      43.9233              0.0000     0.7768 r
  U1938/INP (NBUFFX2)                                             0.1536   -0.0076 @   0.7693 r
  U1938/Z (NBUFFX2)                                               0.0412    0.0794     0.8487 r
  mem_cmd_o[97] (net)                           1      10.1238              0.0000     0.8487 r
  mem_cmd_o[97] (out)                                             0.0412   -0.0152 &   0.8334 r
  data arrival time                                                                    0.8334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9334


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0462    0.1937     0.5928 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.4020              0.0000     0.5928 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5928 r
  fifo_0__mem_fifo/data_o[16] (net)                     7.4020              0.0000     0.5928 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5928 r
  fifo_lo[14] (net)                                     7.4020              0.0000     0.5928 r
  U1788/IN1 (MUX21X1)                                             0.0462    0.0000 &   0.5928 r
  U1788/Q (MUX21X1)                                               0.2749    0.1787 @   0.7716 r
  io_cmd_o[16] (net)                            4      81.9111              0.0000     0.7716 r
  U1789/INP (NBUFFX2)                                             0.2749   -0.0263 @   0.7453 r
  U1789/Z (NBUFFX2)                                               0.0405    0.0905     0.8359 r
  mem_cmd_o[16] (net)                           1       4.2494              0.0000     0.8359 r
  mem_cmd_o[16] (out)                                             0.0405   -0.0021 &   0.8338 r
  data arrival time                                                                    0.8338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9338


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0677    0.2283     0.6283 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      19.1020              0.0000     0.6283 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6283 f
  fifo_0__mem_fifo/data_o[13] (net)                    19.1020              0.0000     0.6283 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6283 f
  fifo_lo[11] (net)                                    19.1020              0.0000     0.6283 f
  U1782/IN1 (MUX21X1)                                             0.0677   -0.0044 &   0.6239 f
  U1782/Q (MUX21X1)                                               0.2647    0.1906 @   0.8146 f
  io_cmd_o[13] (net)                            4      80.3995              0.0000     0.8146 f
  io_cmd_o[13] (out)                                              0.2647    0.0194 @   0.8340 f
  data arrival time                                                                    0.8340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9340


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1980    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0423    0.2128     0.6644 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       7.8505              0.0000     0.6644 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[101] (net)                    7.8505              0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6644 f
  fifo_lo[141] (net)                                    7.8505              0.0000     0.6644 f
  U1945/IN2 (AND2X1)                                              0.0423    0.0001 &   0.6645 f
  U1945/Q (AND2X1)                                                0.2869    0.1845 @   0.8490 f
  io_cmd_o[101] (net)                           4      84.4728              0.0000     0.8490 f
  io_cmd_o[101] (out)                                             0.2869   -0.0148 @   0.8342 f
  data arrival time                                                                    0.8342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9342


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1548    0.2475     0.6505 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      47.1736              0.0000     0.6505 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[43] (net)                    47.1736              0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6505 r
  fifo_lo[90] (net)                                    47.1736              0.0000     0.6505 r
  U1842/IN2 (MUX21X1)                                             0.1548   -0.0150 &   0.6356 r
  U1842/Q (MUX21X1)                                               0.3291    0.2232 @   0.8587 r
  io_cmd_o[43] (net)                            5      98.7954              0.0000     0.8587 r
  io_cmd_o[43] (out)                                              0.3291   -0.0245 @   0.8342 r
  data arrival time                                                                    0.8342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9342


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0516    0.2191     0.6713 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      11.9864              0.0000     0.6713 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[58] (net)                    11.9864              0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6713 f
  fifo_lo[98] (net)                                    11.9864              0.0000     0.6713 f
  U1858/IN2 (AND2X1)                                              0.0516    0.0004 &   0.6717 f
  U1858/Q (AND2X1)                                                0.2533    0.1782 @   0.8499 f
  io_cmd_o[58] (net)                            4      75.5102              0.0000     0.8499 f
  io_cmd_o[58] (out)                                              0.2533   -0.0152 @   0.8346 f
  data arrival time                                                                    0.8346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9346


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0565    0.2224     0.6742 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.1339              0.0000     0.6742 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6742 f
  fifo_1__mem_fifo/data_o[65] (net)                    14.1339              0.0000     0.6742 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6742 f
  fifo_lo[105] (net)                                   14.1339              0.0000     0.6742 f
  U1873/IN2 (AND2X1)                                              0.0565   -0.0003 &   0.6739 f
  U1873/Q (AND2X1)                                                0.2149    0.1562 @   0.8301 f
  io_cmd_o[65] (net)                            4      62.8930              0.0000     0.8301 f
  U1874/INP (NBUFFX2)                                             0.2149   -0.0641 @   0.7660 f
  U1874/Z (NBUFFX2)                                               0.0300    0.0688     0.8348 f
  mem_cmd_o[65] (net)                           1       1.9383              0.0000     0.8348 f
  mem_cmd_o[65] (out)                                             0.0300    0.0000 &   0.8348 f
  data arrival time                                                                    0.8348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9348


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0415    0.2111     0.6114 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.4927              0.0000     0.6114 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[30] (net)                     7.4927              0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.6114 f
  fifo_lo[28] (net)                                     7.4927              0.0000     0.6114 f
  U1816/IN1 (MUX21X1)                                             0.0415   -0.0014 &   0.6099 f
  U1816/Q (MUX21X1)                                               0.2755    0.1903 @   0.8002 f
  io_cmd_o[30] (net)                            4      83.8503              0.0000     0.8002 f
  U1817/INP (NBUFFX2)                                             0.2755   -0.0370 @   0.7632 f
  U1817/Z (NBUFFX2)                                               0.0332    0.0739     0.8372 f
  mem_cmd_o[30] (net)                           1       2.3011              0.0000     0.8372 f
  mem_cmd_o[30] (out)                                             0.0332   -0.0023 &   0.8349 f
  data arrival time                                                                    0.8349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9349


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1981    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0749    0.2104     0.6621 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.3232              0.0000     0.6621 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6621 r
  fifo_1__mem_fifo/data_o[60] (net)                    18.3232              0.0000     0.6621 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6621 r
  fifo_lo[100] (net)                                   18.3232              0.0000     0.6621 r
  U1863/IN2 (AND2X1)                                              0.0749   -0.0050 &   0.6571 r
  U1863/Q (AND2X1)                                                0.1768    0.1273 @   0.7844 r
  io_cmd_o[60] (net)                            4      51.6117              0.0000     0.7844 r
  U1864/INP (NBUFFX2)                                             0.1769   -0.0190 @   0.7654 r
  U1864/Z (NBUFFX2)                                               0.0421    0.0826     0.8480 r
  mem_cmd_o[60] (net)                           1       9.7989              0.0000     0.8480 r
  mem_cmd_o[60] (out)                                             0.0421   -0.0131 &   0.8349 r
  data arrival time                                                                    0.8349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9349


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0434    0.2123     0.6126 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.3119              0.0000     0.6126 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[41] (net)                     8.3119              0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6126 f
  fifo_lo[39] (net)                                     8.3119              0.0000     0.6126 f
  U1838/IN1 (MUX21X1)                                             0.0434   -0.0010 &   0.6117 f
  U1838/Q (MUX21X1)                                               0.2955    0.1982 @   0.8099 f
  io_cmd_o[41] (net)                            5      90.0371              0.0000     0.8099 f
  io_cmd_o[41] (out)                                              0.2955    0.0255 @   0.8354 f
  data arrival time                                                                    0.8354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9354


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1110    0.2513 @   0.6544 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      36.3307              0.0000     0.6544 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6544 f
  fifo_1__mem_fifo/data_o[15] (net)                    36.3307              0.0000     0.6544 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6544 f
  fifo_lo[62] (net)                                    36.3307              0.0000     0.6544 f
  U1786/IN2 (MUX21X1)                                             0.1110   -0.0011 @   0.6533 f
  U1786/Q (MUX21X1)                                               0.3347    0.2280 @   0.8814 f
  io_cmd_o[15] (net)                            4     102.6167              0.0000     0.8814 f
  io_cmd_o[15] (out)                                              0.3347   -0.0460 @   0.8354 f
  data arrival time                                                                    0.8354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9354


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4022     0.4022
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1909    0.0000     0.4022 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.2053    0.2629 @   0.6651 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      60.5706              0.0000     0.6651 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6651 r
  fifo_1__mem_fifo/data_o[33] (net)                    60.5706              0.0000     0.6651 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6651 r
  fifo_lo[80] (net)                                    60.5706              0.0000     0.6651 r
  U1822/IN2 (MUX21X1)                                             0.2063   -0.0457 @   0.6195 r
  U1822/Q (MUX21X1)                                               0.3273    0.2317 @   0.8512 r
  io_cmd_o[33] (net)                            4      98.2668              0.0000     0.8512 r
  io_cmd_o[33] (out)                                              0.3273   -0.0155 @   0.8357 r
  data arrival time                                                                    0.8357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9357


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0457    0.1934     0.5927 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       7.2250              0.0000     0.5927 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[8] (net)                      7.2250              0.0000     0.5927 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5927 r
  fifo_lo[6] (net)                                      7.2250              0.0000     0.5927 r
  U1772/IN1 (MUX21X1)                                             0.0457    0.0000 &   0.5927 r
  U1772/Q (MUX21X1)                                               0.2578    0.1734 @   0.7661 r
  io_cmd_o[8] (net)                             4      76.9519              0.0000     0.7661 r
  U1773/INP (NBUFFX2)                                             0.2578   -0.0163 @   0.7499 r
  U1773/Z (NBUFFX2)                                               0.0394    0.0884     0.8383 r
  mem_cmd_o[8] (net)                            1       4.0519              0.0000     0.8383 r
  mem_cmd_o[8] (out)                                              0.0394   -0.0026 &   0.8357 r
  data arrival time                                                                    0.8357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9357


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1420    0.2666 @   0.6697 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      48.4371              0.0000     0.6697 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[8] (net)                     48.4371              0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6697 f
  fifo_lo[55] (net)                                    48.4371              0.0000     0.6697 f
  U1772/IN2 (MUX21X1)                                             0.1420   -0.0133 @   0.6564 f
  U1772/Q (MUX21X1)                                               0.2509    0.1993 @   0.8557 f
  io_cmd_o[8] (net)                             4      76.2061              0.0000     0.8557 f
  io_cmd_o[8] (out)                                               0.2509   -0.0199 @   0.8358 f
  data arrival time                                                                    0.8358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9358


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0579    0.2222     0.6211 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      14.7460              0.0000     0.6211 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[42] (net)                    14.7460              0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.6211 f
  fifo_lo[40] (net)                                    14.7460              0.0000     0.6211 f
  U1840/IN1 (MUX21X1)                                             0.0579   -0.0028 &   0.6184 f
  U1840/Q (MUX21X1)                                               0.3389    0.2194 @   0.8377 f
  io_cmd_o[42] (net)                            5     104.1518              0.0000     0.8377 f
  io_cmd_o[42] (out)                                              0.3389   -0.0019 @   0.8358 f
  data arrival time                                                                    0.8358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9358


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0549    0.1997     0.6510 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.7380              0.0000     0.6510 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[87] (net)                    10.7380              0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6510 r
  fifo_lo[127] (net)                                   10.7380              0.0000     0.6510 r
  U1917/IN2 (AND2X1)                                              0.0549   -0.0006 &   0.6504 r
  U1917/Q (AND2X1)                                                0.2170    0.1423 @   0.7927 r
  io_cmd_o[87] (net)                            4      65.4007              0.0000     0.7927 r
  U1918/INP (NBUFFX2)                                             0.2170   -0.0360 @   0.7566 r
  U1918/Z (NBUFFX2)                                               0.0330    0.0793     0.8359 r
  mem_cmd_o[87] (net)                           1       1.0072              0.0000     0.8359 r
  mem_cmd_o[87] (out)                                             0.0330    0.0000 &   0.8359 r
  data arrival time                                                                    0.8359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9359


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2637    0.0000     0.4349 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1537    0.2490 @   0.6840 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.7131              0.0000     0.6840 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6840 r
  fifo_1__mem_fifo/data_o[5] (net)                     44.7131              0.0000     0.6840 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6840 r
  fifo_lo[52] (net)                                    44.7131              0.0000     0.6840 r
  U1766/IN2 (MUX21X1)                                             0.1540   -0.0348 @   0.6491 r
  U1766/Q (MUX21X1)                                               0.3054    0.2142 @   0.8634 r
  io_cmd_o[5] (net)                             4      91.2908              0.0000     0.8634 r
  io_cmd_o[5] (out)                                               0.3054   -0.0272 @   0.8362 r
  data arrival time                                                                    0.8362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9362


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0448    0.1928     0.5921 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.9151              0.0000     0.5921 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5921 r
  fifo_0__mem_fifo/data_o[4] (net)                      6.9151              0.0000     0.5921 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5921 r
  fifo_lo[2] (net)                                      6.9151              0.0000     0.5921 r
  U1764/IN1 (MUX21X1)                                             0.0448    0.0000 &   0.5922 r
  U1764/Q (MUX21X1)                                               0.2710    0.1783 @   0.7704 r
  io_cmd_o[4] (net)                             4      81.1853              0.0000     0.7704 r
  U1765/INP (NBUFFX2)                                             0.2710   -0.0194 @   0.7510 r
  U1765/Z (NBUFFX2)                                               0.0419    0.0915     0.8425 r
  mem_cmd_o[4] (net)                            1       5.5008              0.0000     0.8425 r
  mem_cmd_o[4] (out)                                              0.0419   -0.0061 &   0.8364 r
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0442    0.2130     0.6131 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2       8.6824              0.0000     0.6131 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6131 f
  fifo_0__mem_fifo/data_o[22] (net)                     8.6824              0.0000     0.6131 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6131 f
  fifo_lo[20] (net)                                     8.6824              0.0000     0.6131 f
  U1800/IN1 (MUX21X1)                                             0.0442   -0.0027 &   0.6104 f
  U1800/Q (MUX21X1)                                               0.2866    0.1964 @   0.8068 f
  io_cmd_o[22] (net)                            4      87.7046              0.0000     0.8068 f
  U1801/INP (NBUFFX2)                                             0.2866   -0.0452 @   0.7616 f
  U1801/Z (NBUFFX2)                                               0.0358    0.0765     0.8381 f
  mem_cmd_o[22] (net)                           1       4.0398              0.0000     0.8381 f
  mem_cmd_o[22] (out)                                             0.0358   -0.0015 &   0.8365 f
  data arrival time                                                                    0.8365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9365


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2644    0.0000     0.4342 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0459    0.1997     0.6340 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       7.3523              0.0000     0.6340 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6340 r
  fifo_1__mem_fifo/data_o[0] (net)                      7.3523              0.0000     0.6340 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6340 r
  fifo_lo[48] (net)                                     7.3523              0.0000     0.6340 r
  U5079/IN2 (AND2X1)                                              0.0459   -0.0005 &   0.6334 r
  U5079/Q (AND2X1)                                                0.3838    0.1965 @   0.8299 r
  io_cmd_o[0] (net)                             4     115.4275              0.0000     0.8299 r
  io_cmd_o[0] (out)                                               0.3838    0.0067 @   0.8366 r
  data arrival time                                                                    0.8366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9366


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2644    0.0000     0.4341 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1436    0.2455 @   0.6796 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      41.7041              0.0000     0.6796 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6796 r
  fifo_1__mem_fifo/data_o[51] (net)                    41.7041              0.0000     0.6796 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6796 r
  fifo_lo[94] (net)                                    41.7041              0.0000     0.6796 r
  U1850/IN2 (MUX21X1)                                             0.1437   -0.0138 @   0.6657 r
  U1850/Q (MUX21X1)                                               0.2831    0.2051 @   0.8708 r
  io_cmd_o[51] (net)                            4      84.5339              0.0000     0.8708 r
  io_cmd_o[51] (out)                                              0.2831   -0.0342 @   0.8367 r
  data arrival time                                                                    0.8367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9367


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0469    0.1942     0.5944 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.6999              0.0000     0.5944 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5944 r
  fifo_0__mem_fifo/data_o[27] (net)                     7.6999              0.0000     0.5944 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5944 r
  fifo_lo[25] (net)                                     7.6999              0.0000     0.5944 r
  U1810/IN1 (MUX21X1)                                             0.0469    0.0001 &   0.5945 r
  U1810/Q (MUX21X1)                                               0.3034    0.1895 @   0.7840 r
  io_cmd_o[27] (net)                            5      90.9284              0.0000     0.7840 r
  U1811/INP (NBUFFX2)                                             0.3034   -0.0364 @   0.7476 r
  U1811/Z (NBUFFX2)                                               0.0421    0.0939     0.8415 r
  mem_cmd_o[27] (net)                           1       4.4298              0.0000     0.8415 r
  mem_cmd_o[27] (out)                                             0.0421   -0.0037 &   0.8377 r
  data arrival time                                                                    0.8377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9377


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0712    0.2305     0.6305 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      20.6472              0.0000     0.6305 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6305 f
  fifo_0__mem_fifo/data_o[11] (net)                    20.6472              0.0000     0.6305 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6305 f
  fifo_lo[9] (net)                                     20.6472              0.0000     0.6305 f
  U1778/IN1 (MUX21X1)                                             0.0712   -0.0125 &   0.6180 f
  U1778/Q (MUX21X1)                                               0.2830    0.1986 @   0.8166 f
  io_cmd_o[11] (net)                            4      86.1949              0.0000     0.8166 f
  io_cmd_o[11] (out)                                              0.2830    0.0212 @   0.8378 f
  data arrival time                                                                    0.8378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9378


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0705    0.2081     0.6594 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.6791              0.0000     0.6594 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6594 r
  fifo_1__mem_fifo/data_o[99] (net)                    16.6791              0.0000     0.6594 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6594 r
  fifo_lo[139] (net)                                   16.6791              0.0000     0.6594 r
  U1941/IN2 (AND2X1)                                              0.0705   -0.0017 &   0.6578 r
  U1941/Q (AND2X1)                                                0.1596    0.1189 @   0.7767 r
  io_cmd_o[99] (net)                            4      45.7324              0.0000     0.7767 r
  U1942/INP (NBUFFX2)                                             0.1599   -0.0145 @   0.7623 r
  U1942/Z (NBUFFX2)                                               0.0447    0.0828     0.8451 r
  mem_cmd_o[99] (net)                           1      12.4701              0.0000     0.8451 r
  mem_cmd_o[99] (out)                                             0.0447   -0.0070 &   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1983    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0661    0.2059     0.6572 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      14.9862              0.0000     0.6572 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[94] (net)                    14.9862              0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6572 r
  fifo_lo[134] (net)                                   14.9862              0.0000     0.6572 r
  U1931/IN2 (AND2X1)                                              0.0661   -0.0067 &   0.6505 r
  U1931/Q (AND2X1)                                                0.0332    0.0595     0.7100 r
  n2644 (net)                                   1       3.4105              0.0000     0.7100 r
  icc_place1903/INP (NBUFFX2)                                     0.0332   -0.0005 &   0.7095 r
  icc_place1903/Z (NBUFFX2)                                       0.3022    0.1329 @   0.8424 r
  mem_cmd_o[94] (net)                           4     170.7200              0.0000     0.8424 r
  mem_cmd_o[94] (out)                                             0.3022   -0.0042 @   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1975    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0523    0.2196     0.6708 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.2890              0.0000     0.6708 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[67] (net)                    12.2890              0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6708 f
  fifo_lo[107] (net)                                   12.2890              0.0000     0.6708 f
  U1877/IN2 (AND2X1)                                              0.0523   -0.0021 &   0.6686 f
  U1877/Q (AND2X1)                                                0.2283    0.1627 @   0.8313 f
  io_cmd_o[67] (net)                            4      67.3884              0.0000     0.8313 f
  io_cmd_o[67] (out)                                              0.2283    0.0073 @   0.8386 f
  data arrival time                                                                    0.8386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9386


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1837    0.0000     0.3988 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0673    0.2054     0.6043 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      15.4700              0.0000     0.6043 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[51] (net)                    15.4700              0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6043 r
  fifo_lo[45] (net)                                    15.4700              0.0000     0.6043 r
  U1850/IN1 (MUX21X1)                                             0.0673   -0.0067 &   0.5976 r
  U1850/Q (MUX21X1)                                               0.2831    0.1867 @   0.7843 r
  io_cmd_o[51] (net)                            4      84.5339              0.0000     0.7843 r
  U1851/INP (NBUFFX2)                                             0.2831   -0.0344 @   0.7499 r
  U1851/Z (NBUFFX2)                                               0.0381    0.0890     0.8389 r
  mem_cmd_o[51] (net)                           1       2.0220              0.0000     0.8389 r
  mem_cmd_o[51] (out)                                             0.0381    0.0000 &   0.8389 r
  data arrival time                                                                    0.8389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9389


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0511    0.2188     0.6707 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      11.7659              0.0000     0.6707 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[76] (net)                    11.7659              0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6707 f
  fifo_lo[116] (net)                                   11.7659              0.0000     0.6707 f
  U1895/IN2 (AND2X1)                                              0.0511   -0.0010 &   0.6697 f
  U1895/Q (AND2X1)                                                0.2259    0.1603 @   0.8300 f
  io_cmd_o[76] (net)                            4      66.3757              0.0000     0.8300 f
  io_cmd_o[76] (out)                                              0.2259    0.0104 @   0.8404 f
  data arrival time                                                                    0.8404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9404


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1844    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0454    0.1932     0.5932 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       7.1138              0.0000     0.5932 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[28] (net)                     7.1138              0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5932 r
  fifo_lo[26] (net)                                     7.1138              0.0000     0.5932 r
  U1812/IN1 (MUX21X1)                                             0.0454   -0.0017 &   0.5915 r
  U1812/Q (MUX21X1)                                               0.1042    0.1133     0.7048 r
  n2647 (net)                                   1      27.5885              0.0000     0.7048 r
  icc_place1898/INP (NBUFFX2)                                     0.1042   -0.0146 &   0.6902 r
  icc_place1898/Z (NBUFFX2)                                       0.2505    0.1397 @   0.8299 r
  mem_cmd_o[28] (net)                           4     140.5072              0.0000     0.8299 r
  mem_cmd_o[28] (out)                                             0.2505    0.0108 @   0.8407 r
  data arrival time                                                                    0.8407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9407


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1846    0.0000     0.4005 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0733    0.2318     0.6324 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      21.5683              0.0000     0.6324 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6324 f
  fifo_0__mem_fifo/data_o[44] (net)                    21.5683              0.0000     0.6324 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6324 f
  fifo_lo[42] (net)                                    21.5683              0.0000     0.6324 f
  U1844/IN1 (MUX21X1)                                             0.0733   -0.0130 &   0.6194 f
  U1844/Q (MUX21X1)                                               0.2841    0.2005 @   0.8199 f
  io_cmd_o[44] (net)                            4      86.8831              0.0000     0.8199 f
  io_cmd_o[44] (out)                                              0.2841    0.0210 @   0.8409 f
  data arrival time                                                                    0.8409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9409


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2647    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1219    0.2627 @   0.6971 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      40.7072              0.0000     0.6971 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6971 f
  fifo_1__mem_fifo/data_o[45] (net)                    40.7072              0.0000     0.6971 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6971 f
  fifo_lo[92] (net)                                    40.7072              0.0000     0.6971 f
  U1846/IN2 (MUX21X1)                                             0.1219   -0.0285 @   0.6686 f
  U1846/Q (MUX21X1)                                               0.2712    0.2052 @   0.8737 f
  io_cmd_o[45] (net)                            4      82.6769              0.0000     0.8737 f
  io_cmd_o[45] (out)                                              0.2712   -0.0327 @   0.8410 f
  data arrival time                                                                    0.8410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9410


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0395    0.2094     0.6087 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       6.5993              0.0000     0.6087 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[8] (net)                      6.5993              0.0000     0.6087 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6087 f
  fifo_lo[6] (net)                                      6.5993              0.0000     0.6087 f
  U1772/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.6088 f
  U1772/Q (MUX21X1)                                               0.2509    0.1804 @   0.7891 f
  io_cmd_o[8] (net)                             4      76.2061              0.0000     0.7891 f
  U1773/INP (NBUFFX2)                                             0.2509   -0.0199 @   0.7693 f
  U1773/Z (NBUFFX2)                                               0.0343    0.0743     0.8436 f
  mem_cmd_o[8] (net)                            1       4.0519              0.0000     0.8436 f
  mem_cmd_o[8] (out)                                              0.0343   -0.0024 &   0.8413 f
  data arrival time                                                                    0.8413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1935/IN1 (AND2X1)                                              0.2930    0.0025 @   0.7389 r
  U1935/Q (AND2X1)                                                0.1770    0.1637 @   0.9026 r
  io_cmd_o[96] (net)                            4      51.8002              0.0000     0.9026 r
  io_cmd_o[96] (out)                                              0.1774   -0.0613 @   0.8413 r
  data arrival time                                                                    0.8413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9413


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0534    0.2204     0.6723 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.7699              0.0000     0.6723 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6723 f
  fifo_1__mem_fifo/data_o[96] (net)                    12.7699              0.0000     0.6723 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6723 f
  fifo_lo[136] (net)                                   12.7699              0.0000     0.6723 f
  U1935/IN2 (AND2X1)                                              0.0534   -0.0008 &   0.6715 f
  U1935/Q (AND2X1)                                                0.1759    0.1397 @   0.8112 f
  io_cmd_o[96] (net)                            4      51.0544              0.0000     0.8112 f
  U1936/INP (NBUFFX2)                                             0.1759   -0.0393 @   0.7719 f
  U1936/Z (NBUFFX2)                                               0.0430    0.0781     0.8500 f
  mem_cmd_o[96] (net)                           1      13.8266              0.0000     0.8500 f
  mem_cmd_o[96] (out)                                             0.0430   -0.0085 &   0.8415 f
  data arrival time                                                                    0.8415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9415


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0451    0.2146     0.6661 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.0723              0.0000     0.6661 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6661 f
  fifo_1__mem_fifo/data_o[110] (net)                    9.0723              0.0000     0.6661 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6661 f
  fifo_lo[150] (net)                                    9.0723              0.0000     0.6661 f
  U1963/IN2 (AND2X1)                                              0.0451   -0.0020 &   0.6640 f
  U1963/Q (AND2X1)                                                0.2448    0.1723 @   0.8363 f
  io_cmd_o[110] (net)                           4      72.7853              0.0000     0.8363 f
  U1964/INP (NBUFFX2)                                             0.2448   -0.0637 @   0.7726 f
  U1964/Z (NBUFFX2)                                               0.0307    0.0708     0.8434 f
  mem_cmd_o[110] (net)                          1       1.3371              0.0000     0.8434 f
  mem_cmd_o[110] (out)                                            0.0307   -0.0018 &   0.8416 f
  data arrival time                                                                    0.8416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9416


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0399    0.2097     0.6088 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       6.7762              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[16] (net)                     6.7762              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[14] (net)                                     6.7762              0.0000     0.6088 f
  U1788/IN1 (MUX21X1)                                             0.0399    0.0000 &   0.6089 f
  U1788/Q (MUX21X1)                                               0.2673    0.1864 @   0.7953 f
  io_cmd_o[16] (net)                            4      81.1653              0.0000     0.7953 f
  U1789/INP (NBUFFX2)                                             0.2673   -0.0274 @   0.7678 f
  U1789/Z (NBUFFX2)                                               0.0353    0.0756     0.8435 f
  mem_cmd_o[16] (net)                           1       4.2494              0.0000     0.8435 f
  mem_cmd_o[16] (out)                                             0.0353   -0.0017 &   0.8418 f
  data arrival time                                                                    0.8418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9418


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1979    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0567    0.2007     0.6524 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      11.4329              0.0000     0.6524 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6524 r
  fifo_1__mem_fifo/data_o[83] (net)                    11.4329              0.0000     0.6524 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6524 r
  fifo_lo[123] (net)                                   11.4329              0.0000     0.6524 r
  U1909/IN2 (AND2X1)                                              0.0567   -0.0007 &   0.6517 r
  U1909/Q (AND2X1)                                                0.2192    0.1430 @   0.7947 r
  io_cmd_o[83] (net)                            4      65.9740              0.0000     0.7947 r
  U1910/INP (NBUFFX2)                                             0.2192   -0.0383 @   0.7564 r
  U1910/Z (NBUFFX2)                                               0.0421    0.0869     0.8433 r
  mem_cmd_o[83] (net)                           1       7.8799              0.0000     0.8433 r
  mem_cmd_o[83] (out)                                             0.0421   -0.0010 &   0.8423 r
  data arrival time                                                                    0.8423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9423


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1767    0.0000     0.3949 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0532    0.1971     0.5920 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      10.0902              0.0000     0.5920 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[40] (net)                    10.0902              0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5920 r
  fifo_lo[38] (net)                                    10.0902              0.0000     0.5920 r
  U1836/IN1 (MUX21X1)                                             0.0532   -0.0042 &   0.5878 r
  U1836/Q (MUX21X1)                                               0.2916    0.1864 @   0.7743 r
  io_cmd_o[40] (net)                            5      87.1424              0.0000     0.7743 r
  U1837/INP (NBUFFX2)                                             0.2916   -0.0189 @   0.7554 r
  U1837/Z (NBUFFX2)                                               0.0384    0.0898     0.8452 r
  mem_cmd_o[40] (net)                           1       1.8924              0.0000     0.8452 r
  mem_cmd_o[40] (out)                                             0.0384   -0.0027 &   0.8425 r
  data arrival time                                                                    0.8425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9425


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1522    0.2728 @   0.6759 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      53.0918              0.0000     0.6759 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[7] (net)                     53.0918              0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6759 f
  fifo_lo[54] (net)                                    53.0918              0.0000     0.6759 f
  U1770/IN2 (MUX21X1)                                             0.1522   -0.0288 @   0.6472 f
  U1770/Q (MUX21X1)                                               0.2914    0.2174 @   0.8646 f
  io_cmd_o[7] (net)                             4      89.3000              0.0000     0.8646 f
  io_cmd_o[7] (out)                                               0.2914   -0.0220 @   0.8426 f
  data arrival time                                                                    0.8426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9426


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0687    0.2289     0.6278 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.5391              0.0000     0.6278 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6278 f
  fifo_0__mem_fifo/data_o[24] (net)                    19.5391              0.0000     0.6278 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6278 f
  fifo_lo[22] (net)                                    19.5391              0.0000     0.6278 f
  U1804/IN1 (MUX21X1)                                             0.0687   -0.0038 &   0.6240 f
  U1804/Q (MUX21X1)                                               0.4234    0.2538 @   0.8778 f
  io_cmd_o[24] (net)                            5     130.4080              0.0000     0.8778 f
  io_cmd_o[24] (out)                                              0.4234   -0.0343 @   0.8436 f
  data arrival time                                                                    0.8436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9436


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0406    0.2103     0.6105 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.0741              0.0000     0.6105 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6105 f
  fifo_0__mem_fifo/data_o[27] (net)                     7.0741              0.0000     0.6105 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6105 f
  fifo_lo[25] (net)                                     7.0741              0.0000     0.6105 f
  U1810/IN1 (MUX21X1)                                             0.0406    0.0001 &   0.6106 f
  U1810/Q (MUX21X1)                                               0.2938    0.1981 @   0.8087 f
  io_cmd_o[27] (net)                            5      89.8174              0.0000     0.8087 f
  U1811/INP (NBUFFX2)                                             0.2938   -0.0384 @   0.7702 f
  U1811/Z (NBUFFX2)                                               0.0366    0.0773     0.8475 f
  mem_cmd_o[27] (net)                           1       4.4298              0.0000     0.8475 f
  mem_cmd_o[27] (out)                                             0.0366   -0.0035 &   0.8441 f
  data arrival time                                                                    0.8441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9441


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0556    0.2001     0.6517 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      11.0066              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[78] (net)                    11.0066              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[118] (net)                                   11.0066              0.0000     0.6517 r
  U1899/IN2 (AND2X1)                                              0.0556   -0.0026 &   0.6491 r
  U1899/Q (AND2X1)                                                0.2350    0.1490 @   0.7981 r
  io_cmd_o[78] (net)                            4      71.0670              0.0000     0.7981 r
  U1900/INP (NBUFFX2)                                             0.2350   -0.0401 @   0.7581 r
  U1900/Z (NBUFFX2)                                               0.0458    0.0917     0.8497 r
  mem_cmd_o[78] (net)                           1      10.0845              0.0000     0.8497 r
  mem_cmd_o[78] (out)                                             0.0458   -0.0050 &   0.8447 r
  data arrival time                                                                    0.8447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9447


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1569    0.2438 @   0.6469 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      45.3007              0.0000     0.6469 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6469 r
  fifo_1__mem_fifo/data_o[21] (net)                    45.3007              0.0000     0.6469 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6469 r
  fifo_lo[68] (net)                                    45.3007              0.0000     0.6469 r
  U1798/IN2 (MUX21X1)                                             0.1574   -0.0241 @   0.6228 r
  U1798/Q (MUX21X1)                                               0.2733    0.2035 @   0.8262 r
  io_cmd_o[21] (net)                            4      81.2649              0.0000     0.8262 r
  io_cmd_o[21] (out)                                              0.2733    0.0186 @   0.8448 r
  data arrival time                                                                    0.8448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9448


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2644    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0443    0.1986     0.6330 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       6.7678              0.0000     0.6330 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6330 r
  fifo_1__mem_fifo/data_o[54] (net)                     6.7678              0.0000     0.6330 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6330 r
  fifo_lo[97] (net)                                     6.7678              0.0000     0.6330 r
  U1856/IN2 (AND2X1)                                              0.0443    0.0000 &   0.6330 r
  U1856/Q (AND2X1)                                                0.4613    0.2177 @   0.8507 r
  io_cmd_o[54] (net)                            4     137.4827              0.0000     0.8507 r
  io_cmd_o[54] (out)                                              0.4613   -0.0057 @   0.8450 r
  data arrival time                                                                    0.8450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9450


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1838    0.0000     0.3993 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0387    0.2088     0.6081 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.2893              0.0000     0.6081 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6081 f
  fifo_0__mem_fifo/data_o[4] (net)                      6.2893              0.0000     0.6081 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6081 f
  fifo_lo[2] (net)                                      6.2893              0.0000     0.6081 f
  U1764/IN1 (MUX21X1)                                             0.0387    0.0000 &   0.6082 f
  U1764/Q (MUX21X1)                                               0.2637    0.1860 @   0.7942 f
  io_cmd_o[4] (net)                             4      80.4395              0.0000     0.7942 f
  U1765/INP (NBUFFX2)                                             0.2637   -0.0201 @   0.7740 f
  U1765/Z (NBUFFX2)                                               0.0367    0.0768     0.8508 f
  mem_cmd_o[4] (net)                            1       5.5008              0.0000     0.8508 f
  mem_cmd_o[4] (out)                                              0.0367   -0.0056 &   0.8452 f
  data arrival time                                                                    0.8452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9452


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1902    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1552    0.2433 @   0.6459 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      44.8353              0.0000     0.6459 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[39] (net)                    44.8353              0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6459 r
  fifo_lo[86] (net)                                    44.8353              0.0000     0.6459 r
  U1834/IN2 (MUX21X1)                                             0.1556   -0.0222 @   0.6238 r
  U1834/Q (MUX21X1)                                               0.4617    0.2669 @   0.8907 r
  io_cmd_o[39] (net)                            5     138.8558              0.0000     0.8907 r
  io_cmd_o[39] (out)                                              0.4617   -0.0451 @   0.8455 r
  data arrival time                                                                    0.8455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9455


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2637    0.0000     0.4350 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1544    0.2491 @   0.6841 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      44.8525              0.0000     0.6841 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6841 r
  fifo_1__mem_fifo/data_o[6] (net)                     44.8525              0.0000     0.6841 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.6841 r
  fifo_lo[53] (net)                                    44.8525              0.0000     0.6841 r
  U1768/IN2 (MUX21X1)                                             0.1548   -0.0330 @   0.6511 r
  U1768/Q (MUX21X1)                                               0.2618    0.1992 @   0.8502 r
  io_cmd_o[6] (net)                             4      77.7822              0.0000     0.8502 r
  io_cmd_o[6] (out)                                               0.2618   -0.0046 @   0.8456 r
  data arrival time                                                                    0.8456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9456


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2645    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1495    0.2468 @   0.6811 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      43.0541              0.0000     0.6811 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6811 r
  fifo_1__mem_fifo/data_o[52] (net)                    43.0541              0.0000     0.6811 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6811 r
  fifo_lo[95] (net)                                    43.0541              0.0000     0.6811 r
  U1852/IN2 (MUX21X1)                                             0.1498   -0.0297 @   0.6513 r
  U1852/Q (MUX21X1)                                               0.2858    0.2072 @   0.8586 r
  io_cmd_o[52] (net)                            4      85.3297              0.0000     0.8586 r
  io_cmd_o[52] (out)                                              0.2858   -0.0129 @   0.8457 r
  data arrival time                                                                    0.8457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9457


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1837    0.0000     0.3988 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0581    0.2223     0.6212 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      14.8442              0.0000     0.6212 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6212 f
  fifo_0__mem_fifo/data_o[51] (net)                    14.8442              0.0000     0.6212 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6212 f
  fifo_lo[45] (net)                                    14.8442              0.0000     0.6212 f
  U1850/IN1 (MUX21X1)                                             0.0581   -0.0063 &   0.6148 f
  U1850/Q (MUX21X1)                                               0.2748    0.1936 @   0.8084 f
  io_cmd_o[51] (net)                            4      83.7881              0.0000     0.8084 f
  U1851/INP (NBUFFX2)                                             0.2748   -0.0361 @   0.7724 f
  U1851/Z (NBUFFX2)                                               0.0329    0.0736     0.8460 f
  mem_cmd_o[51] (net)                           1       2.0220              0.0000     0.8460 f
  mem_cmd_o[51] (out)                                             0.0329    0.0000 &   0.8460 f
  data arrival time                                                                    0.8460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9460


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.2227    0.2708 @   0.6738 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      66.6185              0.0000     0.6738 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6738 r
  fifo_1__mem_fifo/data_o[26] (net)                    66.6185              0.0000     0.6738 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6738 r
  fifo_lo[73] (net)                                    66.6185              0.0000     0.6738 r
  U1808/IN2 (MUX21X1)                                             0.2236   -0.0433 @   0.6304 r
  U1808/Q (MUX21X1)                                               0.3030    0.2266 @   0.8570 r
  io_cmd_o[26] (net)                            5      90.8426              0.0000     0.8570 r
  io_cmd_o[26] (out)                                              0.3030   -0.0095 @   0.8475 r
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0634    0.2044     0.6561 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.9774              0.0000     0.6561 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[59] (net)                    13.9774              0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6561 r
  fifo_lo[99] (net)                                    13.9774              0.0000     0.6561 r
  U1861/IN2 (AND2X1)                                              0.0634   -0.0039 &   0.6522 r
  U1861/Q (AND2X1)                                                0.2340    0.1499 @   0.8021 r
  io_cmd_o[59] (net)                            4      70.8082              0.0000     0.8021 r
  U1862/INP (NBUFFX2)                                             0.2340   -0.0375 @   0.7646 r
  U1862/Z (NBUFFX2)                                               0.0421    0.0884     0.8530 r
  mem_cmd_o[59] (net)                           1       7.2294              0.0000     0.8530 r
  mem_cmd_o[59] (out)                                             0.0421   -0.0056 &   0.8475 r
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1838    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1034    0.2235 @   0.6227 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      29.3037              0.0000     0.6227 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[31] (net)                    29.3037              0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.6227 r
  fifo_lo[29] (net)                                    29.3037              0.0000     0.6227 r
  U1818/IN1 (MUX21X1)                                             0.1035   -0.0238 @   0.5988 r
  U1818/Q (MUX21X1)                                               0.4411    0.2446 @   0.8434 r
  io_cmd_o[31] (net)                            4     131.7636              0.0000     0.8434 r
  io_cmd_o[31] (out)                                              0.4411    0.0041 @   0.8475 r
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0864    0.2403 @   0.6860 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      27.7668              0.0000     0.6860 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6860 f
  fifo_1__mem_fifo/data_o[115] (net)                   27.7668              0.0000     0.6860 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6860 f
  fifo_lo[155] (net)                                   27.7668              0.0000     0.6860 f
  U1973/IN2 (AND2X1)                                              0.0864   -0.0010 @   0.6849 f
  U1973/Q (AND2X1)                                                0.2244    0.1656 @   0.8506 f
  io_cmd_o[115] (net)                           4      65.5288              0.0000     0.8506 f
  io_cmd_o[115] (out)                                             0.2244   -0.0030 @   0.8475 f
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0825    0.2131     0.6131 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      21.1881              0.0000     0.6131 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[14] (net)                    21.1881              0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6131 r
  fifo_lo[12] (net)                                    21.1881              0.0000     0.6131 r
  U1784/IN1 (MUX21X1)                                             0.0825   -0.0075 &   0.6057 r
  U1784/Q (MUX21X1)                                               0.3466    0.2103 @   0.8160 r
  io_cmd_o[14] (net)                            4     103.5302              0.0000     0.8160 r
  io_cmd_o[14] (out)                                              0.3466    0.0316 @   0.8476 r
  data arrival time                                                                    0.8476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0554    0.2000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.9462              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[81] (net)                    10.9462              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[121] (net)                                   10.9462              0.0000     0.6517 r
  U1905/IN2 (AND2X1)                                              0.0554   -0.0033 &   0.6485 r
  U1905/Q (AND2X1)                                                0.2339    0.1484 @   0.7968 r
  io_cmd_o[81] (net)                            4      70.2786              0.0000     0.7968 r
  U1906/INP (NBUFFX2)                                             0.2346   -0.0350 @   0.7619 r
  U1906/Z (NBUFFX2)                                               0.0395    0.0863     0.8482 r
  mem_cmd_o[81] (net)                           1       5.1817              0.0000     0.8482 r
  mem_cmd_o[81] (out)                                             0.0395   -0.0006 &   0.8476 r
  data arrival time                                                                    0.8476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9476


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1979    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0407    0.2116     0.6633 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.1478              0.0000     0.6633 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6633 f
  fifo_1__mem_fifo/data_o[98] (net)                     7.1478              0.0000     0.6633 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6633 f
  fifo_lo[138] (net)                                    7.1478              0.0000     0.6633 f
  U1939/IN2 (AND2X1)                                              0.0407    0.0000 &   0.6634 f
  U1939/Q (AND2X1)                                                0.2562    0.1712 @   0.8346 f
  io_cmd_o[98] (net)                            4      75.5139              0.0000     0.8346 f
  io_cmd_o[98] (out)                                              0.2562    0.0133 @   0.8479 f
  data arrival time                                                                    0.8479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9479


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1368    0.2663 @   0.6693 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      47.7012              0.0000     0.6693 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6693 f
  fifo_1__mem_fifo/data_o[34] (net)                    47.7012              0.0000     0.6693 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6693 f
  fifo_lo[81] (net)                                    47.7012              0.0000     0.6693 f
  U1824/IN2 (MUX21X1)                                             0.1368   -0.0224 @   0.6469 f
  U1824/Q (MUX21X1)                                               0.2697    0.2056 @   0.8525 f
  io_cmd_o[34] (net)                            4      81.9492              0.0000     0.8525 f
  io_cmd_o[34] (out)                                              0.2697   -0.0044 @   0.8480 f
  data arrival time                                                                    0.8480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9480


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1820    0.2875 @   0.6906 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      64.8029              0.0000     0.6906 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6906 f
  fifo_1__mem_fifo/data_o[23] (net)                    64.8029              0.0000     0.6906 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6906 f
  fifo_lo[70] (net)                                    64.8029              0.0000     0.6906 f
  U1802/IN2 (MUX21X1)                                             0.1820   -0.0364 @   0.6542 f
  U1802/Q (MUX21X1)                                               0.2882    0.2193 @   0.8736 f
  io_cmd_o[23] (net)                            4      88.1720              0.0000     0.8736 f
  io_cmd_o[23] (out)                                              0.2882   -0.0254 @   0.8481 f
  data arrival time                                                                    0.8481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9481


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1569    0.2748 @   0.6778 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      54.7120              0.0000     0.6778 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6778 f
  fifo_1__mem_fifo/data_o[38] (net)                    54.7120              0.0000     0.6778 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6778 f
  fifo_lo[85] (net)                                    54.7120              0.0000     0.6778 f
  U1832/IN2 (MUX21X1)                                             0.1569   -0.0355 @   0.6423 f
  U1832/Q (MUX21X1)                                               0.3622    0.2458 @   0.8881 f
  io_cmd_o[38] (net)                            5     111.6222              0.0000     0.8881 f
  io_cmd_o[38] (out)                                              0.3622   -0.0399 @   0.8482 f
  data arrival time                                                                    0.8482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9482


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1837    0.0000     0.3978 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0595    0.2012     0.5989 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      12.5082              0.0000     0.5989 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5989 r
  fifo_0__mem_fifo/data_o[5] (net)                     12.5082              0.0000     0.5989 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5989 r
  fifo_lo[3] (net)                                     12.5082              0.0000     0.5989 r
  U1766/IN1 (MUX21X1)                                             0.0595   -0.0035 &   0.5954 r
  U1766/Q (MUX21X1)                                               0.3054    0.1923 @   0.7877 r
  io_cmd_o[5] (net)                             4      91.2908              0.0000     0.7877 r
  U1767/INP (NBUFFX2)                                             0.3054   -0.0261 @   0.7616 r
  U1767/Z (NBUFFX2)                                               0.0446    0.0962     0.8578 r
  mem_cmd_o[5] (net)                            1       6.3190              0.0000     0.8578 r
  mem_cmd_o[5] (out)                                              0.0446   -0.0086 &   0.8492 r
  data arrival time                                                                    0.8492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9492


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0526    0.2198     0.6713 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      12.4133              0.0000     0.6713 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[73] (net)                    12.4133              0.0000     0.6713 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6713 f
  fifo_lo[113] (net)                                   12.4133              0.0000     0.6713 f
  U1889/IN2 (AND2X1)                                              0.0526   -0.0049 &   0.6664 f
  U1889/Q (AND2X1)                                                0.2403    0.1711 @   0.8374 f
  io_cmd_o[73] (net)                            4      71.0207              0.0000     0.8374 f
  U1890/INP (NBUFFX2)                                             0.2403   -0.0590 @   0.7784 f
  U1890/Z (NBUFFX2)                                               0.0309    0.0708     0.8492 f
  mem_cmd_o[73] (net)                           1       1.7024              0.0000     0.8492 f
  mem_cmd_o[73] (out)                                             0.0309    0.0000 &   0.8492 f
  data arrival time                                                                    0.8492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9492


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1975    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0575    0.2231     0.6749 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.5683              0.0000     0.6749 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[62] (net)                    14.5683              0.0000     0.6749 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6749 f
  fifo_lo[102] (net)                                   14.5683              0.0000     0.6749 f
  U1867/IN2 (AND2X1)                                              0.0575   -0.0046 &   0.6703 f
  U1867/Q (AND2X1)                                                0.2009    0.1504 @   0.8206 f
  io_cmd_o[62] (net)                            4      58.6938              0.0000     0.8206 f
  U1868/INP (NBUFFX2)                                             0.2009   -0.0297 @   0.7909 f
  U1868/Z (NBUFFX2)                                               0.0292    0.0674     0.8584 f
  mem_cmd_o[62] (net)                           1       1.7914              0.0000     0.8584 f
  mem_cmd_o[62] (out)                                             0.0292   -0.0091 &   0.8493 f
  data arrival time                                                                    0.8493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9493


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1983    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0493    0.2176     0.6690 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      10.9382              0.0000     0.6690 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6690 f
  fifo_1__mem_fifo/data_o[71] (net)                    10.9382              0.0000     0.6690 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.6690 f
  fifo_lo[111] (net)                                   10.9382              0.0000     0.6690 f
  U1885/IN2 (AND2X1)                                              0.0493   -0.0016 &   0.6674 f
  U1885/Q (AND2X1)                                                0.2996    0.1974 @   0.8648 f
  io_cmd_o[71] (net)                            4      90.0915              0.0000     0.8648 f
  io_cmd_o[71] (out)                                              0.2996   -0.0153 @   0.8495 f
  data arrival time                                                                    0.8495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9495


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1767    0.0000     0.3949 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0460    0.2135     0.6085 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       9.4645              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[40] (net)                     9.4645              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6085 f
  fifo_lo[38] (net)                                     9.4645              0.0000     0.6085 f
  U1836/IN1 (MUX21X1)                                             0.0460   -0.0038 &   0.6046 f
  U1836/Q (MUX21X1)                                               0.2810    0.1935 @   0.7981 f
  io_cmd_o[40] (net)                            5      85.6169              0.0000     0.7981 f
  U1837/INP (NBUFFX2)                                             0.2810   -0.0199 @   0.7782 f
  U1837/Z (NBUFFX2)                                               0.0330    0.0738     0.8520 f
  mem_cmd_o[40] (net)                           1       1.8924              0.0000     0.8520 f
  mem_cmd_o[40] (out)                                             0.0330   -0.0023 &   0.8497 f
  data arrival time                                                                    0.8497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1975    0.0000     0.4509 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0519    0.1980     0.6490 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.5993              0.0000     0.6490 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.5993              0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6490 r
  fifo_lo[151] (net)                                    9.5993              0.0000     0.6490 r
  U1965/IN2 (AND2X1)                                              0.0519   -0.0010 &   0.6480 r
  U1965/Q (AND2X1)                                                0.2456    0.1527 @   0.8006 r
  io_cmd_o[111] (net)                           4      74.4548              0.0000     0.8006 r
  U1966/INP (NBUFFX2)                                             0.2456   -0.0376 @   0.7630 r
  U1966/Z (NBUFFX2)                                               0.0477    0.0944     0.8574 r
  mem_cmd_o[111] (net)                          1      11.1239              0.0000     0.8574 r
  mem_cmd_o[111] (out)                                            0.0477   -0.0077 &   0.8497 r
  data arrival time                                                                    0.8497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1900    0.2914 @   0.6944 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      67.8897              0.0000     0.6944 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6944 f
  fifo_1__mem_fifo/data_o[19] (net)                    67.8897              0.0000     0.6944 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6944 f
  fifo_lo[66] (net)                                    67.8897              0.0000     0.6944 f
  U1794/IN2 (MUX21X1)                                             0.1900   -0.0527 @   0.6417 f
  U1794/Q (MUX21X1)                                               0.2787    0.2162 @   0.8579 f
  io_cmd_o[19] (net)                            4      85.0975              0.0000     0.8579 f
  io_cmd_o[19] (out)                                              0.2787   -0.0080 @   0.8500 f
  data arrival time                                                                    0.8500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9500


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0501    0.1971     0.6483 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.9161              0.0000     0.6483 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.9161              0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6483 r
  fifo_lo[153] (net)                                    8.9161              0.0000     0.6483 r
  U1969/IN2 (AND2X1)                                              0.0501   -0.0043 &   0.6441 r
  U1969/Q (AND2X1)                                                0.2451    0.1517 @   0.7958 r
  io_cmd_o[113] (net)                           4      73.6330              0.0000     0.7958 r
  U1970/INP (NBUFFX2)                                             0.2460   -0.0279 @   0.7680 r
  U1970/Z (NBUFFX2)                                               0.0354    0.0840     0.8519 r
  mem_cmd_o[113] (net)                          1       1.4475              0.0000     0.8519 r
  mem_cmd_o[113] (out)                                            0.0354   -0.0019 &   0.8500 r
  data arrival time                                                                    0.8500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9500


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.1078    0.2509 @   0.6965 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      35.8100              0.0000     0.6965 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6965 f
  fifo_1__mem_fifo/data_o[104] (net)                   35.8100              0.0000     0.6965 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6965 f
  fifo_lo[144] (net)                                   35.8100              0.0000     0.6965 f
  U1951/IN2 (AND2X1)                                              0.1078    0.0010 @   0.6975 f
  U1951/Q (AND2X1)                                                0.2487    0.1803 @   0.8778 f
  io_cmd_o[104] (net)                           4      72.8489              0.0000     0.8778 f
  io_cmd_o[104] (out)                                             0.2487   -0.0277 @   0.8501 f
  data arrival time                                                                    0.8501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9501


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0513    0.1977     0.6482 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.3729              0.0000     0.6482 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[121] (net)                    9.3729              0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6482 r
  fifo_lo[161] (net)                                    9.3729              0.0000     0.6482 r
  U1985/IN2 (AND2X1)                                              0.0513   -0.0009 &   0.6473 r
  U1985/Q (AND2X1)                                                0.2069    0.1368 @   0.7841 r
  io_cmd_o[121] (net)                           4      61.7495              0.0000     0.7841 r
  U1986/INP (NBUFFX2)                                             0.2069   -0.0122 @   0.7719 r
  U1986/Z (NBUFFX2)                                               0.0329    0.0783     0.8502 r
  mem_cmd_o[121] (net)                          1       1.4394              0.0000     0.8502 r
  mem_cmd_o[121] (out)                                            0.0329    0.0000 &   0.8502 r
  data arrival time                                                                    0.8502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9502


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1409    0.2677 @   0.6707 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      48.9106              0.0000     0.6707 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[29] (net)                    48.9106              0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6707 f
  fifo_lo[76] (net)                                    48.9106              0.0000     0.6707 f
  U1814/IN2 (MUX21X1)                                             0.1409   -0.0218 @   0.6489 f
  U1814/Q (MUX21X1)                                               0.2781    0.2099 @   0.8588 f
  io_cmd_o[29] (net)                            4      84.7717              0.0000     0.8588 f
  io_cmd_o[29] (out)                                              0.2781   -0.0084 @   0.8503 f
  data arrival time                                                                    0.8503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9503


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0505    0.2184     0.6697 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.5026              0.0000     0.6697 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[68] (net)                    11.5026              0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6697 f
  fifo_lo[108] (net)                                   11.5026              0.0000     0.6697 f
  U1879/IN2 (AND2X1)                                              0.0505   -0.0017 &   0.6680 f
  U1879/Q (AND2X1)                                                0.2469    0.1732 @   0.8412 f
  io_cmd_o[68] (net)                            4      72.7788              0.0000     0.8412 f
  io_cmd_o[68] (out)                                              0.2469    0.0098 @   0.8510 f
  data arrival time                                                                    0.8510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9510


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0498    0.1969     0.6480 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.8133              0.0000     0.6480 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[100] (net)                    8.8133              0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6480 r
  fifo_lo[140] (net)                                    8.8133              0.0000     0.6480 r
  U1943/IN2 (AND2X1)                                              0.0498   -0.0005 &   0.6475 r
  U1943/Q (AND2X1)                                                0.2059    0.1364 @   0.7839 r
  io_cmd_o[100] (net)                           4      61.5029              0.0000     0.7839 r
  U1944/INP (NBUFFX2)                                             0.2059   -0.0093 @   0.7747 r
  U1944/Z (NBUFFX2)                                               0.0391    0.0832     0.8578 r
  mem_cmd_o[100] (net)                          1       6.2194              0.0000     0.8578 r
  mem_cmd_o[100] (out)                                            0.0391   -0.0068 &   0.8511 r
  data arrival time                                                                    0.8511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9511


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0627    0.2040     0.6557 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      13.7211              0.0000     0.6557 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6557 r
  fifo_1__mem_fifo/data_o[64] (net)                    13.7211              0.0000     0.6557 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.6557 r
  fifo_lo[104] (net)                                   13.7211              0.0000     0.6557 r
  U1871/IN2 (AND2X1)                                              0.0627   -0.0011 &   0.6546 r
  U1871/Q (AND2X1)                                                0.3106    0.1802 @   0.8348 r
  io_cmd_o[64] (net)                            4      95.5553              0.0000     0.8348 r
  io_cmd_o[64] (out)                                              0.3106    0.0164 @   0.8512 r
  data arrival time                                                                    0.8512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9512


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4520     0.4520
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1983    0.0000     0.4520 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0592    0.2242     0.6762 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      15.3144              0.0000     0.6762 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6762 f
  fifo_1__mem_fifo/data_o[74] (net)                    15.3144              0.0000     0.6762 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6762 f
  fifo_lo[114] (net)                                   15.3144              0.0000     0.6762 f
  U1891/IN2 (AND2X1)                                              0.0592   -0.0021 &   0.6741 f
  U1891/Q (AND2X1)                                                0.1859    0.1451 @   0.8192 f
  io_cmd_o[74] (net)                            4      53.7721              0.0000     0.8192 f
  U1892/INP (NBUFFX2)                                             0.1859   -0.0402 @   0.7790 f
  U1892/Z (NBUFFX2)                                               0.0425    0.0782     0.8572 f
  mem_cmd_o[74] (net)                           1      13.0422              0.0000     0.8572 f
  mem_cmd_o[74] (out)                                             0.0425   -0.0060 &   0.8512 f
  data arrival time                                                                    0.8512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9512


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0901    0.2420 @   0.6410 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      29.3849              0.0000     0.6410 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6410 f
  fifo_0__mem_fifo/data_o[37] (net)                    29.3849              0.0000     0.6410 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.6410 f
  fifo_lo[35] (net)                                    29.3849              0.0000     0.6410 f
  U1830/IN1 (MUX21X1)                                             0.0902   -0.0173 @   0.6236 f
  U1830/Q (MUX21X1)                                               0.3855    0.2413 @   0.8649 f
  io_cmd_o[37] (net)                            5     118.1450              0.0000     0.8649 f
  io_cmd_o[37] (out)                                              0.3855   -0.0137 @   0.8512 f
  data arrival time                                                                    0.8512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9512


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1845    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1056    0.2244     0.6248 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      29.7041              0.0000     0.6248 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6248 r
  fifo_0__mem_fifo/data_o[45] (net)                    29.7041              0.0000     0.6248 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6248 r
  fifo_lo[43] (net)                                    29.7041              0.0000     0.6248 r
  U1846/IN1 (MUX21X1)                                             0.1056   -0.0234 &   0.6014 r
  U1846/Q (MUX21X1)                                               0.2789    0.1943 @   0.7957 r
  io_cmd_o[45] (net)                            4      83.4227              0.0000     0.7957 r
  U1847/INP (NBUFFX2)                                             0.2789   -0.0320 @   0.7637 r
  U1847/Z (NBUFFX2)                                               0.0383    0.0889     0.8526 r
  mem_cmd_o[45] (net)                           1       2.3311              0.0000     0.8526 r
  mem_cmd_o[45] (out)                                             0.0383   -0.0009 &   0.8517 r
  data arrival time                                                                    0.8517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1902    0.0000     0.4023 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1437    0.2672 @   0.6695 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      48.9239              0.0000     0.6695 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6695 f
  fifo_1__mem_fifo/data_o[16] (net)                    48.9239              0.0000     0.6695 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6695 f
  fifo_lo[63] (net)                                    48.9239              0.0000     0.6695 f
  U1788/IN2 (MUX21X1)                                             0.1437    0.0044 @   0.6739 f
  U1788/Q (MUX21X1)                                               0.2673    0.2054 @   0.8793 f
  io_cmd_o[16] (net)                            4      81.1653              0.0000     0.8793 f
  io_cmd_o[16] (out)                                              0.2673   -0.0275 @   0.8518 f
  data arrival time                                                                    0.8518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9518


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0619    0.2025     0.6027 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      13.4011              0.0000     0.6027 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6027 r
  fifo_0__mem_fifo/data_o[23] (net)                    13.4011              0.0000     0.6027 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6027 r
  fifo_lo[21] (net)                                    13.4011              0.0000     0.6027 r
  U1802/IN1 (MUX21X1)                                             0.0619   -0.0080 &   0.5947 r
  U1802/Q (MUX21X1)                                               0.2968    0.1907 @   0.7853 r
  io_cmd_o[23] (net)                            4      88.9177              0.0000     0.7853 r
  U1803/INP (NBUFFX2)                                             0.2968   -0.0245 @   0.7608 r
  U1803/Z (NBUFFX2)                                               0.0395    0.0911     0.8519 r
  mem_cmd_o[23] (net)                           1       2.5700              0.0000     0.8519 r
  mem_cmd_o[23] (out)                                             0.0395    0.0000 &   0.8519 r
  data arrival time                                                                    0.8519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9519


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0566    0.2006     0.6520 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.3986              0.0000     0.6520 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.3986              0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6520 r
  fifo_lo[126] (net)                                   11.3986              0.0000     0.6520 r
  U1915/IN2 (AND2X1)                                              0.0566   -0.0023 &   0.6497 r
  U1915/Q (AND2X1)                                                0.2195    0.1439 @   0.7936 r
  io_cmd_o[86] (net)                            4      66.3555              0.0000     0.7936 r
  U1916/INP (NBUFFX2)                                             0.2195   -0.0103 @   0.7833 r
  U1916/Z (NBUFFX2)                                               0.0345    0.0807     0.8640 r
  mem_cmd_o[86] (net)                           1       2.0160              0.0000     0.8640 r
  mem_cmd_o[86] (out)                                             0.0345   -0.0115 &   0.8525 r
  data arrival time                                                                    0.8525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1434    0.2691 @   0.6722 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      50.0132              0.0000     0.6722 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6722 f
  fifo_1__mem_fifo/data_o[18] (net)                    50.0132              0.0000     0.6722 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6722 f
  fifo_lo[65] (net)                                    50.0132              0.0000     0.6722 f
  U1792/IN2 (MUX21X1)                                             0.1434   -0.0246 @   0.6476 f
  U1792/Q (MUX21X1)                                               0.2908    0.2158 @   0.8634 f
  io_cmd_o[18] (net)                            4      88.9697              0.0000     0.8634 f
  io_cmd_o[18] (out)                                              0.2908   -0.0108 @   0.8526 f
  data arrival time                                                                    0.8526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9526


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1981    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0626    0.2263     0.6776 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      16.8213              0.0000     0.6776 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6776 f
  fifo_1__mem_fifo/data_o[91] (net)                    16.8213              0.0000     0.6776 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6776 f
  fifo_lo[131] (net)                                   16.8213              0.0000     0.6776 f
  U1925/IN2 (AND2X2)                                              0.0626   -0.0027 &   0.6749 f
  U1925/Q (AND2X2)                                                0.2177    0.1552 @   0.8301 f
  io_cmd_o[91] (net)                            4     116.7337              0.0000     0.8301 f
  io_cmd_o[91] (out)                                              0.2177    0.0226 @   0.8528 f
  data arrival time                                                                    0.8528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9528


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0481    0.2168     0.6680 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.4202              0.0000     0.6680 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.4202              0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6680 f
  fifo_lo[127] (net)                                   10.4202              0.0000     0.6680 f
  U1917/IN2 (AND2X1)                                              0.0481   -0.0005 &   0.6675 f
  U1917/Q (AND2X1)                                                0.2201    0.1572 @   0.8247 f
  io_cmd_o[87] (net)                            4      64.6549              0.0000     0.8247 f
  U1918/INP (NBUFFX2)                                             0.2201   -0.0396 @   0.7852 f
  U1918/Z (NBUFFX2)                                               0.0291    0.0683     0.8534 f
  mem_cmd_o[87] (net)                           1       1.0072              0.0000     0.8534 f
  mem_cmd_o[87] (out)                                             0.0291    0.0000 &   0.8535 f
  data arrival time                                                                    0.8535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9535


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0612    0.2254     0.6768 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.2160              0.0000     0.6768 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6768 f
  fifo_1__mem_fifo/data_o[97] (net)                    16.2160              0.0000     0.6768 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6768 f
  fifo_lo[137] (net)                                   16.2160              0.0000     0.6768 f
  U1937/IN2 (AND2X1)                                              0.0612   -0.0003 &   0.6764 f
  U1937/Q (AND2X1)                                                0.1515    0.1290 @   0.8054 f
  io_cmd_o[97] (net)                            4      43.1775              0.0000     0.8054 f
  U1938/INP (NBUFFX2)                                             0.1515   -0.0087 @   0.7967 f
  U1938/Z (NBUFFX2)                                               0.0373    0.0719     0.8686 f
  mem_cmd_o[97] (net)                           1      10.1238              0.0000     0.8686 f
  mem_cmd_o[97] (out)                                             0.0373   -0.0139 &   0.8547 f
  data arrival time                                                                    0.8547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9547


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0481    0.2167     0.6674 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.4212              0.0000     0.6674 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[90] (net)                    10.4212              0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.6674 f
  fifo_lo[130] (net)                                   10.4212              0.0000     0.6674 f
  U1923/IN2 (AND2X1)                                              0.0481   -0.0026 &   0.6649 f
  U1923/Q (AND2X1)                                                0.3470    0.2202 @   0.8851 f
  io_cmd_o[90] (net)                            4     105.0207              0.0000     0.8851 f
  io_cmd_o[90] (out)                                              0.3470   -0.0296 @   0.8556 f
  data arrival time                                                                    0.8556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9556


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2647    0.0000     0.4340 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1141    0.2588 @   0.6927 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      37.6022              0.0000     0.6927 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6927 f
  fifo_1__mem_fifo/data_o[2] (net)                     37.6022              0.0000     0.6927 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6927 f
  fifo_lo[50] (net)                                    37.6022              0.0000     0.6927 f
  U1762/IN2 (MUX21X1)                                             0.1141    0.0002 @   0.6929 f
  U1762/Q (MUX21X1)                                               0.2458    0.1933 @   0.8862 f
  io_cmd_o[2] (net)                             4      74.6354              0.0000     0.8862 f
  io_cmd_o[2] (out)                                               0.2458   -0.0305 @   0.8557 f
  data arrival time                                                                    0.8557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9557


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1314    0.2653     0.6683 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      46.5851              0.0000     0.6683 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6683 f
  fifo_1__mem_fifo/data_o[43] (net)                    46.5851              0.0000     0.6683 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6683 f
  fifo_lo[90] (net)                                    46.5851              0.0000     0.6683 f
  U1842/IN2 (MUX21X1)                                             0.1314   -0.0125 &   0.6558 f
  U1842/Q (MUX21X1)                                               0.3179    0.2251 @   0.8810 f
  io_cmd_o[43] (net)                            5      97.4472              0.0000     0.8810 f
  io_cmd_o[43] (out)                                              0.3179   -0.0252 @   0.8557 f
  data arrival time                                                                    0.8557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9557


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0563    0.2005     0.6510 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.2803              0.0000     0.6510 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[93] (net)                    11.2803              0.0000     0.6510 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6510 r
  fifo_lo[133] (net)                                   11.2803              0.0000     0.6510 r
  U1929/IN2 (AND2X1)                                              0.0563   -0.0047 &   0.6463 r
  U1929/Q (AND2X1)                                                0.2238    0.1457 @   0.7920 r
  io_cmd_o[93] (net)                            4      67.7989              0.0000     0.7920 r
  U1930/INP (NBUFFX2)                                             0.2238   -0.0163 @   0.7758 r
  U1930/Z (NBUFFX2)                                               0.0343    0.0810     0.8568 r
  mem_cmd_o[93] (net)                           1       1.6992              0.0000     0.8568 r
  mem_cmd_o[93] (out)                                             0.0343   -0.0009 &   0.8558 r
  data arrival time                                                                    0.8558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9558


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1908    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1546    0.2454 @   0.6480 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      45.8108              0.0000     0.6480 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[37] (net)                    45.8108              0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6480 r
  fifo_lo[84] (net)                                    45.8108              0.0000     0.6480 r
  U1830/IN2 (MUX21X1)                                             0.1547   -0.0236 @   0.6244 r
  U1830/Q (MUX21X1)                                               0.3977    0.2446 @   0.8690 r
  io_cmd_o[37] (net)                            5     119.2561              0.0000     0.8690 r
  io_cmd_o[37] (out)                                              0.3977   -0.0126 @   0.8565 r
  data arrival time                                                                    0.8565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9565


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1844    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0392    0.2092     0.6092 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       6.4880              0.0000     0.6092 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6092 f
  fifo_0__mem_fifo/data_o[28] (net)                     6.4880              0.0000     0.6092 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.6092 f
  fifo_lo[26] (net)                                     6.4880              0.0000     0.6092 f
  U1812/IN1 (MUX21X1)                                             0.0392   -0.0009 &   0.6083 f
  U1812/Q (MUX21X1)                                               0.1034    0.1122     0.7204 f
  n2647 (net)                                   1      27.4685              0.0000     0.7204 f
  icc_place1898/INP (NBUFFX2)                                     0.1034   -0.0160 &   0.7044 f
  icc_place1898/Z (NBUFFX2)                                       0.2400    0.1421 @   0.8465 f
  mem_cmd_o[28] (net)                           4     139.7615              0.0000     0.8465 f
  mem_cmd_o[28] (out)                                             0.2400    0.0103 @   0.8568 f
  data arrival time                                                                    0.8568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9568


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4022     0.4022
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1909    0.0000     0.4022 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1720    0.2811 @   0.6834 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      59.9820              0.0000     0.6834 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6834 f
  fifo_1__mem_fifo/data_o[33] (net)                    59.9820              0.0000     0.6834 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6834 f
  fifo_lo[80] (net)                                    59.9820              0.0000     0.6834 f
  U1822/IN2 (MUX21X1)                                             0.1720   -0.0389 @   0.6445 f
  U1822/Q (MUX21X1)                                               0.3176    0.2300 @   0.8745 f
  io_cmd_o[33] (net)                            4      97.5211              0.0000     0.8745 f
  io_cmd_o[33] (out)                                              0.3176   -0.0175 @   0.8570 f
  data arrival time                                                                    0.8570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9570


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1981    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0603    0.2027     0.6545 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.7926              0.0000     0.6545 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6545 r
  fifo_1__mem_fifo/data_o[112] (net)                   12.7926              0.0000     0.6545 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6545 r
  fifo_lo[152] (net)                                   12.7926              0.0000     0.6545 r
  U1967/IN2 (AND2X1)                                              0.0603    0.0004 &   0.6549 r
  U1967/Q (AND2X1)                                                0.2250    0.1499 @   0.8048 r
  io_cmd_o[112] (net)                           4      68.6298              0.0000     0.8048 r
  U1968/INP (NBUFFX2)                                             0.2251   -0.0333 @   0.7714 r
  U1968/Z (NBUFFX2)                                               0.0776    0.1082 @   0.8797 r
  mem_cmd_o[112] (net)                          1      32.2437              0.0000     0.8797 r
  mem_cmd_o[112] (out)                                            0.0779   -0.0225 @   0.8571 r
  data arrival time                                                                    0.8571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9571


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0678    0.2068     0.6589 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.6441              0.0000     0.6589 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6589 r
  fifo_1__mem_fifo/data_o[77] (net)                    15.6441              0.0000     0.6589 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6589 r
  fifo_lo[117] (net)                                   15.6441              0.0000     0.6589 r
  U1897/IN2 (AND2X1)                                              0.0678   -0.0029 &   0.6559 r
  U1897/Q (AND2X1)                                                0.2023    0.1410 @   0.7969 r
  io_cmd_o[77] (net)                            4      61.0920              0.0000     0.7969 r
  U1898/INP (NBUFFX2)                                             0.2023   -0.0120 @   0.7849 r
  U1898/Z (NBUFFX2)                                               0.0424    0.0855     0.8704 r
  mem_cmd_o[77] (net)                           1       8.8827              0.0000     0.8704 r
  mem_cmd_o[77] (out)                                             0.0424   -0.0130 &   0.8574 r
  data arrival time                                                                    0.8574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9574


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1837    0.0000     0.3978 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0514    0.2178     0.6156 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      11.8824              0.0000     0.6156 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6156 f
  fifo_0__mem_fifo/data_o[5] (net)                     11.8824              0.0000     0.6156 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6156 f
  fifo_lo[3] (net)                                     11.8824              0.0000     0.6156 f
  U1766/IN1 (MUX21X1)                                             0.0514   -0.0034 &   0.6122 f
  U1766/Q (MUX21X1)                                               0.2967    0.2006 @   0.8128 f
  io_cmd_o[5] (net)                             4      90.5450              0.0000     0.8128 f
  U1767/INP (NBUFFX2)                                             0.2967   -0.0272 @   0.7856 f
  U1767/Z (NBUFFX2)                                               0.0391    0.0796     0.8652 f
  mem_cmd_o[5] (net)                            1       6.3190              0.0000     0.8652 f
  mem_cmd_o[5] (out)                                              0.0391   -0.0078 &   0.8574 f
  data arrival time                                                                    0.8574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2460    0.3159 @   0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (net)                           87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7513 f
  n2386 (net)                                          87.7915              0.0000     0.7513 f
  U1935/IN1 (AND2X1)                                              0.2460    0.0097 @   0.7610 f
  U1935/Q (AND2X1)                                                0.1759    0.1596 @   0.9206 f
  io_cmd_o[96] (net)                            4      51.0544              0.0000     0.9206 f
  io_cmd_o[96] (out)                                              0.1759   -0.0630 @   0.8576 f
  data arrival time                                                                    0.8576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9576


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0535    0.1978     0.5967 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      10.1835              0.0000     0.5967 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[6] (net)                     10.1835              0.0000     0.5967 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5967 r
  fifo_lo[4] (net)                                     10.1835              0.0000     0.5967 r
  U1768/IN1 (MUX21X1)                                             0.0535   -0.0051 &   0.5916 r
  U1768/Q (MUX21X1)                                               0.2618    0.1756 @   0.7672 r
  io_cmd_o[6] (net)                             4      77.7822              0.0000     0.7672 r
  U1769/INP (NBUFFX2)                                             0.2618   -0.0046 @   0.7626 r
  U1769/Z (NBUFFX2)                                               0.0482    0.0962     0.8588 r
  mem_cmd_o[6] (net)                            1      10.7740              0.0000     0.8588 r
  mem_cmd_o[6] (out)                                              0.0482   -0.0003 &   0.8585 r
  data arrival time                                                                    0.8585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9585


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1981    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0652    0.2280     0.6797 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.0054              0.0000     0.6797 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6797 f
  fifo_1__mem_fifo/data_o[60] (net)                    18.0054              0.0000     0.6797 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6797 f
  fifo_lo[100] (net)                                   18.0054              0.0000     0.6797 f
  U1863/IN2 (AND2X1)                                              0.0652   -0.0045 &   0.6752 f
  U1863/Q (AND2X1)                                                0.1763    0.1419 @   0.8172 f
  io_cmd_o[60] (net)                            4      50.8660              0.0000     0.8172 f
  U1864/INP (NBUFFX2)                                             0.1763   -0.0204 @   0.7967 f
  U1864/Z (NBUFFX2)                                               0.0380    0.0738     0.8705 f
  mem_cmd_o[60] (net)                           1       9.7989              0.0000     0.8705 f
  mem_cmd_o[60] (out)                                             0.0380   -0.0119 &   0.8586 f
  data arrival time                                                                    0.8586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9586


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0532    0.2201     0.6718 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2      12.6573              0.0000     0.6718 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6718 f
  fifo_1__mem_fifo/data_o[80] (net)                    12.6573              0.0000     0.6718 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.6718 f
  fifo_lo[120] (net)                                   12.6573              0.0000     0.6718 f
  U1903/IN2 (AND2X2)                                              0.0532   -0.0047 &   0.6670 f
  U1903/Q (AND2X2)                                                0.2424    0.1623 @   0.8294 f
  io_cmd_o[80] (net)                            4     131.2155              0.0000     0.8294 f
  io_cmd_o[80] (out)                                              0.2424    0.0295 @   0.8589 f
  data arrival time                                                                    0.8589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9589


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2561    0.0000     0.4152 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0896    0.2477 @   0.6629 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      29.1484              0.0000     0.6629 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[117] (net)                   29.1484              0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6629 f
  fifo_lo[157] (net)                                   29.1484              0.0000     0.6629 f
  U1977/IN2 (AND2X1)                                              0.0897   -0.0220 @   0.6408 f
  U1977/Q (AND2X1)                                                0.0882    0.1026     0.7434 f
  n2643 (net)                                   1      23.1542              0.0000     0.7434 f
  icc_place1904/INP (NBUFFX2)                                     0.0882   -0.0105 &   0.7330 f
  icc_place1904/Z (NBUFFX2)                                       0.2543    0.1421 @   0.8751 f
  mem_cmd_o[117] (net)                          4     148.2198              0.0000     0.8751 f
  mem_cmd_o[117] (out)                                            0.2543   -0.0162 @   0.8589 f
  data arrival time                                                                    0.8589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9589


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1845    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0905    0.2420     0.6423 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      29.0783              0.0000     0.6423 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6423 f
  fifo_0__mem_fifo/data_o[45] (net)                    29.0783              0.0000     0.6423 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6423 f
  fifo_lo[43] (net)                                    29.0783              0.0000     0.6423 f
  U1846/IN1 (MUX21X1)                                             0.0905   -0.0214 &   0.6210 f
  U1846/Q (MUX21X1)                                               0.2712    0.1981 @   0.8190 f
  io_cmd_o[45] (net)                            4      82.6769              0.0000     0.8190 f
  U1847/INP (NBUFFX2)                                             0.2712   -0.0329 @   0.7862 f
  U1847/Z (NBUFFX2)                                               0.0331    0.0737     0.8599 f
  mem_cmd_o[45] (net)                           1       2.3311              0.0000     0.8599 f
  mem_cmd_o[45] (out)                                             0.0331   -0.0007 &   0.8592 f
  data arrival time                                                                    0.8592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9592


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.2646    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1998    0.2663 @   0.7006 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      58.8399              0.0000     0.7006 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7006 r
  fifo_1__mem_fifo/data_o[10] (net)                    58.8399              0.0000     0.7006 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.7006 r
  fifo_lo[57] (net)                                    58.8399              0.0000     0.7006 r
  U1776/IN2 (MUX21X1)                                             0.2006   -0.0439 @   0.6567 r
  U1776/Q (MUX21X1)                                               0.2725    0.2116 @   0.8683 r
  io_cmd_o[10] (net)                            4      81.3041              0.0000     0.8683 r
  io_cmd_o[10] (out)                                              0.2725   -0.0088 @   0.8595 r
  data arrival time                                                                    0.8595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9595


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2637    0.0000     0.4349 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1297    0.2672 @   0.7022 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.1246              0.0000     0.7022 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7022 f
  fifo_1__mem_fifo/data_o[5] (net)                     44.1246              0.0000     0.7022 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.7022 f
  fifo_lo[52] (net)                                    44.1246              0.0000     0.7022 f
  U1766/IN2 (MUX21X1)                                             0.1297   -0.0298 @   0.6724 f
  U1766/Q (MUX21X1)                                               0.2967    0.2157 @   0.8881 f
  io_cmd_o[5] (net)                             4      90.5450              0.0000     0.8881 f
  io_cmd_o[5] (out)                                               0.2967   -0.0283 @   0.8598 f
  data arrival time                                                                    0.8598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9598


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1844    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0534    0.2192     0.6194 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.7753              0.0000     0.6194 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[23] (net)                    12.7753              0.0000     0.6194 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6194 f
  fifo_lo[21] (net)                                    12.7753              0.0000     0.6194 f
  U1802/IN1 (MUX21X1)                                             0.0534   -0.0076 &   0.6118 f
  U1802/Q (MUX21X1)                                               0.2882    0.1985 @   0.8104 f
  io_cmd_o[23] (net)                            4      88.1720              0.0000     0.8104 f
  U1803/INP (NBUFFX2)                                             0.2882   -0.0255 @   0.7849 f
  U1803/Z (NBUFFX2)                                               0.0341    0.0749     0.8598 f
  mem_cmd_o[23] (net)                           1       2.5700              0.0000     0.8598 f
  mem_cmd_o[23] (out)                                             0.0341    0.0000 &   0.8599 f
  data arrival time                                                                    0.8599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9599


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1979    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0497    0.2178     0.6694 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      11.1152              0.0000     0.6694 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6694 f
  fifo_1__mem_fifo/data_o[83] (net)                    11.1152              0.0000     0.6694 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6694 f
  fifo_lo[123] (net)                                   11.1152              0.0000     0.6694 f
  U1909/IN2 (AND2X1)                                              0.0497   -0.0005 &   0.6689 f
  U1909/Q (AND2X1)                                                0.2223    0.1582 @   0.8272 f
  io_cmd_o[83] (net)                            4      65.2283              0.0000     0.8272 f
  U1910/INP (NBUFFX2)                                             0.2223   -0.0421 @   0.7850 f
  U1910/Z (NBUFFX2)                                               0.0378    0.0759     0.8610 f
  mem_cmd_o[83] (net)                           1       7.8799              0.0000     0.8610 f
  mem_cmd_o[83] (out)                                             0.0378   -0.0009 &   0.8601 f
  data arrival time                                                                    0.8601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9601


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0640    0.2048     0.6566 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.1923              0.0000     0.6566 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6566 r
  fifo_1__mem_fifo/data_o[82] (net)                    14.1923              0.0000     0.6566 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6566 r
  fifo_lo[122] (net)                                   14.1923              0.0000     0.6566 r
  U1907/IN2 (AND2X1)                                              0.0640   -0.0009 &   0.6557 r
  U1907/Q (AND2X1)                                                0.2241    0.1506 @   0.8064 r
  io_cmd_o[82] (net)                            4      68.6664              0.0000     0.8064 r
  U1908/INP (NBUFFX2)                                             0.2242   -0.0282 @   0.7782 r
  U1908/Z (NBUFFX2)                                               0.0688    0.1037 @   0.8818 r
  mem_cmd_o[82] (net)                           1      26.2059              0.0000     0.8818 r
  mem_cmd_o[82] (out)                                             0.0690   -0.0217 @   0.8602 r
  data arrival time                                                                    0.8602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9602


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0615    0.2256     0.6769 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.3614              0.0000     0.6769 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6769 f
  fifo_1__mem_fifo/data_o[99] (net)                    16.3614              0.0000     0.6769 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6769 f
  fifo_lo[139] (net)                                   16.3614              0.0000     0.6769 f
  U1941/IN2 (AND2X1)                                              0.0615   -0.0013 &   0.6757 f
  U1941/Q (AND2X1)                                                0.1583    0.1317 @   0.8074 f
  io_cmd_o[99] (net)                            4      44.9867              0.0000     0.8074 f
  U1942/INP (NBUFFX2)                                             0.1583   -0.0157 @   0.7917 f
  U1942/Z (NBUFFX2)                                               0.0405    0.0750     0.8667 f
  mem_cmd_o[99] (net)                           1      12.4701              0.0000     0.8667 f
  mem_cmd_o[99] (out)                                             0.0405   -0.0064 &   0.8603 f
  data arrival time                                                                    0.8603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9603


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0989    0.2217     0.6672 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      27.3180              0.0000     0.6672 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6672 r
  fifo_1__mem_fifo/data_o[109] (net)                   27.3180              0.0000     0.6672 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6672 r
  fifo_lo[149] (net)                                   27.3180              0.0000     0.6672 r
  U1961/IN2 (AND2X1)                                              0.0989   -0.0087 &   0.6585 r
  U1961/Q (AND2X1)                                                0.2150    0.1461 @   0.8046 r
  io_cmd_o[109] (net)                           4      64.2042              0.0000     0.8046 r
  U1962/INP (NBUFFX2)                                             0.2150   -0.0215 @   0.7831 r
  U1962/Z (NBUFFX2)                                               0.0339    0.0798     0.8629 r
  mem_cmd_o[109] (net)                          1       1.7544              0.0000     0.8629 r
  mem_cmd_o[109] (out)                                            0.0339   -0.0025 &   0.8604 r
  data arrival time                                                                    0.8604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9604


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2644    0.0000     0.4341 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1214    0.2635 @   0.6976 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      41.1156              0.0000     0.6976 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6976 f
  fifo_1__mem_fifo/data_o[51] (net)                    41.1156              0.0000     0.6976 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6976 f
  fifo_lo[94] (net)                                    41.1156              0.0000     0.6976 f
  U1850/IN2 (MUX21X1)                                             0.1214   -0.0073 @   0.6903 f
  U1850/Q (MUX21X1)                                               0.2748    0.2060 @   0.8963 f
  io_cmd_o[51] (net)                            4      83.7881              0.0000     0.8963 f
  io_cmd_o[51] (out)                                              0.2748   -0.0358 @   0.8604 f
  data arrival time                                                                    0.8604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9604


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.1027    0.2236 @   0.6691 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      29.0461              0.0000     0.6691 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6691 r
  fifo_1__mem_fifo/data_o[116] (net)                   29.0461              0.0000     0.6691 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6691 r
  fifo_lo[156] (net)                                   29.0461              0.0000     0.6691 r
  U1975/IN2 (AND2X1)                                              0.1028   -0.0081 @   0.6610 r
  U1975/Q (AND2X1)                                                0.2130    0.1460 @   0.8070 r
  io_cmd_o[116] (net)                           4      63.6429              0.0000     0.8070 r
  U1976/INP (NBUFFX2)                                             0.2130   -0.0253 @   0.7817 r
  U1976/Z (NBUFFX2)                                               0.0339    0.0796     0.8613 r
  mem_cmd_o[116] (net)                          1       1.8891              0.0000     0.8613 r
  mem_cmd_o[116] (out)                                            0.0339    0.0000 &   0.8613 r
  data arrival time                                                                    0.8613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9613


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0556    0.2218     0.6740 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2      13.7557              0.0000     0.6740 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6740 f
  fifo_1__mem_fifo/data_o[63] (net)                    13.7557              0.0000     0.6740 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.6740 f
  fifo_lo[103] (net)                                   13.7557              0.0000     0.6740 f
  U1869/IN2 (AND2X1)                                              0.0556   -0.0045 &   0.6695 f
  U1869/Q (AND2X1)                                                0.2677    0.1768 @   0.8463 f
  io_cmd_o[63] (net)                            4      78.0010              0.0000     0.8463 f
  io_cmd_o[63] (out)                                              0.2677    0.0162 @   0.8625 f
  data arrival time                                                                    0.8625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9625


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1975    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0487    0.2171     0.6687 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.6889              0.0000     0.6687 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.6889              0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6687 f
  fifo_lo[118] (net)                                   10.6889              0.0000     0.6687 f
  U1899/IN2 (AND2X1)                                              0.0487   -0.0024 &   0.6664 f
  U1899/Q (AND2X1)                                                0.2390    0.1655 @   0.8319 f
  io_cmd_o[78] (net)                            4      70.3212              0.0000     0.8319 f
  U1900/INP (NBUFFX2)                                             0.2390   -0.0440 @   0.7878 f
  U1900/Z (NBUFFX2)                                               0.0413    0.0799     0.8677 f
  mem_cmd_o[78] (net)                           1      10.0845              0.0000     0.8677 f
  mem_cmd_o[78] (out)                                             0.0413   -0.0047 &   0.8630 f
  data arrival time                                                                    0.8630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1812    0.2549 @   0.6579 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      53.8259              0.0000     0.6579 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6579 r
  fifo_1__mem_fifo/data_o[24] (net)                    53.8259              0.0000     0.6579 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6579 r
  fifo_lo[71] (net)                                    53.8259              0.0000     0.6579 r
  U1804/IN2 (MUX21X1)                                             0.1816   -0.0245 @   0.6334 r
  U1804/Q (MUX21X1)                                               0.4364    0.2633 @   0.8968 r
  io_cmd_o[24] (net)                            5     131.2515              0.0000     0.8968 r
  io_cmd_o[24] (out)                                              0.4364   -0.0336 @   0.8631 r
  data arrival time                                                                    0.8631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9631


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0742    0.2090     0.6090 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      18.0811              0.0000     0.6090 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6090 r
  fifo_0__mem_fifo/data_o[10] (net)                    18.0811              0.0000     0.6090 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6090 r
  fifo_lo[8] (net)                                     18.0811              0.0000     0.6090 r
  U1776/IN1 (MUX21X1)                                             0.0742   -0.0093 &   0.5997 r
  U1776/Q (MUX21X1)                                               0.2725    0.1846 @   0.7843 r
  io_cmd_o[10] (net)                            4      81.3041              0.0000     0.7843 r
  U1777/INP (NBUFFX2)                                             0.2725   -0.0088 @   0.7755 r
  U1777/Z (NBUFFX2)                                               0.0383    0.0885     0.8640 r
  mem_cmd_o[10] (net)                           1       2.5833              0.0000     0.8640 r
  mem_cmd_o[10] (out)                                             0.0383   -0.0004 &   0.8636 r
  data arrival time                                                                    0.8636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9636


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1983    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0577    0.2233     0.6745 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      14.6685              0.0000     0.6745 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[94] (net)                    14.6685              0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6745 f
  fifo_lo[134] (net)                                   14.6685              0.0000     0.6745 f
  U1931/IN2 (AND2X1)                                              0.0577   -0.0059 &   0.6687 f
  U1931/Q (AND2X1)                                                0.0305    0.0615     0.7301 f
  n2644 (net)                                   1       3.2906              0.0000     0.7301 f
  icc_place1903/INP (NBUFFX2)                                     0.0305   -0.0005 &   0.7296 f
  icc_place1903/Z (NBUFFX2)                                       0.2908    0.1379 @   0.8676 f
  mem_cmd_o[94] (net)                           4     169.9742              0.0000     0.8676 f
  mem_cmd_o[94] (out)                                             0.2908   -0.0039 @   0.8636 f
  data arrival time                                                                    0.8636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9636


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1980    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0624    0.2262     0.6776 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      16.7371              0.0000     0.6776 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6776 f
  fifo_1__mem_fifo/data_o[89] (net)                    16.7371              0.0000     0.6776 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6776 f
  fifo_lo[129] (net)                                   16.7371              0.0000     0.6776 f
  U1921/IN2 (AND2X1)                                              0.0624   -0.0087 &   0.6688 f
  U1921/Q (AND2X1)                                                0.2694    0.1852 @   0.8540 f
  io_cmd_o[89] (net)                            4      80.4205              0.0000     0.8540 f
  io_cmd_o[89] (out)                                              0.2694    0.0097 @   0.8637 f
  data arrival time                                                                    0.8637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9637


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2645    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1262    0.2650 @   0.6993 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      42.4655              0.0000     0.6993 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6993 f
  fifo_1__mem_fifo/data_o[52] (net)                    42.4655              0.0000     0.6993 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6993 f
  fifo_lo[95] (net)                                    42.4655              0.0000     0.6993 f
  U1852/IN2 (MUX21X1)                                             0.1262   -0.0255 @   0.6738 f
  U1852/Q (MUX21X1)                                               0.2774    0.2080 @   0.8818 f
  io_cmd_o[52] (net)                            4      84.5839              0.0000     0.8818 f
  io_cmd_o[52] (out)                                              0.2774   -0.0177 @   0.8641 f
  data arrival time                                                                    0.8641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9641


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1941/IN1 (AND2X1)                                              0.2930    0.0010 @   0.7375 r
  U1941/Q (AND2X1)                                                0.1596    0.1553 @   0.8928 r
  io_cmd_o[99] (net)                            4      45.7324              0.0000     0.8928 r
  io_cmd_o[99] (out)                                              0.1601   -0.0285 @   0.8643 r
  data arrival time                                                                    0.8643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9643


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1845    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0613    0.2022     0.6020 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      13.1780              0.0000     0.6020 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[53] (net)                    13.1780              0.0000     0.6020 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6020 r
  fifo_lo[47] (net)                                    13.1780              0.0000     0.6020 r
  icc_place1976/IN1 (MUX21X1)                                     0.0613    0.0003 &   0.6024 r
  icc_place1976/Q (MUX21X1)                                       0.4860    0.2488 @   0.8512 r
  io_cmd_o[53] (net)                            4     145.0172              0.0000     0.8512 r
  io_cmd_o[53] (out)                                              0.4860    0.0132 @   0.8643 r
  data arrival time                                                                    0.8643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9643


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0554    0.2217     0.6733 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.6597              0.0000     0.6733 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6733 f
  fifo_1__mem_fifo/data_o[59] (net)                    13.6597              0.0000     0.6733 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6733 f
  fifo_lo[99] (net)                                    13.6597              0.0000     0.6733 f
  U1861/IN2 (AND2X1)                                              0.0554   -0.0033 &   0.6700 f
  U1861/Q (AND2X1)                                                0.2377    0.1670 @   0.8370 f
  io_cmd_o[59] (net)                            4      70.0625              0.0000     0.8370 f
  U1862/INP (NBUFFX2)                                             0.2377   -0.0432 @   0.7938 f
  U1862/Z (NBUFFX2)                                               0.0377    0.0766     0.8704 f
  mem_cmd_o[59] (net)                           1       7.2294              0.0000     0.8704 f
  mem_cmd_o[59] (out)                                             0.0377   -0.0057 &   0.8647 f
  data arrival time                                                                    0.8647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9647


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0505    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       9.0491              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[114] (net)                    9.0491              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[154] (net)                                    9.0491              0.0000     0.6487 r
  U1971/IN2 (AND2X1)                                              0.0505    0.0001 &   0.6488 r
  U1971/Q (AND2X1)                                                0.2259    0.1443 @   0.7931 r
  io_cmd_o[114] (net)                           4      67.9137              0.0000     0.7931 r
  U1972/INP (NBUFFX2)                                             0.2259   -0.0124 @   0.7807 r
  U1972/Z (NBUFFX2)                                               0.0441    0.0893     0.8701 r
  mem_cmd_o[114] (net)                          1       9.1887              0.0000     0.8701 r
  mem_cmd_o[114] (out)                                            0.0441   -0.0047 &   0.8653 r
  data arrival time                                                                    0.8653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9653


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1864    0.2888 @   0.6918 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      66.0299              0.0000     0.6918 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6918 f
  fifo_1__mem_fifo/data_o[26] (net)                    66.0299              0.0000     0.6918 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6918 f
  fifo_lo[73] (net)                                    66.0299              0.0000     0.6918 f
  U1808/IN2 (MUX21X1)                                             0.1864   -0.0370 @   0.6549 f
  U1808/Q (MUX21X1)                                               0.2940    0.2222 @   0.8771 f
  io_cmd_o[26] (net)                            5      90.0388              0.0000     0.8771 f
  io_cmd_o[26] (out)                                              0.2940   -0.0109 @   0.8662 f
  data arrival time                                                                    0.8662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9662


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0665    0.2050     0.6040 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      15.1401              0.0000     0.6040 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6040 r
  fifo_0__mem_fifo/data_o[26] (net)                    15.1401              0.0000     0.6040 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6040 r
  fifo_lo[24] (net)                                    15.1401              0.0000     0.6040 r
  U1808/IN1 (MUX21X1)                                             0.0665   -0.0115 &   0.5925 r
  U1808/Q (MUX21X1)                                               0.3030    0.1938 @   0.7863 r
  io_cmd_o[26] (net)                            5      90.8426              0.0000     0.7863 r
  U1809/INP (NBUFFX2)                                             0.3030   -0.0095 @   0.7768 r
  U1809/Z (NBUFFX2)                                               0.0402    0.0921     0.8690 r
  mem_cmd_o[26] (net)                           1       2.8896              0.0000     0.8690 r
  mem_cmd_o[26] (out)                                             0.0402   -0.0024 &   0.8666 r
  data arrival time                                                                    0.8666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9666


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2637    0.0000     0.4350 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1303    0.2673 @   0.7023 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      44.2639              0.0000     0.7023 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7023 f
  fifo_1__mem_fifo/data_o[6] (net)                     44.2639              0.0000     0.7023 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.7023 f
  fifo_lo[53] (net)                                    44.2639              0.0000     0.7023 f
  U1768/IN2 (MUX21X1)                                             0.1303   -0.0286 @   0.6737 f
  U1768/Q (MUX21X1)                                               0.2544    0.1984 @   0.8721 f
  io_cmd_o[6] (net)                             4      77.0365              0.0000     0.8721 f
  io_cmd_o[6] (out)                                               0.2544   -0.0052 @   0.8668 f
  data arrival time                                                                    0.8668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9668


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1844    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0393    0.1892     0.5891 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       4.9228              0.0000     0.5891 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5891 r
  fifo_0__mem_fifo/data_o[35] (net)                     4.9228              0.0000     0.5891 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5891 r
  fifo_lo[33] (net)                                     4.9228              0.0000     0.5891 r
  U1826/IN1 (MUX21X1)                                             0.0393    0.0000 &   0.5891 r
  U1826/Q (MUX21X1)                                               0.1454    0.1272 @   0.7163 r
  n2646 (net)                                   1      39.8703              0.0000     0.7163 r
  icc_place1897/INP (NBUFFX2)                                     0.1458    0.0042 @   0.7205 r
  icc_place1897/Z (NBUFFX2)                                       0.2733    0.1570 @   0.8776 r
  mem_cmd_o[35] (net)                           5     155.0168              0.0000     0.8776 r
  mem_cmd_o[35] (out)                                             0.2733   -0.0107 @   0.8669 r
  data arrival time                                                                    0.8669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9669


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2645    0.0000     0.4340 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1490    0.2479 @   0.6819 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      43.5564              0.0000     0.6819 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6819 r
  fifo_1__mem_fifo/data_o[1] (net)                     43.5564              0.0000     0.6819 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6819 r
  fifo_lo[49] (net)                                    43.5564              0.0000     0.6819 r
  U1760/IN2 (MUX21X1)                                             0.1491   -0.0318 @   0.6501 r
  U1760/Q (MUX21X1)                                               0.3972    0.2458 @   0.8959 r
  io_cmd_o[1] (net)                             4     119.8756              0.0000     0.8959 r
  io_cmd_o[1] (out)                                               0.3972   -0.0287 @   0.8671 r
  data arrival time                                                                    0.8671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9671


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0462    0.2142     0.6132 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       9.5577              0.0000     0.6132 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6132 f
  fifo_0__mem_fifo/data_o[6] (net)                      9.5577              0.0000     0.6132 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6132 f
  fifo_lo[4] (net)                                      9.5577              0.0000     0.6132 f
  U1768/IN1 (MUX21X1)                                             0.0462   -0.0048 &   0.6084 f
  U1768/Q (MUX21X1)                                               0.2544    0.1822 @   0.7906 f
  io_cmd_o[6] (net)                             4      77.0365              0.0000     0.7906 f
  U1769/INP (NBUFFX2)                                             0.2544   -0.0053 @   0.7853 f
  U1769/Z (NBUFFX2)                                               0.0428    0.0820     0.8674 f
  mem_cmd_o[6] (net)                            1      10.7740              0.0000     0.8674 f
  mem_cmd_o[6] (out)                                              0.0428   -0.0002 &   0.8672 f
  data arrival time                                                                    0.8672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9672


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1323    0.2620 @   0.6650 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      44.7121              0.0000     0.6650 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6650 f
  fifo_1__mem_fifo/data_o[21] (net)                    44.7121              0.0000     0.6650 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6650 f
  fifo_lo[68] (net)                                    44.7121              0.0000     0.6650 f
  U1798/IN2 (MUX21X1)                                             0.1323   -0.0188 @   0.6463 f
  U1798/Q (MUX21X1)                                               0.2652    0.2030 @   0.8493 f
  io_cmd_o[21] (net)                            4      80.5191              0.0000     0.8493 f
  io_cmd_o[21] (out)                                              0.2652    0.0183 @   0.8676 f
  data arrival time                                                                    0.8676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9676


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1731    0.2518 @   0.6549 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.2790              0.0000     0.6549 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[9] (net)                     51.2790              0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6549 r
  fifo_lo[56] (net)                                    51.2790              0.0000     0.6549 r
  U1774/IN2 (MUX21X1)                                             0.1734   -0.0399 @   0.6150 r
  U1774/Q (MUX21X1)                                               0.2776    0.2092 @   0.8241 r
  io_cmd_o[9] (net)                             4      83.0916              0.0000     0.8241 r
  U1775/INP (NBUFFX2)                                             0.2776   -0.0445 @   0.7796 r
  U1775/Z (NBUFFX2)                                               0.0411    0.0912     0.8709 r
  mem_cmd_o[9] (net)                            1       4.5857              0.0000     0.8709 r
  mem_cmd_o[9] (out)                                              0.0411   -0.0030 &   0.8679 r
  data arrival time                                                                    0.8679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9679


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0723    0.2090     0.6597 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.3302              0.0000     0.6597 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6597 r
  fifo_1__mem_fifo/data_o[92] (net)                    17.3302              0.0000     0.6597 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6597 r
  fifo_lo[132] (net)                                   17.3302              0.0000     0.6597 r
  U1927/IN2 (AND2X1)                                              0.0723   -0.0111 &   0.6486 r
  U1927/Q (AND2X1)                                                0.2578    0.1588 @   0.8074 r
  io_cmd_o[92] (net)                            4      77.6559              0.0000     0.8074 r
  U1928/INP (NBUFFX2)                                             0.2578   -0.0320 @   0.7754 r
  U1928/Z (NBUFFX2)                                               0.0459    0.0940     0.8693 r
  mem_cmd_o[92] (net)                           1       9.1148              0.0000     0.8693 r
  mem_cmd_o[92] (out)                                             0.0459   -0.0014 &   0.8679 r
  data arrival time                                                                    0.8679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9679


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1975    0.0000     0.4509 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0455    0.2150     0.6659 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.2816              0.0000     0.6659 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 f
  fifo_1__mem_fifo/data_o[111] (net)                    9.2816              0.0000     0.6659 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 f
  fifo_lo[151] (net)                                    9.2816              0.0000     0.6659 f
  U1965/IN2 (AND2X1)                                              0.0455   -0.0009 &   0.6650 f
  U1965/Q (AND2X1)                                                0.2500    0.1699 @   0.8349 f
  io_cmd_o[111] (net)                           4      73.7091              0.0000     0.8349 f
  U1966/INP (NBUFFX2)                                             0.2500   -0.0416 @   0.7933 f
  U1966/Z (NBUFFX2)                                               0.0431    0.0820     0.8753 f
  mem_cmd_o[111] (net)                          1      11.1239              0.0000     0.8753 f
  mem_cmd_o[111] (out)                                            0.0431   -0.0072 &   0.8681 f
  data arrival time                                                                    0.8681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9681


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0962    0.2205     0.6659 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.3742              0.0000     0.6659 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[118] (net)                   26.3742              0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 r
  fifo_lo[158] (net)                                   26.3742              0.0000     0.6659 r
  U1979/IN2 (AND2X1)                                              0.0962   -0.0021 &   0.6638 r
  U1979/Q (AND2X1)                                                0.2493    0.1608 @   0.8246 r
  io_cmd_o[118] (net)                           4      75.4256              0.0000     0.8246 r
  U1980/INP (NBUFFX2)                                             0.2497   -0.0410 @   0.7836 r
  U1980/Z (NBUFFX2)                                               0.0450    0.0925     0.8761 r
  mem_cmd_o[118] (net)                          1       8.7986              0.0000     0.8761 r
  mem_cmd_o[118] (out)                                            0.0450   -0.0079 &   0.8681 r
  data arrival time                                                                    0.8681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9681


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0567    0.2007     0.6520 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.4147              0.0000     0.6520 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[69] (net)                    11.4147              0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.6520 r
  fifo_lo[109] (net)                                   11.4147              0.0000     0.6520 r
  U1881/IN2 (AND2X1)                                              0.0567   -0.0013 &   0.6507 r
  U1881/Q (AND2X1)                                                0.3507    0.1992 @   0.8500 r
  io_cmd_o[69] (net)                            4     109.9341              0.0000     0.8500 r
  io_cmd_o[69] (out)                                              0.3507    0.0183 @   0.8683 r
  data arrival time                                                                    0.8683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0450    0.2146     0.6651 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.0551              0.0000     0.6651 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6651 f
  fifo_1__mem_fifo/data_o[121] (net)                    9.0551              0.0000     0.6651 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6651 f
  fifo_lo[161] (net)                                    9.0551              0.0000     0.6651 f
  U1985/IN2 (AND2X1)                                              0.0450   -0.0008 &   0.6643 f
  U1985/Q (AND2X1)                                                0.2091    0.1505 @   0.8148 f
  io_cmd_o[121] (net)                           4      61.0037              0.0000     0.8148 f
  U1986/INP (NBUFFX2)                                             0.2091   -0.0139 @   0.8010 f
  U1986/Z (NBUFFX2)                                               0.0291    0.0678     0.8687 f
  mem_cmd_o[121] (net)                          1       1.4394              0.0000     0.8687 f
  mem_cmd_o[121] (out)                                            0.0291    0.0000 &   0.8688 f
  data arrival time                                                                    0.8688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9688


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0991    0.2214     0.6203 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.3874              0.0000     0.6203 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6203 r
  fifo_0__mem_fifo/data_o[15] (net)                    27.3874              0.0000     0.6203 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6203 r
  fifo_lo[13] (net)                                    27.3874              0.0000     0.6203 r
  U1786/IN1 (MUX21X1)                                             0.0991   -0.0189 &   0.6014 r
  U1786/Q (MUX21X1)                                               0.3443    0.2146 @   0.8160 r
  io_cmd_o[15] (net)                            4     103.3625              0.0000     0.8160 r
  U1787/INP (NBUFFX2)                                             0.3443   -0.0428 @   0.7732 r
  U1787/Z (NBUFFX2)                                               0.0477    0.1016     0.8749 r
  mem_cmd_o[15] (net)                           1       7.3130              0.0000     0.8749 r
  mem_cmd_o[15] (out)                                             0.0477   -0.0061 &   0.8688 r
  data arrival time                                                                    0.8688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9688


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1909    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.2171    0.2687 @   0.6714 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      64.9134              0.0000     0.6714 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6714 r
  fifo_1__mem_fifo/data_o[32] (net)                    64.9134              0.0000     0.6714 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6714 r
  fifo_lo[79] (net)                                    64.9134              0.0000     0.6714 r
  U1820/IN2 (MUX21X1)                                             0.2180   -0.0382 @   0.6332 r
  U1820/Q (MUX21X1)                                               0.2784    0.2160 @   0.8492 r
  io_cmd_o[32] (net)                            4      82.8616              0.0000     0.8492 r
  io_cmd_o[32] (out)                                              0.2784    0.0204 @   0.8696 r
  data arrival time                                                                    0.8696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9696


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1981    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0574    0.2011     0.6526 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.7045              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.7045              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6526 r
  fifo_lo[142] (net)                                   11.7045              0.0000     0.6526 r
  U1947/IN2 (AND2X2)                                              0.0574   -0.0036 &   0.6490 r
  U1947/Q (AND2X2)                                                0.2083    0.1392 @   0.7882 r
  io_cmd_o[102] (net)                           4     112.5725              0.0000     0.7882 r
  U1948/INP (NBUFFX2)                                             0.2083    0.0002 @   0.7885 r
  U1948/Z (NBUFFX2)                                               0.0786    0.1067 @   0.8951 r
  mem_cmd_o[102] (net)                          1      33.7845              0.0000     0.8951 r
  mem_cmd_o[102] (out)                                            0.0789   -0.0253 @   0.8699 r
  data arrival time                                                                    0.8699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9699


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1842    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0961    0.2200     0.6198 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      26.3363              0.0000     0.6198 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6198 r
  fifo_0__mem_fifo/data_o[17] (net)                    26.3363              0.0000     0.6198 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6198 r
  fifo_lo[15] (net)                                    26.3363              0.0000     0.6198 r
  U1790/IN1 (MUX21X1)                                             0.0961   -0.0131 &   0.6067 r
  U1790/Q (MUX21X1)                                               0.3891    0.2274 @   0.8340 r
  io_cmd_o[17] (net)                            4     116.5669              0.0000     0.8340 r
  io_cmd_o[17] (out)                                              0.3891    0.0359 @   0.8699 r
  data arrival time                                                                    0.8699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9699


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1982    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0609    0.2031     0.6549 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.0321              0.0000     0.6549 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.0321              0.0000     0.6549 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6549 r
  fifo_lo[128] (net)                                   13.0321              0.0000     0.6549 r
  U1919/IN2 (AND2X1)                                              0.0609    0.0004 &   0.6553 r
  U1919/Q (AND2X1)                                                0.2262    0.1514 @   0.8067 r
  io_cmd_o[88] (net)                            4      69.5042              0.0000     0.8067 r
  U1920/INP (NBUFFX2)                                             0.2263   -0.0288 @   0.7779 r
  U1920/Z (NBUFFX2)                                               0.0491    0.0935     0.8714 r
  mem_cmd_o[88] (net)                           1      12.9965              0.0000     0.8714 r
  mem_cmd_o[88] (out)                                             0.0491   -0.0015 &   0.8699 r
  data arrival time                                                                    0.8699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9699


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0662    0.2048     0.6051 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      15.0355              0.0000     0.6051 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6051 r
  fifo_0__mem_fifo/data_o[19] (net)                    15.0355              0.0000     0.6051 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6051 r
  fifo_lo[17] (net)                                    15.0355              0.0000     0.6051 r
  U1794/IN1 (MUX21X1)                                             0.0662   -0.0092 &   0.5959 r
  U1794/Q (MUX21X1)                                               0.2870    0.1880 @   0.7839 r
  io_cmd_o[19] (net)                            4      85.8432              0.0000     0.7839 r
  U1795/INP (NBUFFX2)                                             0.2870   -0.0070 @   0.7769 r
  U1795/Z (NBUFFX2)                                               0.0429    0.0935     0.8704 r
  mem_cmd_o[19] (net)                           1       5.6909              0.0000     0.8704 r
  mem_cmd_o[19] (out)                                             0.0429    0.0001 &   0.8705 r
  data arrival time                                                                    0.8705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9705


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0438    0.2138     0.6649 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.4956              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[100] (net)                    8.4956              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 f
  fifo_lo[140] (net)                                    8.4956              0.0000     0.6649 f
  U1943/IN2 (AND2X1)                                              0.0438    0.0001 &   0.6650 f
  U1943/Q (AND2X1)                                                0.2081    0.1500 @   0.8150 f
  io_cmd_o[100] (net)                           4      60.7572              0.0000     0.8150 f
  U1944/INP (NBUFFX2)                                             0.2081   -0.0108 @   0.8042 f
  U1944/Z (NBUFFX2)                                               0.0350    0.0729     0.8770 f
  mem_cmd_o[100] (net)                          1       6.2194              0.0000     0.8770 f
  mem_cmd_o[100] (out)                                            0.0350   -0.0063 &   0.8707 f
  data arrival time                                                                    0.8707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9707


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0505    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.0585              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.0585              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[143] (net)                                    9.0585              0.0000     0.6487 r
  U1949/IN2 (AND2X1)                                              0.0505   -0.0007 &   0.6481 r
  U1949/Q (AND2X1)                                                0.2828    0.1654 @   0.8135 r
  io_cmd_o[103] (net)                           4      85.6186              0.0000     0.8135 r
  U1950/INP (NBUFFX2)                                             0.2828   -0.0403 @   0.7732 r
  U1950/Z (NBUFFX2)                                               0.0579    0.1057 @   0.8789 r
  mem_cmd_o[103] (net)                          1      18.2459              0.0000     0.8789 r
  mem_cmd_o[103] (out)                                            0.0579   -0.0081 @   0.8708 r
  data arrival time                                                                    0.8708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9708


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1767    0.0000     0.3950 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0506    0.1956     0.5907 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.0918              0.0000     0.5907 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.0918              0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5907 r
  fifo_lo[41] (net)                                     9.0918              0.0000     0.5907 r
  U1842/IN1 (MUX21X1)                                             0.0506   -0.0015 &   0.5891 r
  U1842/Q (MUX21X1)                                               0.3291    0.1991 @   0.7882 r
  io_cmd_o[43] (net)                            5      98.7954              0.0000     0.7882 r
  U1843/INP (NBUFFX2)                                             0.3291   -0.0244 @   0.7638 r
  U1843/Z (NBUFFX2)                                               0.0595    0.1107 @   0.8745 r
  mem_cmd_o[43] (net)                           1      17.7879              0.0000     0.8745 r
  mem_cmd_o[43] (out)                                             0.0595   -0.0036 @   0.8710 r
  data arrival time                                                                    0.8710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0979    0.2212     0.6668 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      26.9523              0.0000     0.6668 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6668 r
  fifo_1__mem_fifo/data_o[119] (net)                   26.9523              0.0000     0.6668 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6668 r
  fifo_lo[159] (net)                                   26.9523              0.0000     0.6668 r
  U1981/IN2 (AND2X1)                                              0.0979   -0.0116 &   0.6551 r
  U1981/Q (AND2X1)                                                0.2349    0.1531 @   0.8083 r
  io_cmd_o[119] (net)                           4      70.3810              0.0000     0.8083 r
  U1982/INP (NBUFFX2)                                             0.2349   -0.0215 @   0.7868 r
  U1982/Z (NBUFFX2)                                               0.0441    0.0902     0.8770 r
  mem_cmd_o[119] (net)                          1       8.7687              0.0000     0.8770 r
  mem_cmd_o[119] (out)                                            0.0441   -0.0059 &   0.8711 r
  data arrival time                                                                    0.8711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9711


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0881    0.2160     0.6163 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      23.3333              0.0000     0.6163 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6163 r
  fifo_0__mem_fifo/data_o[29] (net)                    23.3333              0.0000     0.6163 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6163 r
  fifo_lo[27] (net)                                    23.3333              0.0000     0.6163 r
  U1814/IN1 (MUX21X1)                                             0.0881   -0.0146 &   0.6016 r
  U1814/Q (MUX21X1)                                               0.2866    0.1924 @   0.7940 r
  io_cmd_o[29] (net)                            4      85.5175              0.0000     0.7940 r
  U1815/INP (NBUFFX2)                                             0.2866   -0.0047 @   0.7893 r
  U1815/Z (NBUFFX2)                                               0.0420    0.0926     0.8819 r
  mem_cmd_o[29] (net)                           1       4.9691              0.0000     0.8819 r
  mem_cmd_o[29] (out)                                             0.0420   -0.0108 &   0.8711 r
  data arrival time                                                                    0.8711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9711


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1982    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0440    0.2140     0.6652 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.5983              0.0000     0.6652 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[113] (net)                    8.5983              0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6652 f
  fifo_lo[153] (net)                                    8.5983              0.0000     0.6652 f
  U1969/IN2 (AND2X1)                                              0.0440   -0.0040 &   0.6612 f
  U1969/Q (AND2X1)                                                0.2475    0.1718 @   0.8330 f
  io_cmd_o[113] (net)                           4      72.8872              0.0000     0.8330 f
  U1970/INP (NBUFFX2)                                             0.2475   -0.0311 @   0.8019 f
  U1970/Z (NBUFFX2)                                               0.0310    0.0712     0.8731 f
  mem_cmd_o[113] (net)                          1       1.4475              0.0000     0.8731 f
  mem_cmd_o[113] (out)                                            0.0310   -0.0017 &   0.8714 f
  data arrival time                                                                    0.8714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9714


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0770    0.2103     0.6093 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      19.1396              0.0000     0.6093 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6093 r
  fifo_0__mem_fifo/data_o[46] (net)                    19.1396              0.0000     0.6093 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6093 r
  fifo_lo[44] (net)                                    19.1396              0.0000     0.6093 r
  U1848/IN1 (MUX21X1)                                             0.0770   -0.0117 &   0.5976 r
  U1848/Q (MUX21X1)                                               0.2788    0.1876 @   0.7852 r
  io_cmd_o[46] (net)                            4      83.2773              0.0000     0.7852 r
  U1849/INP (NBUFFX2)                                             0.2788   -0.0024 @   0.7828 r
  U1849/Z (NBUFFX2)                                               0.0486    0.0978     0.8806 r
  mem_cmd_o[46] (net)                           1      10.4752              0.0000     0.8806 r
  mem_cmd_o[46] (out)                                             0.0486   -0.0080 &   0.8726 r
  data arrival time                                                                    0.8726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1902    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1559    0.2434 @   0.6463 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      45.0028              0.0000     0.6463 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6463 r
  fifo_1__mem_fifo/data_o[41] (net)                    45.0028              0.0000     0.6463 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6463 r
  fifo_lo[88] (net)                                    45.0028              0.0000     0.6463 r
  U1838/IN2 (MUX21X1)                                             0.1563   -0.0139 @   0.6324 r
  U1838/Q (MUX21X1)                                               0.3060    0.2146 @   0.8470 r
  io_cmd_o[41] (net)                            5      91.3852              0.0000     0.8470 r
  io_cmd_o[41] (out)                                              0.3060    0.0258 @   0.8728 r
  data arrival time                                                                    0.8728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1456    0.2699 @   0.6730 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      50.6905              0.0000     0.6730 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[9] (net)                     50.6905              0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6730 f
  fifo_lo[56] (net)                                    50.6905              0.0000     0.6730 f
  U1774/IN2 (MUX21X1)                                             0.1456   -0.0324 @   0.6406 f
  U1774/Q (MUX21X1)                                               0.2699    0.2078 @   0.8484 f
  io_cmd_o[9] (net)                             4      82.3459              0.0000     0.8484 f
  U1775/INP (NBUFFX2)                                             0.2699   -0.0488 @   0.7996 f
  U1775/Z (NBUFFX2)                                               0.0358    0.0761     0.8758 f
  mem_cmd_o[9] (net)                            1       4.5857              0.0000     0.8758 f
  mem_cmd_o[9] (out)                                              0.0358   -0.0027 &   0.8731 f
  data arrival time                                                                    0.8731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9731


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0667    0.2052     0.6052 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      15.2495              0.0000     0.6052 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6052 r
  fifo_0__mem_fifo/data_o[33] (net)                    15.2495              0.0000     0.6052 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6052 r
  fifo_lo[31] (net)                                    15.2495              0.0000     0.6052 r
  U1822/IN1 (MUX21X1)                                             0.0667   -0.0112 &   0.5940 r
  U1822/Q (MUX21X1)                                               0.3273    0.2022 @   0.7962 r
  io_cmd_o[33] (net)                            4      98.2668              0.0000     0.7962 r
  U1823/INP (NBUFFX2)                                             0.3273   -0.0155 @   0.7807 r
  U1823/Z (NBUFFX2)                                               0.0395    0.0931     0.8738 r
  mem_cmd_o[33] (net)                           1       1.3807              0.0000     0.8738 r
  mem_cmd_o[33] (out)                                             0.0395   -0.0007 &   0.8731 r
  data arrival time                                                                    0.8731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9731


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0834    0.2136     0.6137 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.5589              0.0000     0.6137 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6137 r
  fifo_0__mem_fifo/data_o[18] (net)                    21.5589              0.0000     0.6137 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6137 r
  fifo_lo[16] (net)                                    21.5589              0.0000     0.6137 r
  U1792/IN1 (MUX21X1)                                             0.0834   -0.0155 &   0.5981 r
  U1792/Q (MUX21X1)                                               0.2998    0.1963 @   0.7944 r
  io_cmd_o[18] (net)                            4      89.7154              0.0000     0.7944 r
  U1793/INP (NBUFFX2)                                             0.2998   -0.0101 @   0.7843 r
  U1793/Z (NBUFFX2)                                               0.0413    0.0929     0.8772 r
  mem_cmd_o[18] (net)                           1       3.8877              0.0000     0.8772 r
  mem_cmd_o[18] (out)                                             0.0413   -0.0041 &   0.8731 r
  data arrival time                                                                    0.8731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9731


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1844    0.0000     0.4001 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0640    0.2261     0.6261 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      17.4553              0.0000     0.6261 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6261 f
  fifo_0__mem_fifo/data_o[10] (net)                    17.4553              0.0000     0.6261 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6261 f
  fifo_lo[8] (net)                                     17.4553              0.0000     0.6261 f
  U1776/IN1 (MUX21X1)                                             0.0640   -0.0075 &   0.6186 f
  U1776/Q (MUX21X1)                                               0.2644    0.1907 @   0.8093 f
  io_cmd_o[10] (net)                            4      80.5583              0.0000     0.8093 f
  U1777/INP (NBUFFX2)                                             0.2644   -0.0096 @   0.7998 f
  U1777/Z (NBUFFX2)                                               0.0331    0.0736     0.8734 f
  mem_cmd_o[10] (net)                           1       2.5833              0.0000     0.8734 f
  mem_cmd_o[10] (out)                                             0.0331    0.0000 &   0.8734 f
  data arrival time                                                                    0.8734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0496    0.2177     0.6691 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.0809              0.0000     0.6691 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[86] (net)                    11.0809              0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6691 f
  fifo_lo[126] (net)                                   11.0809              0.0000     0.6691 f
  U1915/IN2 (AND2X1)                                              0.0496   -0.0018 &   0.6673 f
  U1915/Q (AND2X1)                                                0.2227    0.1593 @   0.8265 f
  io_cmd_o[86] (net)                            4      65.6098              0.0000     0.8265 f
  U1916/INP (NBUFFX2)                                             0.2227   -0.0121 @   0.8145 f
  U1916/Z (NBUFFX2)                                               0.0305    0.0696     0.8841 f
  mem_cmd_o[86] (net)                           1       2.0160              0.0000     0.8841 f
  mem_cmd_o[86] (out)                                             0.0305   -0.0102 &   0.8739 f
  data arrival time                                                                    0.8739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9739


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0710    0.2303     0.6304 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      20.5623              0.0000     0.6304 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6304 f
  fifo_0__mem_fifo/data_o[14] (net)                    20.5623              0.0000     0.6304 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6304 f
  fifo_lo[12] (net)                                    20.5623              0.0000     0.6304 f
  U1784/IN1 (MUX21X1)                                             0.0710   -0.0065 &   0.6239 f
  U1784/Q (MUX21X1)                                               0.3360    0.2189 @   0.8428 f
  io_cmd_o[14] (net)                            4     102.7844              0.0000     0.8428 f
  io_cmd_o[14] (out)                                              0.3360    0.0312 @   0.8740 f
  data arrival time                                                                    0.8740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9740


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0764    0.2101     0.6103 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.9065              0.0000     0.6103 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 r
  fifo_0__mem_fifo/data_o[38] (net)                    18.9065              0.0000     0.6103 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 r
  fifo_lo[36] (net)                                    18.9065              0.0000     0.6103 r
  U1832/IN1 (MUX21X1)                                             0.0764   -0.0148 &   0.5955 r
  U1832/Q (MUX21X1)                                               0.3746    0.2202 @   0.8157 r
  io_cmd_o[38] (net)                            5     112.7616              0.0000     0.8157 r
  U1833/INP (NBUFFX2)                                             0.3746   -0.0375 @   0.7782 r
  U1833/Z (NBUFFX2)                                               0.0485    0.1044     0.8826 r
  mem_cmd_o[38] (net)                           1       6.7329              0.0000     0.8826 r
  mem_cmd_o[38] (out)                                             0.0485   -0.0085 &   0.8740 r
  data arrival time                                                                    0.8740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9740


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4511     0.4511
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1975    0.0000     0.4511 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0599    0.2247     0.6758 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      15.6646              0.0000     0.6758 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6758 f
  fifo_1__mem_fifo/data_o[106] (net)                   15.6646              0.0000     0.6758 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6758 f
  fifo_lo[146] (net)                                   15.6646              0.0000     0.6758 f
  U1955/IN2 (AND2X1)                                              0.0599   -0.0014 &   0.6744 f
  U1955/Q (AND2X1)                                                0.2787    0.1907 @   0.8650 f
  io_cmd_o[106] (net)                           4      82.5136              0.0000     0.8650 f
  io_cmd_o[106] (out)                                             0.2787    0.0094 @   0.8745 f
  data arrival time                                                                    0.8745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9745


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0574    0.2218     0.6209 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      14.5143              0.0000     0.6209 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[26] (net)                    14.5143              0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6209 f
  fifo_lo[24] (net)                                    14.5143              0.0000     0.6209 f
  U1808/IN1 (MUX21X1)                                             0.0574   -0.0107 &   0.6102 f
  U1808/Q (MUX21X1)                                               0.2940    0.2017 @   0.8118 f
  io_cmd_o[26] (net)                            5      90.0388              0.0000     0.8118 f
  U1809/INP (NBUFFX2)                                             0.2940   -0.0108 @   0.8010 f
  U1809/Z (NBUFFX2)                                               0.0347    0.0756     0.8766 f
  mem_cmd_o[26] (net)                           1       2.8896              0.0000     0.8766 f
  mem_cmd_o[26] (out)                                             0.0347   -0.0021 &   0.8745 f
  data arrival time                                                                    0.8745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1891/IN1 (AND2X1)                                              0.2930    0.0028 @   0.7392 r
  U1891/Q (AND2X1)                                                0.1859    0.1667 @   0.9059 r
  io_cmd_o[74] (net)                            4      54.5178              0.0000     0.9059 r
  io_cmd_o[74] (out)                                              0.1864   -0.0310 @   0.8749 r
  data arrival time                                                                    0.8749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9749


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0492    0.1965     0.6480 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.5833              0.0000     0.6480 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.5833              0.0000     0.6480 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6480 r
  fifo_lo[145] (net)                                    8.5833              0.0000     0.6480 r
  U1953/IN2 (AND2X1)                                              0.0492    0.0001 &   0.6481 r
  U1953/Q (AND2X1)                                                0.2481    0.1546 @   0.8027 r
  io_cmd_o[105] (net)                           4      75.7133              0.0000     0.8027 r
  U1954/INP (NBUFFX2)                                             0.2481   -0.0117 @   0.7910 r
  U1954/Z (NBUFFX2)                                               0.0356    0.0843     0.8752 r
  mem_cmd_o[105] (net)                          1       1.4578              0.0000     0.8752 r
  mem_cmd_o[105] (out)                                            0.0356    0.0000 &   0.8752 r
  data arrival time                                                                    0.8752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9752


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1812    0.2556 @   0.6587 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      54.1419              0.0000     0.6587 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6587 r
  fifo_1__mem_fifo/data_o[22] (net)                    54.1419              0.0000     0.6587 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6587 r
  fifo_lo[69] (net)                                    54.1419              0.0000     0.6587 r
  U1800/IN2 (MUX21X1)                                             0.1815   -0.0450 @   0.6136 r
  U1800/Q (MUX21X1)                                               0.2949    0.2166 @   0.8303 r
  io_cmd_o[22] (net)                            4      88.4503              0.0000     0.8303 r
  U1801/INP (NBUFFX2)                                             0.2949   -0.0449 @   0.7853 r
  U1801/Z (NBUFFX2)                                               0.0412    0.0925     0.8779 r
  mem_cmd_o[22] (net)                           1       4.0398              0.0000     0.8779 r
  mem_cmd_o[22] (out)                                             0.0412   -0.0020 &   0.8758 r
  data arrival time                                                                    0.8758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9758


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1974    0.0000     0.4505 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0493    0.2175     0.6681 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.9626              0.0000     0.6681 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6681 f
  fifo_1__mem_fifo/data_o[93] (net)                    10.9626              0.0000     0.6681 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6681 f
  fifo_lo[133] (net)                                   10.9626              0.0000     0.6681 f
  U1929/IN2 (AND2X1)                                              0.0493   -0.0044 &   0.6637 f
  U1929/Q (AND2X1)                                                0.2272    0.1615 @   0.8252 f
  io_cmd_o[93] (net)                            4      67.0531              0.0000     0.8252 f
  U1930/INP (NBUFFX2)                                             0.2272   -0.0182 @   0.8070 f
  U1930/Z (NBUFFX2)                                               0.0303    0.0697     0.8767 f
  mem_cmd_o[93] (net)                           1       1.6992              0.0000     0.8767 f
  mem_cmd_o[93] (out)                                             0.0303   -0.0008 &   0.8759 f
  data arrival time                                                                    0.8759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1902    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1309    0.2614 @   0.6641 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      44.2467              0.0000     0.6641 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6641 f
  fifo_1__mem_fifo/data_o[39] (net)                    44.2467              0.0000     0.6641 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6641 f
  fifo_lo[86] (net)                                    44.2467              0.0000     0.6641 f
  U1834/IN2 (MUX21X1)                                             0.1309   -0.0162 @   0.6479 f
  U1834/Q (MUX21X1)                                               0.4465    0.2742 @   0.9221 f
  io_cmd_o[39] (net)                            5     137.3713              0.0000     0.9221 f
  io_cmd_o[39] (out)                                              0.4465   -0.0461 @   0.8761 f
  data arrival time                                                                    0.8761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9761


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.2637    0.0000     0.4349 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.2173    0.2732 @   0.7082 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      64.4107              0.0000     0.7082 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7082 r
  fifo_1__mem_fifo/data_o[46] (net)                    64.4107              0.0000     0.7082 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.7082 r
  fifo_lo[93] (net)                                    64.4107              0.0000     0.7082 r
  U1848/IN2 (MUX21X1)                                             0.2184   -0.0468 @   0.6614 r
  U1848/Q (MUX21X1)                                               0.2788    0.2171 @   0.8785 r
  io_cmd_o[46] (net)                            4      83.2773              0.0000     0.8785 r
  io_cmd_o[46] (out)                                              0.2788   -0.0024 @   0.8761 r
  data arrival time                                                                    0.8761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9761


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0850    0.2389     0.6378 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      26.7616              0.0000     0.6378 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6378 f
  fifo_0__mem_fifo/data_o[15] (net)                    26.7616              0.0000     0.6378 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6378 f
  fifo_lo[13] (net)                                    26.7616              0.0000     0.6378 f
  U1786/IN1 (MUX21X1)                                             0.0850   -0.0163 &   0.6215 f
  U1786/Q (MUX21X1)                                               0.3347    0.2219 @   0.8434 f
  io_cmd_o[15] (net)                            4     102.6167              0.0000     0.8434 f
  U1787/INP (NBUFFX2)                                             0.3347   -0.0442 @   0.7992 f
  U1787/Z (NBUFFX2)                                               0.0419    0.0828     0.8820 f
  mem_cmd_o[15] (net)                           1       7.3130              0.0000     0.8820 f
  mem_cmd_o[15] (out)                                             0.0419   -0.0053 &   0.8767 f
  data arrival time                                                                    0.8767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9767


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1980    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0514    0.1978     0.6495 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.3998              0.0000     0.6495 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6495 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.3998              0.0000     0.6495 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6495 r
  fifo_lo[125] (net)                                    9.3998              0.0000     0.6495 r
  U1913/IN2 (AND2X1)                                              0.0514   -0.0036 &   0.6459 r
  U1913/Q (AND2X1)                                                0.2426    0.1503 @   0.7962 r
  io_cmd_o[85] (net)                            4      72.6670              0.0000     0.7962 r
  U1914/INP (NBUFFX2)                                             0.2437   -0.0030 @   0.7932 r
  U1914/Z (NBUFFX2)                                               0.0352    0.0836     0.8768 r
  mem_cmd_o[85] (net)                           1       1.3964              0.0000     0.8768 r
  mem_cmd_o[85] (out)                                             0.0352    0.0000 &   0.8768 r
  data arrival time                                                                    0.8768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9768


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1767    0.0000     0.3950 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0437    0.2120     0.6070 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.4660              0.0000     0.6070 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6070 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.4660              0.0000     0.6070 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6070 f
  fifo_lo[41] (net)                                     8.4660              0.0000     0.6070 f
  U1842/IN1 (MUX21X1)                                             0.0437   -0.0014 &   0.6056 f
  U1842/Q (MUX21X1)                                               0.3179    0.2083 @   0.8140 f
  io_cmd_o[43] (net)                            5      97.4472              0.0000     0.8140 f
  U1843/INP (NBUFFX2)                                             0.3179   -0.0252 @   0.7888 f
  U1843/Z (NBUFFX2)                                               0.0534    0.0927 @   0.8815 f
  mem_cmd_o[43] (net)                           1      17.7879              0.0000     0.8815 f
  mem_cmd_o[43] (out)                                             0.0535   -0.0039 @   0.8776 f
  data arrival time                                                                    0.8776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9776


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0758    0.2333     0.6336 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.7075              0.0000     0.6336 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6336 f
  fifo_0__mem_fifo/data_o[29] (net)                    22.7075              0.0000     0.6336 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6336 f
  fifo_lo[27] (net)                                    22.7075              0.0000     0.6336 f
  U1814/IN1 (MUX21X1)                                             0.0758   -0.0129 &   0.6207 f
  U1814/Q (MUX21X1)                                               0.2781    0.1979 @   0.8186 f
  io_cmd_o[29] (net)                            4      84.7717              0.0000     0.8186 f
  U1815/INP (NBUFFX2)                                             0.2781   -0.0084 @   0.8102 f
  U1815/Z (NBUFFX2)                                               0.0366    0.0770     0.8872 f
  mem_cmd_o[29] (net)                           1       4.9691              0.0000     0.8872 f
  mem_cmd_o[29] (out)                                             0.0366   -0.0094 &   0.8778 f
  data arrival time                                                                    0.8778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9778


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0988    0.2212     0.6202 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      27.2973              0.0000     0.6202 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6202 r
  fifo_0__mem_fifo/data_o[52] (net)                    27.2973              0.0000     0.6202 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6202 r
  fifo_lo[46] (net)                                    27.2973              0.0000     0.6202 r
  U1852/IN1 (MUX21X1)                                             0.0988   -0.0194 &   0.6008 r
  U1852/Q (MUX21X1)                                               0.2858    0.1947 @   0.7955 r
  io_cmd_o[52] (net)                            4      85.3297              0.0000     0.7955 r
  U1853/INP (NBUFFX2)                                             0.2858   -0.0129 @   0.7825 r
  U1853/Z (NBUFFX2)                                               0.0500    0.0996     0.8821 r
  mem_cmd_o[52] (net)                           1      11.3324              0.0000     0.8821 r
  mem_cmd_o[52] (out)                                             0.0500   -0.0040 &   0.8781 r
  data arrival time                                                                    0.8781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9781


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2644    0.0000     0.4342 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0402    0.2166     0.6508 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       7.0346              0.0000     0.6508 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6508 f
  fifo_1__mem_fifo/data_o[0] (net)                      7.0346              0.0000     0.6508 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6508 f
  fifo_lo[48] (net)                                     7.0346              0.0000     0.6508 f
  U5079/IN2 (AND2X1)                                              0.0402    0.0001 &   0.6509 f
  U5079/Q (AND2X1)                                                0.3939    0.2235 @   0.8744 f
  io_cmd_o[0] (net)                             4     114.6817              0.0000     0.8744 f
  io_cmd_o[0] (out)                                               0.3939    0.0039 @   0.8783 f
  data arrival time                                                                    0.8783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2460    0.3159 @   0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (net)                           87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7513 f
  n2386 (net)                                          87.7915              0.0000     0.7513 f
  U1941/IN1 (AND2X1)                                              0.2460    0.0083 @   0.7596 f
  U1941/Q (AND2X1)                                                0.1583    0.1498 @   0.9093 f
  io_cmd_o[99] (net)                            4      44.9867              0.0000     0.9093 f
  io_cmd_o[99] (out)                                              0.1583   -0.0309 @   0.8785 f
  data arrival time                                                                    0.8785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9785


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0571    0.2217     0.6220 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      14.4097              0.0000     0.6220 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6220 f
  fifo_0__mem_fifo/data_o[19] (net)                    14.4097              0.0000     0.6220 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6220 f
  fifo_lo[17] (net)                                    14.4097              0.0000     0.6220 f
  U1794/IN1 (MUX21X1)                                             0.0571   -0.0085 &   0.6135 f
  U1794/Q (MUX21X1)                                               0.2787    0.1952 @   0.8087 f
  io_cmd_o[19] (net)                            4      85.0975              0.0000     0.8087 f
  U1795/INP (NBUFFX2)                                             0.2787   -0.0080 @   0.8007 f
  U1795/Z (NBUFFX2)                                               0.0376    0.0779     0.8786 f
  mem_cmd_o[19] (net)                           1       5.6909              0.0000     0.8786 f
  mem_cmd_o[19] (out)                                             0.0376    0.0001 &   0.8787 f
  data arrival time                                                                    0.8787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9787


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1981    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0527    0.2199     0.6717 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.4748              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.4748              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6717 f
  fifo_lo[152] (net)                                   12.4748              0.0000     0.6717 f
  U1967/IN2 (AND2X1)                                              0.0527    0.0004 &   0.6721 f
  U1967/Q (AND2X1)                                                0.2264    0.1668 @   0.8388 f
  io_cmd_o[112] (net)                           4      67.8841              0.0000     0.8388 f
  U1968/INP (NBUFFX2)                                             0.2264   -0.0357 @   0.8032 f
  U1968/Z (NBUFFX2)                                               0.0724    0.0977 @   0.9009 f
  mem_cmd_o[112] (net)                          1      32.2437              0.0000     0.9009 f
  mem_cmd_o[112] (out)                                            0.0727   -0.0216 @   0.8793 f
  data arrival time                                                                    0.8793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9793


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0602    0.2027     0.6546 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.7470              0.0000     0.6546 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[61] (net)                    12.7470              0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6546 r
  fifo_lo[101] (net)                                   12.7470              0.0000     0.6546 r
  U1865/IN2 (AND2X1)                                              0.0602    0.0003 &   0.6549 r
  U1865/Q (AND2X1)                                                0.2379    0.1499 @   0.8048 r
  io_cmd_o[61] (net)                            4      71.1864              0.0000     0.8048 r
  U1866/INP (NBUFFX2)                                             0.2387   -0.0076 @   0.7972 r
  U1866/Z (NBUFFX2)                                               0.0342    0.0823     0.8794 r
  mem_cmd_o[61] (net)                           1       0.8568              0.0000     0.8794 r
  mem_cmd_o[61] (out)                                             0.0342    0.0000 &   0.8794 r
  data arrival time                                                                    0.8794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9794


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0645    0.2050     0.6572 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.4145              0.0000     0.6572 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[75] (net)                    14.4145              0.0000     0.6572 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6572 r
  fifo_lo[115] (net)                                   14.4145              0.0000     0.6572 r
  U1893/IN2 (AND2X1)                                              0.0645   -0.0088 &   0.6485 r
  U1893/Q (AND2X1)                                                0.2091    0.1444 @   0.7928 r
  io_cmd_o[75] (net)                            4      63.7645              0.0000     0.7928 r
  U1894/INP (NBUFFX2)                                             0.2091    0.0017 @   0.7945 r
  U1894/Z (NBUFFX2)                                               0.0524    0.0942 @   0.8887 r
  mem_cmd_o[75] (net)                           1      16.8171              0.0000     0.8887 r
  mem_cmd_o[75] (out)                                             0.0525   -0.0090 @   0.8797 r
  data arrival time                                                                    0.8797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9797


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0576    0.2221     0.6221 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      14.6237              0.0000     0.6221 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6221 f
  fifo_0__mem_fifo/data_o[33] (net)                    14.6237              0.0000     0.6221 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6221 f
  fifo_lo[31] (net)                                    14.6237              0.0000     0.6221 f
  U1822/IN1 (MUX21X1)                                             0.0576   -0.0105 &   0.6116 f
  U1822/Q (MUX21X1)                                               0.3176    0.2112 @   0.8229 f
  io_cmd_o[33] (net)                            4      97.5211              0.0000     0.8229 f
  U1823/INP (NBUFFX2)                                             0.3176   -0.0175 @   0.8053 f
  U1823/Z (NBUFFX2)                                               0.0338    0.0752     0.8805 f
  mem_cmd_o[33] (net)                           1       1.3807              0.0000     0.8805 f
  mem_cmd_o[33] (out)                                             0.0338   -0.0006 &   0.8799 f
  data arrival time                                                                    0.8799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0502    0.1971     0.6486 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       8.9694              0.0000     0.6486 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[120] (net)                    8.9694              0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6486 r
  fifo_lo[160] (net)                                    8.9694              0.0000     0.6486 r
  U1983/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6487 r
  U1983/Q (AND2X1)                                                0.1591    0.1182 @   0.7670 r
  io_cmd_o[120] (net)                           4      45.9705              0.0000     0.7670 r
  U1984/INP (NBUFFX2)                                             0.1594   -0.0154 @   0.7515 r
  U1984/Z (NBUFFX2)                                               0.1479    0.1225 @   0.8741 r
  mem_cmd_o[120] (net)                          1      77.6546              0.0000     0.8741 r
  mem_cmd_o[120] (out)                                            0.1479    0.0059 @   0.8800 r
  data arrival time                                                                    0.8800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9800


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1838    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0885    0.2411 @   0.6402 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      28.6779              0.0000     0.6402 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6402 f
  fifo_0__mem_fifo/data_o[31] (net)                    28.6779              0.0000     0.6402 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.6402 f
  fifo_lo[29] (net)                                    28.6779              0.0000     0.6402 f
  U1818/IN1 (MUX21X1)                                             0.0886   -0.0191 @   0.6212 f
  U1818/Q (MUX21X1)                                               0.4294    0.2554 @   0.8766 f
  io_cmd_o[31] (net)                            4     131.0179              0.0000     0.8766 f
  io_cmd_o[31] (out)                                              0.4294    0.0035 @   0.8801 f
  data arrival time                                                                    0.8801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.2646    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1674    0.2848 @   0.7191 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      58.2514              0.0000     0.7191 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7191 f
  fifo_1__mem_fifo/data_o[10] (net)                    58.2514              0.0000     0.7191 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.7191 f
  fifo_lo[57] (net)                                    58.2514              0.0000     0.7191 f
  U1776/IN2 (MUX21X1)                                             0.1674   -0.0370 @   0.6821 f
  U1776/Q (MUX21X1)                                               0.2644    0.2077 @   0.8898 f
  io_cmd_o[10] (net)                            4      80.5583              0.0000     0.8898 f
  io_cmd_o[10] (out)                                              0.2644   -0.0095 @   0.8802 f
  data arrival time                                                                    0.8802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9802


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0486    0.2170     0.6688 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.6285              0.0000     0.6688 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[81] (net)                    10.6285              0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6688 f
  fifo_lo[121] (net)                                   10.6285              0.0000     0.6688 f
  U1905/IN2 (AND2X1)                                              0.0486   -0.0029 &   0.6658 f
  U1905/Q (AND2X1)                                                0.2361    0.1677 @   0.8335 f
  io_cmd_o[81] (net)                            4      69.5329              0.0000     0.8335 f
  U1906/INP (NBUFFX2)                                             0.2361   -0.0266 @   0.8069 f
  U1906/Z (NBUFFX2)                                               0.0351    0.0742     0.8812 f
  mem_cmd_o[81] (net)                           1       5.1817              0.0000     0.8812 f
  mem_cmd_o[81] (out)                                             0.0351   -0.0005 &   0.8806 f
  data arrival time                                                                    0.8806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9806


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0592    0.2242     0.6763 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.3264              0.0000     0.6763 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6763 f
  fifo_1__mem_fifo/data_o[77] (net)                    15.3264              0.0000     0.6763 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6763 f
  fifo_lo[117] (net)                                   15.3264              0.0000     0.6763 f
  U1897/IN2 (AND2X1)                                              0.0592   -0.0026 &   0.6737 f
  U1897/Q (AND2X1)                                                0.2027    0.1562 @   0.8299 f
  io_cmd_o[77] (net)                            4      60.3462              0.0000     0.8299 f
  U1898/INP (NBUFFX2)                                             0.2027   -0.0127 @   0.8172 f
  U1898/Z (NBUFFX2)                                               0.0381    0.0753     0.8924 f
  mem_cmd_o[77] (net)                           1       8.8827              0.0000     0.8924 f
  mem_cmd_o[77] (out)                                             0.0381   -0.0117 &   0.8807 f
  data arrival time                                                                    0.8807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9807


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0504    0.1972     0.6487 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       9.0466              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[107] (net)                    9.0466              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6487 r
  fifo_lo[147] (net)                                    9.0466              0.0000     0.6487 r
  U1957/IN2 (AND2X1)                                              0.0504    0.0001 &   0.6488 r
  U1957/Q (AND2X1)                                                0.2506    0.1544 @   0.8032 r
  io_cmd_o[107] (net)                           4      75.5280              0.0000     0.8032 r
  U1958/INP (NBUFFX2)                                             0.2514   -0.0122 @   0.7910 r
  U1958/Z (NBUFFX2)                                               0.0431    0.0910     0.8820 r
  mem_cmd_o[107] (net)                          1       7.2272              0.0000     0.8820 r
  mem_cmd_o[107] (out)                                            0.0431   -0.0012 &   0.8808 r
  data arrival time                                                                    0.8808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9808


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1838    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0664    0.2275     0.6264 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.5138              0.0000     0.6264 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6264 f
  fifo_0__mem_fifo/data_o[46] (net)                    18.5138              0.0000     0.6264 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6264 f
  fifo_lo[44] (net)                                    18.5138              0.0000     0.6264 f
  U1848/IN1 (MUX21X1)                                             0.0664   -0.0104 &   0.6161 f
  U1848/Q (MUX21X1)                                               0.2704    0.1937 @   0.8098 f
  io_cmd_o[46] (net)                            4      82.5315              0.0000     0.8098 f
  U1849/INP (NBUFFX2)                                             0.2704   -0.0037 @   0.8061 f
  U1849/Z (NBUFFX2)                                               0.0431    0.0827     0.8888 f
  mem_cmd_o[46] (net)                           1      10.4752              0.0000     0.8888 f
  mem_cmd_o[46] (out)                                             0.0431   -0.0074 &   0.8814 f
  data arrival time                                                                    0.8814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9814


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1843    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0718    0.2309     0.6309 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      20.9331              0.0000     0.6309 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6309 f
  fifo_0__mem_fifo/data_o[18] (net)                    20.9331              0.0000     0.6309 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6309 f
  fifo_lo[16] (net)                                    20.9331              0.0000     0.6309 f
  U1792/IN1 (MUX21X1)                                             0.0718   -0.0139 &   0.6170 f
  U1792/Q (MUX21X1)                                               0.2908    0.2029 @   0.8199 f
  io_cmd_o[18] (net)                            4      88.9697              0.0000     0.8199 f
  U1793/INP (NBUFFX2)                                             0.2908   -0.0108 @   0.8091 f
  U1793/Z (NBUFFX2)                                               0.0358    0.0765     0.8856 f
  mem_cmd_o[18] (net)                           1       3.8877              0.0000     0.8856 f
  mem_cmd_o[18] (out)                                             0.0358   -0.0038 &   0.8818 f
  data arrival time                                                                    0.8818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9818


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0659    0.2272     0.6274 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.2808              0.0000     0.6274 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6274 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.2808              0.0000     0.6274 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6274 f
  fifo_lo[36] (net)                                    18.2808              0.0000     0.6274 f
  U1832/IN1 (MUX21X1)                                             0.0659   -0.0133 &   0.6142 f
  U1832/Q (MUX21X1)                                               0.3622    0.2303 @   0.8445 f
  io_cmd_o[38] (net)                            5     111.6222              0.0000     0.8445 f
  U1833/INP (NBUFFX2)                                             0.3622   -0.0385 @   0.8060 f
  U1833/Z (NBUFFX2)                                               0.0423    0.0837     0.8896 f
  mem_cmd_o[38] (net)                           1       6.7329              0.0000     0.8896 f
  mem_cmd_o[38] (out)                                             0.0423   -0.0076 &   0.8820 f
  data arrival time                                                                    0.8820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9820


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1837    0.0000     0.3989 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0848    0.2388     0.6377 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      26.6715              0.0000     0.6377 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6377 f
  fifo_0__mem_fifo/data_o[52] (net)                    26.6715              0.0000     0.6377 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6377 f
  fifo_lo[46] (net)                                    26.6715              0.0000     0.6377 f
  U1852/IN1 (MUX21X1)                                             0.0848   -0.0174 &   0.6203 f
  U1852/Q (MUX21X1)                                               0.2774    0.1993 @   0.8196 f
  io_cmd_o[52] (net)                            4      84.5839              0.0000     0.8196 f
  U1853/INP (NBUFFX2)                                             0.2774   -0.0178 @   0.8019 f
  U1853/Z (NBUFFX2)                                               0.0445    0.0840     0.8859 f
  mem_cmd_o[52] (net)                           1      11.3324              0.0000     0.8859 f
  mem_cmd_o[52] (out)                                             0.0445   -0.0036 &   0.8822 f
  data arrival time                                                                    0.8822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9822


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0856    0.2397     0.6852 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      27.0003              0.0000     0.6852 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6852 f
  fifo_1__mem_fifo/data_o[109] (net)                   27.0003              0.0000     0.6852 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6852 f
  fifo_lo[149] (net)                                   27.0003              0.0000     0.6852 f
  U1961/IN2 (AND2X1)                                              0.0856   -0.0078 &   0.6774 f
  U1961/Q (AND2X1)                                                0.2173    0.1626 @   0.8400 f
  io_cmd_o[109] (net)                           4      63.4585              0.0000     0.8400 f
  U1962/INP (NBUFFX2)                                             0.2173   -0.0240 @   0.8160 f
  U1962/Z (NBUFFX2)                                               0.0299    0.0688     0.8848 f
  mem_cmd_o[109] (net)                          1       1.7544              0.0000     0.8848 f
  mem_cmd_o[109] (out)                                            0.0299   -0.0023 &   0.8826 f
  data arrival time                                                                    0.8826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0559    0.2221     0.6739 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      13.8745              0.0000     0.6739 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6739 f
  fifo_1__mem_fifo/data_o[82] (net)                    13.8745              0.0000     0.6739 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6739 f
  fifo_lo[122] (net)                                   13.8745              0.0000     0.6739 f
  U1907/IN2 (AND2X1)                                              0.0559   -0.0006 &   0.6733 f
  U1907/Q (AND2X1)                                                0.2257    0.1677 @   0.8410 f
  io_cmd_o[82] (net)                            4      67.9207              0.0000     0.8410 f
  U1908/INP (NBUFFX2)                                             0.2257   -0.0304 @   0.8106 f
  U1908/Z (NBUFFX2)                                               0.0637    0.0929 @   0.9034 f
  mem_cmd_o[82] (net)                           1      26.2059              0.0000     0.9034 f
  mem_cmd_o[82] (out)                                             0.0639   -0.0205 @   0.8829 f
  data arrival time                                                                    0.8829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9829


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1845    0.0000     0.3995 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0954    0.2197     0.6192 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      26.0589              0.0000     0.6192 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6192 r
  fifo_0__mem_fifo/data_o[34] (net)                    26.0589              0.0000     0.6192 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6192 r
  fifo_lo[32] (net)                                    26.0589              0.0000     0.6192 r
  U1824/IN1 (MUX21X1)                                             0.0954   -0.0155 &   0.6037 r
  U1824/Q (MUX21X1)                                               0.2778    0.1906 @   0.7943 r
  io_cmd_o[34] (net)                            4      82.6949              0.0000     0.7943 r
  U1825/INP (NBUFFX2)                                             0.2778   -0.0039 @   0.7905 r
  U1825/Z (NBUFFX2)                                               0.0438    0.0935     0.8840 r
  mem_cmd_o[34] (net)                           1       6.6880              0.0000     0.8840 r
  mem_cmd_o[34] (out)                                             0.0438   -0.0010 &   0.8830 r
  data arrival time                                                                    0.8830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9830


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1845    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0816    0.2127     0.6125 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      20.8470              0.0000     0.6125 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6125 r
  fifo_0__mem_fifo/data_o[7] (net)                     20.8470              0.0000     0.6125 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6125 r
  fifo_lo[5] (net)                                     20.8470              0.0000     0.6125 r
  U1770/IN1 (MUX21X1)                                             0.0816   -0.0107 &   0.6018 r
  U1770/Q (MUX21X1)                                               0.3005    0.1964 @   0.7983 r
  io_cmd_o[7] (net)                             4      90.0458              0.0000     0.7983 r
  U1771/INP (NBUFFX2)                                             0.3005   -0.0210 @   0.7772 r
  U1771/Z (NBUFFX2)                                               0.0570    0.1066 @   0.8838 r
  mem_cmd_o[7] (net)                            1      16.7860              0.0000     0.8838 r
  mem_cmd_o[7] (out)                                              0.0570   -0.0004 @   0.8834 r
  data arrival time                                                                    0.8834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9834


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1523    0.2736 @   0.6767 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      53.5534              0.0000     0.6767 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6767 f
  fifo_1__mem_fifo/data_o[22] (net)                    53.5534              0.0000     0.6767 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6767 f
  fifo_lo[69] (net)                                    53.5534              0.0000     0.6767 f
  U1800/IN2 (MUX21X1)                                             0.1523   -0.0382 @   0.6385 f
  U1800/Q (MUX21X1)                                               0.2866    0.2155 @   0.8540 f
  io_cmd_o[22] (net)                            4      87.7046              0.0000     0.8540 f
  U1801/INP (NBUFFX2)                                             0.2866   -0.0452 @   0.8088 f
  U1801/Z (NBUFFX2)                                               0.0358    0.0765     0.8853 f
  mem_cmd_o[22] (net)                           1       4.0398              0.0000     0.8853 f
  mem_cmd_o[22] (out)                                             0.0358   -0.0015 &   0.8837 f
  data arrival time                                                                    0.8837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9837


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0631    0.2042     0.6563 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.8486              0.0000     0.6563 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[95] (net)                    13.8486              0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6563 r
  fifo_lo[135] (net)                                   13.8486              0.0000     0.6563 r
  U1933/IN2 (AND2X1)                                              0.0631   -0.0034 &   0.6529 r
  U1933/Q (AND2X1)                                                0.2361    0.1516 @   0.8044 r
  io_cmd_o[95] (net)                            4      71.4160              0.0000     0.8044 r
  U1934/INP (NBUFFX2)                                             0.2364   -0.0319 @   0.7726 r
  U1934/Z (NBUFFX2)                                               0.0750    0.1079 @   0.8805 r
  mem_cmd_o[95] (net)                           1      29.4596              0.0000     0.8805 r
  mem_cmd_o[95] (out)                                             0.0754    0.0035 @   0.8840 r
  data arrival time                                                                    0.8840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9840


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1907    0.0000     0.4025 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.2267    0.2724 @   0.6749 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      67.8603              0.0000     0.6749 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6749 r
  fifo_1__mem_fifo/data_o[20] (net)                    67.8603              0.0000     0.6749 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6749 r
  fifo_lo[67] (net)                                    67.8603              0.0000     0.6749 r
  U1796/IN2 (MUX21X1)                                             0.2278   -0.0359 @   0.6390 r
  U1796/Q (MUX21X1)                                               0.2902    0.2215 @   0.8605 r
  io_cmd_o[20] (net)                            4      86.4009              0.0000     0.8605 r
  io_cmd_o[20] (out)                                              0.2902    0.0240 @   0.8845 r
  data arrival time                                                                    0.8845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9845


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1541    0.2443 @   0.6473 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      45.1759              0.0000     0.6473 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[31] (net)                    45.1759              0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6473 r
  fifo_lo[78] (net)                                    45.1759              0.0000     0.6473 r
  U1818/IN2 (MUX21X1)                                             0.1543   -0.0236 @   0.6237 r
  U1818/Q (MUX21X1)                                               0.4411    0.2569 @   0.8806 r
  io_cmd_o[31] (net)                            4     131.7636              0.0000     0.8806 r
  io_cmd_o[31] (out)                                              0.4411    0.0041 @   0.8846 r
  data arrival time                                                                    0.8846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9846


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1908    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1305    0.2632 @   0.6658 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      45.2222              0.0000     0.6658 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6658 f
  fifo_1__mem_fifo/data_o[37] (net)                    45.2222              0.0000     0.6658 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6658 f
  fifo_lo[84] (net)                                    45.2222              0.0000     0.6658 f
  U1830/IN2 (MUX21X1)                                             0.1305   -0.0171 @   0.6487 f
  U1830/Q (MUX21X1)                                               0.3855    0.2498 @   0.8985 f
  io_cmd_o[37] (net)                            5     118.1450              0.0000     0.8985 f
  io_cmd_o[37] (out)                                              0.3855   -0.0137 @   0.8848 f
  data arrival time                                                                    0.8848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9848


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1844    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0341    0.2051     0.6050 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       4.2970              0.0000     0.6050 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6050 f
  fifo_0__mem_fifo/data_o[35] (net)                     4.2970              0.0000     0.6050 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.6050 f
  fifo_lo[33] (net)                                     4.2970              0.0000     0.6050 f
  U1826/IN1 (MUX21X1)                                             0.0341    0.0000 &   0.6050 f
  U1826/Q (MUX21X1)                                               0.1417    0.1295 @   0.7346 f
  n2646 (net)                                   1      39.7503              0.0000     0.7346 f
  icc_place1897/INP (NBUFFX2)                                     0.1417    0.0040 @   0.7385 f
  icc_place1897/Z (NBUFFX2)                                       0.2620    0.1580 @   0.8965 f
  mem_cmd_o[35] (net)                           5     154.2130              0.0000     0.8965 f
  mem_cmd_o[35] (out)                                             0.2620   -0.0106 @   0.8860 f
  data arrival time                                                                    0.8860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9860


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0593    0.2021     0.6538 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.4159              0.0000     0.6538 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6538 r
  fifo_1__mem_fifo/data_o[79] (net)                    12.4159              0.0000     0.6538 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6538 r
  fifo_lo[119] (net)                                   12.4159              0.0000     0.6538 r
  U1901/IN2 (AND2X2)                                              0.0593    0.0003 &   0.6542 r
  U1901/Q (AND2X2)                                                0.2157    0.1428 @   0.7969 r
  io_cmd_o[79] (net)                            4     117.8485              0.0000     0.7969 r
  U1902/INP (NBUFFX2)                                             0.2157   -0.0016 @   0.7954 r
  U1902/Z (NBUFFX2)                                               0.1196    0.1237 @   0.9191 r
  mem_cmd_o[79] (net)                           1      60.3229              0.0000     0.9191 r
  mem_cmd_o[79] (out)                                             0.1196   -0.0330 @   0.8861 r
  data arrival time                                                                    0.8861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9861


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1981    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0580    0.2015     0.6528 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.9214              0.0000     0.6528 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6528 r
  fifo_1__mem_fifo/data_o[66] (net)                    11.9214              0.0000     0.6528 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6528 r
  fifo_lo[106] (net)                                   11.9214              0.0000     0.6528 r
  U1875/IN2 (AND2X1)                                              0.0580    0.0003 &   0.6531 r
  U1875/Q (AND2X1)                                                0.2788    0.1655 @   0.8185 r
  io_cmd_o[66] (net)                            4      84.6118              0.0000     0.8185 r
  U1876/INP (NBUFFX2)                                             0.2788   -0.0241 @   0.7944 r
  U1876/Z (NBUFFX2)                                               0.0592    0.1062 @   0.9006 r
  mem_cmd_o[66] (net)                           1      19.4348              0.0000     0.9006 r
  mem_cmd_o[66] (out)                                             0.0592   -0.0145 @   0.8861 r
  data arrival time                                                                    0.8861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9861


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0886    0.2416 @   0.6871 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      28.7283              0.0000     0.6871 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6871 f
  fifo_1__mem_fifo/data_o[116] (net)                   28.7283              0.0000     0.6871 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6871 f
  fifo_lo[156] (net)                                   28.7283              0.0000     0.6871 f
  U1975/IN2 (AND2X1)                                              0.0887   -0.0041 @   0.6831 f
  U1975/Q (AND2X1)                                                0.2154    0.1624 @   0.8454 f
  io_cmd_o[116] (net)                           4      62.8971              0.0000     0.8454 f
  U1976/INP (NBUFFX2)                                             0.2154   -0.0274 @   0.8180 f
  U1976/Z (NBUFFX2)                                               0.0300    0.0688     0.8869 f
  mem_cmd_o[116] (net)                          1       1.8891              0.0000     0.8869 f
  mem_cmd_o[116] (out)                                            0.0300    0.0000 &   0.8869 f
  data arrival time                                                                    0.8869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.7313              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[114] (net)                    8.7313              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[154] (net)                                    8.7313              0.0000     0.6656 f
  U1971/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6657 f
  U1971/Q (AND2X1)                                                0.2290    0.1596 @   0.8253 f
  io_cmd_o[114] (net)                           4      67.1679              0.0000     0.8253 f
  U1972/INP (NBUFFX2)                                             0.2290   -0.0145 @   0.8109 f
  U1972/Z (NBUFFX2)                                               0.0397    0.0780     0.8888 f
  mem_cmd_o[114] (net)                          1       9.1887              0.0000     0.8888 f
  mem_cmd_o[114] (out)                                            0.0397   -0.0017 &   0.8871 f
  data arrival time                                                                    0.8871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9871


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1981    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0503    0.2183     0.6697 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.4091              0.0000     0.6697 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.4091              0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6697 f
  fifo_lo[142] (net)                                   11.4091              0.0000     0.6697 f
  U1947/IN2 (AND2X2)                                              0.0503   -0.0029 &   0.6668 f
  U1947/Q (AND2X2)                                                0.2094    0.1490 @   0.8158 f
  io_cmd_o[102] (net)                           4     111.8268              0.0000     0.8158 f
  U1948/INP (NBUFFX2)                                             0.2094   -0.0016 @   0.8142 f
  U1948/Z (NBUFFX2)                                               0.0735    0.0973 @   0.9115 f
  mem_cmd_o[102] (net)                          1      33.7845              0.0000     0.9115 f
  mem_cmd_o[102] (out)                                            0.0737   -0.0243 @   0.8872 f
  data arrival time                                                                    0.8872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9872


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1863/IN1 (AND2X1)                                              0.2930    0.0014 @   0.7378 r
  U1863/Q (AND2X1)                                                0.1768    0.1631 @   0.9010 r
  io_cmd_o[60] (net)                            4      51.6117              0.0000     0.9010 r
  io_cmd_o[60] (out)                                              0.1773   -0.0135 @   0.8874 r
  data arrival time                                                                    0.8874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1937/IN1 (AND2X1)                                              0.2930    0.0013 @   0.7377 r
  U1937/Q (AND2X1)                                                0.1535    0.1534 @   0.8911 r
  io_cmd_o[97] (net)                            4      43.9233              0.0000     0.8911 r
  io_cmd_o[97] (out)                                              0.1538   -0.0034 @   0.8877 r
  data arrival time                                                                    0.8877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9877


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0779    0.2108     0.6111 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.4776              0.0000     0.6111 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[21] (net)                    19.4776              0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6111 r
  fifo_lo[19] (net)                                    19.4776              0.0000     0.6111 r
  U1798/IN1 (MUX21X1)                                             0.0779   -0.0143 &   0.5968 r
  U1798/Q (MUX21X1)                                               0.2733    0.1850 @   0.7817 r
  io_cmd_o[21] (net)                            4      81.2649              0.0000     0.7817 r
  U1799/INP (NBUFFX2)                                             0.2733    0.0185 @   0.8002 r
  U1799/Z (NBUFFX2)                                               0.0376    0.0879     0.8882 r
  mem_cmd_o[21] (net)                           1       2.0077              0.0000     0.8882 r
  mem_cmd_o[21] (out)                                             0.0376    0.0000 &   0.8882 r
  data arrival time                                                                    0.8882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9882


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2644    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0389    0.2155     0.6498 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       6.4500              0.0000     0.6498 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6498 f
  fifo_1__mem_fifo/data_o[54] (net)                     6.4500              0.0000     0.6498 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6498 f
  fifo_lo[97] (net)                                     6.4500              0.0000     0.6498 f
  U1856/IN2 (AND2X1)                                              0.0389    0.0000 &   0.6498 f
  U1856/Q (AND2X1)                                                0.4746    0.2496 @   0.8994 f
  io_cmd_o[54] (net)                            4     136.7370              0.0000     0.8994 f
  io_cmd_o[54] (out)                                              0.4746   -0.0111 @   0.8883 f
  data arrival time                                                                    0.8883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9883


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2460    0.3159 @   0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (net)                           87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7513 f
  n2386 (net)                                          87.7915              0.0000     0.7513 f
  U1891/IN1 (AND2X1)                                              0.2460    0.0100 @   0.7612 f
  U1891/Q (AND2X1)                                                0.1859    0.1637 @   0.9249 f
  io_cmd_o[74] (net)                            4      53.7721              0.0000     0.9249 f
  io_cmd_o[74] (out)                                              0.1859   -0.0364 @   0.8885 f
  data arrival time                                                                    0.8885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9885


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0602    0.2026     0.6539 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.7722              0.0000     0.6539 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[72] (net)                    12.7722              0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6539 r
  fifo_lo[112] (net)                                   12.7722              0.0000     0.6539 r
  U1887/IN2 (AND2X2)                                              0.0602   -0.0049 &   0.6491 r
  U1887/Q (AND2X2)                                                0.1938    0.1357 @   0.7847 r
  io_cmd_o[72] (net)                            4     104.3956              0.0000     0.7847 r
  U1888/INP (NBUFFX2)                                             0.1938    0.0145 @   0.7992 r
  U1888/Z (NBUFFX2)                                               0.0572    0.0954 @   0.8946 r
  mem_cmd_o[72] (net)                           1      21.4056              0.0000     0.8946 r
  mem_cmd_o[72] (out)                                             0.0573   -0.0061 @   0.8886 r
  data arrival time                                                                    0.8886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9886


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0722    0.2079     0.6069 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.3158              0.0000     0.6069 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.3158              0.0000     0.6069 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6069 r
  fifo_lo[30] (net)                                    17.3158              0.0000     0.6069 r
  U1820/IN1 (MUX21X1)                                             0.0722   -0.0102 &   0.5968 r
  U1820/Q (MUX21X1)                                               0.2784    0.1855 @   0.7823 r
  io_cmd_o[32] (net)                            4      82.8616              0.0000     0.7823 r
  U1821/INP (NBUFFX2)                                             0.2784    0.0204 @   0.8027 r
  U1821/Z (NBUFFX2)                                               0.0386    0.0891     0.8918 r
  mem_cmd_o[32] (net)                           1       2.6127              0.0000     0.8918 r
  mem_cmd_o[32] (out)                                             0.0386   -0.0026 &   0.8892 r
  data arrival time                                                                    0.8892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9892


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1975    0.0000     0.4507 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0630    0.2265     0.6772 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      17.0124              0.0000     0.6772 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6772 f
  fifo_1__mem_fifo/data_o[92] (net)                    17.0124              0.0000     0.6772 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6772 f
  fifo_lo[132] (net)                                   17.0124              0.0000     0.6772 f
  U1927/IN2 (AND2X1)                                              0.0630   -0.0100 &   0.6672 f
  U1927/Q (AND2X1)                                                0.2612    0.1781 @   0.8453 f
  io_cmd_o[92] (net)                            4      76.9102              0.0000     0.8453 f
  U1928/INP (NBUFFX2)                                             0.2612   -0.0354 @   0.8099 f
  U1928/Z (NBUFFX2)                                               0.0411    0.0807     0.8906 f
  mem_cmd_o[92] (net)                           1       9.1148              0.0000     0.8906 f
  mem_cmd_o[92] (out)                                             0.0411   -0.0012 &   0.8894 f
  data arrival time                                                                    0.8894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9894


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1975    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0598    0.2024     0.6536 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.6067              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[67] (net)                    12.6067              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[107] (net)                                   12.6067              0.0000     0.6536 r
  U1877/IN2 (AND2X1)                                              0.0598   -0.0025 &   0.6511 r
  U1877/Q (AND2X1)                                                0.2249    0.1466 @   0.7977 r
  io_cmd_o[67] (net)                            4      68.1342              0.0000     0.7977 r
  U1878/INP (NBUFFX2)                                             0.2249    0.0078 @   0.8056 r
  U1878/Z (NBUFFX2)                                               0.0432    0.0885     0.8940 r
  mem_cmd_o[67] (net)                           1       8.5226              0.0000     0.8940 r
  mem_cmd_o[67] (out)                                             0.0432   -0.0043 &   0.8897 r
  data arrival time                                                                    0.8897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9897


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       8.7408              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[103] (net)                    8.7408              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[143] (net)                                    8.7408              0.0000     0.6656 f
  U1949/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6658 f
  U1949/Q (AND2X1)                                                0.2885    0.1854 @   0.8512 f
  io_cmd_o[103] (net)                           4      84.8728              0.0000     0.8512 f
  U1950/INP (NBUFFX2)                                             0.2885   -0.0446 @   0.8066 f
  U1950/Z (NBUFFX2)                                               0.0528    0.0913 @   0.8978 f
  mem_cmd_o[103] (net)                          1      18.2459              0.0000     0.8978 f
  mem_cmd_o[103] (out)                                            0.0528   -0.0081 @   0.8897 f
  data arrival time                                                                    0.8897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9897


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1909    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1818    0.2868 @   0.6895 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      64.3248              0.0000     0.6895 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6895 f
  fifo_1__mem_fifo/data_o[32] (net)                    64.3248              0.0000     0.6895 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6895 f
  fifo_lo[79] (net)                                    64.3248              0.0000     0.6895 f
  U1820/IN2 (MUX21X1)                                             0.1818   -0.0302 @   0.6593 f
  U1820/Q (MUX21X1)                                               0.2701    0.2109 @   0.8701 f
  io_cmd_o[32] (net)                            4      82.1159              0.0000     0.8701 f
  io_cmd_o[32] (out)                                              0.2701    0.0201 @   0.8903 f
  data arrival time                                                                    0.8903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9903


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1701    0.2510 @   0.6541 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      50.5299              0.0000     0.6541 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[30] (net)                    50.5299              0.0000     0.6541 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6541 r
  fifo_lo[77] (net)                                    50.5299              0.0000     0.6541 r
  U1816/IN2 (MUX21X1)                                             0.1703   -0.0254 @   0.6287 r
  U1816/Q (MUX21X1)                                               0.2835    0.2098 @   0.8385 r
  io_cmd_o[30] (net)                            4      84.5961              0.0000     0.8385 r
  U1817/INP (NBUFFX2)                                             0.2835   -0.0346 @   0.8038 r
  U1817/Z (NBUFFX2)                                               0.0385    0.0893     0.8932 r
  mem_cmd_o[30] (net)                           1       2.3011              0.0000     0.8932 r
  mem_cmd_o[30] (out)                                             0.0385   -0.0027 &   0.8905 r
  data arrival time                                                                    0.8905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9905


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1982    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0533    0.2203     0.6721 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      12.7144              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[88] (net)                    12.7144              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[128] (net)                                   12.7144              0.0000     0.6721 f
  U1919/IN2 (AND2X1)                                              0.0533    0.0004 &   0.6725 f
  U1919/Q (AND2X1)                                                0.2280    0.1685 @   0.8410 f
  io_cmd_o[88] (net)                            4      68.7584              0.0000     0.8410 f
  U1920/INP (NBUFFX2)                                             0.2280   -0.0311 @   0.8099 f
  U1920/Z (NBUFFX2)                                               0.0444    0.0820     0.8919 f
  mem_cmd_o[88] (net)                           1      12.9965              0.0000     0.8919 f
  mem_cmd_o[88] (out)                                             0.0444   -0.0012 &   0.8907 f
  data arrival time                                                                    0.8907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9907


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1522    0.2731 @   0.6760 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      53.2373              0.0000     0.6760 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6760 f
  fifo_1__mem_fifo/data_o[24] (net)                    53.2373              0.0000     0.6760 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6760 f
  fifo_lo[71] (net)                                    53.2373              0.0000     0.6760 f
  U1804/IN2 (MUX21X1)                                             0.1522   -0.0190 @   0.6570 f
  U1804/Q (MUX21X1)                                               0.4234    0.2683 @   0.9254 f
  io_cmd_o[24] (net)                            5     130.4080              0.0000     0.9254 f
  io_cmd_o[24] (out)                                              0.4234   -0.0343 @   0.8911 f
  data arrival time                                                                    0.8911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9911


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0584    0.2017     0.6536 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.0837              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[76] (net)                    12.0837              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[116] (net)                                   12.0837              0.0000     0.6536 r
  U1895/IN2 (AND2X1)                                              0.0584   -0.0012 &   0.6524 r
  U1895/Q (AND2X1)                                                0.2226    0.1447 @   0.7971 r
  io_cmd_o[76] (net)                            4      67.1215              0.0000     0.7971 r
  U1896/INP (NBUFFX2)                                             0.2226    0.0105 @   0.8076 r
  U1896/Z (NBUFFX2)                                               0.0421    0.0873     0.8949 r
  mem_cmd_o[76] (net)                           1       7.7721              0.0000     0.8949 r
  mem_cmd_o[76] (out)                                             0.0421   -0.0036 &   0.8913 r
  data arrival time                                                                    0.8913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9913


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1980    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0481    0.1960     0.6476 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.1682              0.0000     0.6476 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6476 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.1682              0.0000     0.6476 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6476 r
  fifo_lo[141] (net)                                    8.1682              0.0000     0.6476 r
  U1945/IN2 (AND2X1)                                              0.0481    0.0001 &   0.6476 r
  U1945/Q (AND2X1)                                                0.2809    0.1648 @   0.8125 r
  io_cmd_o[101] (net)                           4      85.2186              0.0000     0.8125 r
  U1946/INP (NBUFFX2)                                             0.2809   -0.0124 @   0.8000 r
  U1946/Z (NBUFFX2)                                               0.0430    0.0931     0.8931 r
  mem_cmd_o[101] (net)                          1       5.9349              0.0000     0.8931 r
  mem_cmd_o[101] (out)                                            0.0430   -0.0016 &   0.8915 r
  data arrival time                                                                    0.8915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9915


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1845    0.0000     0.3995 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0820    0.2372     0.6367 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      25.4331              0.0000     0.6367 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6367 f
  fifo_0__mem_fifo/data_o[34] (net)                    25.4331              0.0000     0.6367 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6367 f
  fifo_lo[32] (net)                                    25.4331              0.0000     0.6367 f
  U1824/IN1 (MUX21X1)                                             0.0820   -0.0137 &   0.6230 f
  U1824/Q (MUX21X1)                                               0.2697    0.1951 @   0.8181 f
  io_cmd_o[34] (net)                            4      81.9492              0.0000     0.8181 f
  U1825/INP (NBUFFX2)                                             0.2697   -0.0047 @   0.8134 f
  U1825/Z (NBUFFX2)                                               0.0384    0.0785     0.8919 f
  mem_cmd_o[34] (net)                           1       6.6880              0.0000     0.8919 f
  mem_cmd_o[34] (out)                                             0.0384   -0.0004 &   0.8916 f
  data arrival time                                                                    0.8916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9916


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1983    0.0000     0.4518 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0621    0.2038     0.6556 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      13.4909              0.0000     0.6556 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[70] (net)                    13.4909              0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6556 r
  fifo_lo[110] (net)                                   13.4909              0.0000     0.6556 r
  U1883/IN2 (AND2X1)                                              0.0621   -0.0070 &   0.6486 r
  U1883/Q (AND2X1)                                                0.2382    0.1545 @   0.8032 r
  io_cmd_o[70] (net)                            4      72.3476              0.0000     0.8032 r
  U1884/INP (NBUFFX2)                                             0.2383   -0.0178 @   0.7854 r
  U1884/Z (NBUFFX2)                                               0.0666    0.1040 @   0.8894 r
  mem_cmd_o[70] (net)                           1      23.8750              0.0000     0.8894 r
  mem_cmd_o[70] (out)                                             0.0668    0.0023 @   0.8917 r
  data arrival time                                                                    0.8917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9917


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1845    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0702    0.2299     0.6298 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      20.2212              0.0000     0.6298 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6298 f
  fifo_0__mem_fifo/data_o[7] (net)                     20.2212              0.0000     0.6298 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6298 f
  fifo_lo[5] (net)                                     20.2212              0.0000     0.6298 f
  U1770/IN1 (MUX21X1)                                             0.0702   -0.0091 &   0.6207 f
  U1770/Q (MUX21X1)                                               0.2914    0.2032 @   0.8239 f
  io_cmd_o[7] (net)                             4      89.3000              0.0000     0.8239 f
  U1771/INP (NBUFFX2)                                             0.2914   -0.0220 @   0.8019 f
  U1771/Z (NBUFFX2)                                               0.0512    0.0903 @   0.8921 f
  mem_cmd_o[7] (net)                            1      16.7860              0.0000     0.8921 f
  mem_cmd_o[7] (out)                                              0.0512   -0.0003 @   0.8918 f
  data arrival time                                                                    0.8918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9918


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1890    0.0000     0.4455 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0834    0.2384     0.6839 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.0565              0.0000     0.6839 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[118] (net)                   26.0565              0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6839 f
  fifo_lo[158] (net)                                   26.0565              0.0000     0.6839 f
  U1979/IN2 (AND2X1)                                              0.0834   -0.0017 &   0.6822 f
  U1979/Q (AND2X1)                                                0.2518    0.1831 @   0.8653 f
  io_cmd_o[118] (net)                           4      74.6798              0.0000     0.8653 f
  U1980/INP (NBUFFX2)                                             0.2518   -0.0451 @   0.8201 f
  U1980/Z (NBUFFX2)                                               0.0403    0.0796     0.8998 f
  mem_cmd_o[118] (net)                          1       8.7986              0.0000     0.8998 f
  mem_cmd_o[118] (out)                                            0.0403   -0.0075 &   0.8923 f
  data arrival time                                                                    0.8923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9923


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0548    0.2213     0.6730 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      13.4034              0.0000     0.6730 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[64] (net)                    13.4034              0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.6730 f
  fifo_lo[104] (net)                                   13.4034              0.0000     0.6730 f
  U1871/IN2 (AND2X1)                                              0.0548   -0.0009 &   0.6720 f
  U1871/Q (AND2X1)                                                0.3181    0.2038 @   0.8759 f
  io_cmd_o[64] (net)                            4      94.8095              0.0000     0.8759 f
  io_cmd_o[64] (out)                                              0.3181    0.0166 @   0.8924 f
  data arrival time                                                                    0.8924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0848    0.2392     0.6848 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      26.6345              0.0000     0.6848 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6848 f
  fifo_1__mem_fifo/data_o[119] (net)                   26.6345              0.0000     0.6848 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6848 f
  fifo_lo[159] (net)                                   26.6345              0.0000     0.6848 f
  U1981/IN2 (AND2X1)                                              0.0848   -0.0103 &   0.6745 f
  U1981/Q (AND2X1)                                                0.2380    0.1712 @   0.8457 f
  io_cmd_o[119] (net)                           4      69.6352              0.0000     0.8457 f
  U1982/INP (NBUFFX2)                                             0.2380   -0.0259 @   0.8198 f
  U1982/Z (NBUFFX2)                                               0.0396    0.0783     0.8981 f
  mem_cmd_o[119] (net)                          1       8.7687              0.0000     0.8981 f
  mem_cmd_o[119] (out)                                            0.0396   -0.0056 &   0.8926 f
  data arrival time                                                                    0.8926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1967/IN1 (AND2X1)                                              0.2930    0.0024 @   0.7388 r
  U1967/Q (AND2X1)                                                0.2250    0.1862 @   0.9250 r
  io_cmd_o[112] (net)                           4      68.6298              0.0000     0.9250 r
  io_cmd_o[112] (out)                                             0.2252   -0.0315 @   0.8936 r
  data arrival time                                                                    0.8936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1907/IN1 (AND2X1)                                              0.2930    0.0028 @   0.7392 r
  U1907/Q (AND2X1)                                                0.2241    0.1865 @   0.9257 r
  io_cmd_o[82] (net)                            4      68.6664              0.0000     0.9257 r
  io_cmd_o[82] (out)                                              0.2242   -0.0318 @   0.8939 r
  data arrival time                                                                    0.8939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9939


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0949    0.2198     0.6654 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      25.8870              0.0000     0.6654 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6654 r
  fifo_1__mem_fifo/data_o[108] (net)                   25.8870              0.0000     0.6654 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6654 r
  fifo_lo[148] (net)                                   25.8870              0.0000     0.6654 r
  U1959/IN2 (AND2X1)                                              0.0949   -0.0143 &   0.6511 r
  U1959/Q (AND2X1)                                                0.2722    0.1671 @   0.8182 r
  io_cmd_o[108] (net)                           4      82.1311              0.0000     0.8182 r
  U1960/INP (NBUFFX2)                                             0.2722   -0.0228 @   0.7954 r
  U1960/Z (NBUFFX2)                                               0.0513    0.0997     0.8951 r
  mem_cmd_o[108] (net)                          1      12.8743              0.0000     0.8951 r
  mem_cmd_o[108] (out)                                            0.0513   -0.0009 &   0.8942 r
  data arrival time                                                                    0.8942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9942


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4347     0.4347
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2646    0.0000     0.4347 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.2306    0.2785 @   0.7132 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      68.5889              0.0000     0.7132 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7132 r
  fifo_1__mem_fifo/data_o[13] (net)                    68.5889              0.0000     0.7132 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.7132 r
  fifo_lo[60] (net)                                    68.5889              0.0000     0.7132 r
  U1782/IN2 (MUX21X1)                                             0.2319   -0.0549 @   0.6583 r
  U1782/Q (MUX21X1)                                               0.2728    0.2166 @   0.8750 r
  io_cmd_o[13] (net)                            4      81.1453              0.0000     0.8750 r
  io_cmd_o[13] (out)                                              0.2728    0.0197 @   0.8947 r
  data arrival time                                                                    0.8947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1902    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1574    0.2439 @   0.6465 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      45.4309              0.0000     0.6465 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6465 r
  fifo_1__mem_fifo/data_o[27] (net)                    45.4309              0.0000     0.6465 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6465 r
  fifo_lo[74] (net)                                    45.4309              0.0000     0.6465 r
  U1810/IN2 (MUX21X1)                                             0.1578   -0.0205 @   0.6260 r
  U1810/Q (MUX21X1)                                               0.3034    0.2150 @   0.8410 r
  io_cmd_o[27] (net)                            5      90.9284              0.0000     0.8410 r
  U1811/INP (NBUFFX2)                                             0.3034   -0.0364 @   0.8046 r
  U1811/Z (NBUFFX2)                                               0.0421    0.0939     0.8985 r
  mem_cmd_o[27] (net)                           1       4.4298              0.0000     0.8985 r
  mem_cmd_o[27] (out)                                             0.0421   -0.0037 &   0.8947 r
  data arrival time                                                                    0.8947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0577    0.2013     0.6526 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.8204              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.8204              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6526 r
  fifo_lo[108] (net)                                   11.8204              0.0000     0.6526 r
  U1879/IN2 (AND2X1)                                              0.0577   -0.0021 &   0.6505 r
  U1879/Q (AND2X1)                                                0.2444    0.1526 @   0.8031 r
  io_cmd_o[68] (net)                            4      73.5245              0.0000     0.8031 r
  U1880/INP (NBUFFX2)                                             0.2455    0.0102 @   0.8132 r
  U1880/Z (NBUFFX2)                                               0.0356    0.0841     0.8973 r
  mem_cmd_o[68] (net)                           1       1.6070              0.0000     0.8973 r
  mem_cmd_o[68] (out)                                             0.0356   -0.0025 &   0.8948 r
  data arrival time                                                                    0.8948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2645    0.0000     0.4340 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1259    0.2659 @   0.7000 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      42.9678              0.0000     0.7000 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7000 f
  fifo_1__mem_fifo/data_o[1] (net)                     42.9678              0.0000     0.7000 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.7000 f
  fifo_lo[49] (net)                                    42.9678              0.0000     0.7000 f
  U1760/IN2 (MUX21X1)                                             0.1259   -0.0268 @   0.6731 f
  U1760/Q (MUX21X1)                                               0.3863    0.2520 @   0.9251 f
  io_cmd_o[1] (net)                             4     119.1299              0.0000     0.9251 f
  io_cmd_o[1] (out)                                               0.3863   -0.0302 @   0.8949 f
  data arrival time                                                                    0.8949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0432    0.2134     0.6648 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.2656              0.0000     0.6648 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6648 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.2656              0.0000     0.6648 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6648 f
  fifo_lo[145] (net)                                    8.2656              0.0000     0.6648 f
  U1953/IN2 (AND2X1)                                              0.0432    0.0001 &   0.6649 f
  U1953/Q (AND2X1)                                                0.2528    0.1721 @   0.8370 f
  io_cmd_o[105] (net)                           4      74.9675              0.0000     0.8370 f
  U1954/INP (NBUFFX2)                                             0.2528   -0.0135 @   0.8235 f
  U1954/Z (NBUFFX2)                                               0.0312    0.0717     0.8951 f
  mem_cmd_o[105] (net)                          1       1.4578              0.0000     0.8951 f
  mem_cmd_o[105] (out)                                            0.0312    0.0000 &   0.8951 f
  data arrival time                                                                    0.8951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9951


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0698    0.2078     0.6600 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.4142              0.0000     0.6600 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[84] (net)                    16.4142              0.0000     0.6600 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6600 r
  fifo_lo[124] (net)                                   16.4142              0.0000     0.6600 r
  U1911/IN2 (AND2X1)                                              0.0698   -0.0129 &   0.6471 r
  U1911/Q (AND2X1)                                                0.2074    0.1439 @   0.7909 r
  io_cmd_o[84] (net)                            4      62.9833              0.0000     0.7909 r
  U1912/INP (NBUFFX2)                                             0.2075    0.0026 @   0.7935 r
  U1912/Z (NBUFFX2)                                               0.0653    0.0994 @   0.8929 r
  mem_cmd_o[84] (net)                           1      24.1190              0.0000     0.8929 r
  mem_cmd_o[84] (out)                                             0.0655    0.0023 @   0.8952 r
  data arrival time                                                                    0.8952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9952


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.2636    0.0000     0.4341 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1613    0.2526 @   0.6867 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      47.4300              0.0000     0.6867 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6867 r
  fifo_1__mem_fifo/data_o[44] (net)                    47.4300              0.0000     0.6867 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6867 r
  fifo_lo[91] (net)                                    47.4300              0.0000     0.6867 r
  U1844/IN2 (MUX21X1)                                             0.1615   -0.0244 @   0.6624 r
  U1844/Q (MUX21X1)                                               0.2928    0.2120 @   0.8744 r
  io_cmd_o[44] (net)                            4      87.6288              0.0000     0.8744 r
  io_cmd_o[44] (out)                                              0.2928    0.0213 @   0.8956 r
  data arrival time                                                                    0.8956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9956


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.2637    0.0000     0.4349 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1818    0.2917 @   0.7266 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      63.8221              0.0000     0.7266 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7266 f
  fifo_1__mem_fifo/data_o[46] (net)                    63.8221              0.0000     0.7266 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.7266 f
  fifo_lo[93] (net)                                    63.8221              0.0000     0.7266 f
  U1848/IN2 (MUX21X1)                                             0.1818   -0.0390 @   0.6876 f
  U1848/Q (MUX21X1)                                               0.2704    0.2120 @   0.8996 f
  io_cmd_o[46] (net)                            4      82.5315              0.0000     0.8996 f
  io_cmd_o[46] (out)                                              0.2704   -0.0037 @   0.8960 f
  data arrival time                                                                    0.8960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9960


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1845    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0529    0.2189     0.6187 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      12.5522              0.0000     0.6187 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6187 f
  fifo_0__mem_fifo/data_o[53] (net)                    12.5522              0.0000     0.6187 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6187 f
  fifo_lo[47] (net)                                    12.5522              0.0000     0.6187 f
  icc_place1976/IN1 (MUX21X1)                                     0.0529    0.0003 &   0.6191 f
  icc_place1976/Q (MUX21X1)                                       0.4728    0.2644 @   0.8835 f
  io_cmd_o[53] (net)                            4     144.2715              0.0000     0.8835 f
  io_cmd_o[53] (out)                                              0.4728    0.0126 @   0.8961 f
  data arrival time                                                                    0.8961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9961


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2645    0.0000     0.4345 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.2042    0.2678 @   0.7022 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      60.1199              0.0000     0.7022 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7022 r
  fifo_1__mem_fifo/data_o[11] (net)                    60.1199              0.0000     0.7022 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.7022 r
  fifo_lo[58] (net)                                    60.1199              0.0000     0.7022 r
  U1778/IN2 (MUX21X1)                                             0.2052   -0.0453 @   0.6569 r
  U1778/Q (MUX21X1)                                               0.2917    0.2184 @   0.8753 r
  io_cmd_o[11] (net)                            4      86.9406              0.0000     0.8753 r
  io_cmd_o[11] (out)                                              0.2917    0.0214 @   0.8968 r
  data arrival time                                                                    0.8968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9968


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1613    0.2460 @   0.6489 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.9187              0.0000     0.6489 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[40] (net)                    46.9187              0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6489 r
  fifo_lo[87] (net)                                    46.9187              0.0000     0.6489 r
  U1836/IN2 (MUX21X1)                                             0.1617   -0.0313 @   0.6176 r
  U1836/Q (MUX21X1)                                               0.2916    0.2112 @   0.8288 r
  io_cmd_o[40] (net)                            5      87.1424              0.0000     0.8288 r
  U1837/INP (NBUFFX2)                                             0.2916   -0.0189 @   0.8099 r
  U1837/Z (NBUFFX2)                                               0.0384    0.0898     0.8997 r
  mem_cmd_o[40] (net)                           1       1.8924              0.0000     0.8997 r
  mem_cmd_o[40] (out)                                             0.0384   -0.0027 &   0.8970 r
  data arrival time                                                                    0.8970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9970


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1902    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1314    0.2616 @   0.6645 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      44.4142              0.0000     0.6645 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[41] (net)                    44.4142              0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6645 f
  fifo_lo[88] (net)                                    44.4142              0.0000     0.6645 f
  U1838/IN2 (MUX21X1)                                             0.1314   -0.0080 @   0.6565 f
  U1838/Q (MUX21X1)                                               0.2955    0.2151 @   0.8716 f
  io_cmd_o[41] (net)                            5      90.0371              0.0000     0.8716 f
  io_cmd_o[41] (out)                                              0.2955    0.0255 @   0.8971 f
  data arrival time                                                                    0.8971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9971


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2561    0.0000     0.4152 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.1040    0.2295 @   0.6447 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      29.4661              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[117] (net)                   29.4661              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[157] (net)                                   29.4661              0.0000     0.6447 r
  U1977/IN2 (AND2X1)                                              0.1040   -0.0254 @   0.6192 r
  U1977/Q (AND2X1)                                                0.0901    0.0954     0.7146 r
  n2643 (net)                                   1      23.2741              0.0000     0.7146 r
  icc_place1904/INP (NBUFFX2)                                     0.0901   -0.0100 &   0.7046 r
  icc_place1904/Z (NBUFFX2)                                       0.2648    0.1392 @   0.8438 r
  mem_cmd_o[117] (net)                          4     148.9656              0.0000     0.8438 r
  icc_place1977/INP (NBUFFX2)                                     0.2648   -0.0326 @   0.8112 r
  icc_place1977/Z (NBUFFX2)                                       0.0361    0.0860     0.8972 r
  io_cmd_o[117] (net)                           1       1.1267              0.0000     0.8972 r
  io_cmd_o[117] (out)                                             0.0361    0.0000 &   0.8972 r
  data arrival time                                                                    0.8972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9972


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1660    0.2475 @   0.6506 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      48.2713              0.0000     0.6506 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6506 r
  fifo_1__mem_fifo/data_o[4] (net)                     48.2713              0.0000     0.6506 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6506 r
  fifo_lo[51] (net)                                    48.2713              0.0000     0.6506 r
  U1764/IN2 (MUX21X1)                                             0.1666   -0.0249 @   0.6257 r
  U1764/Q (MUX21X1)                                               0.2710    0.2059 @   0.8316 r
  io_cmd_o[4] (net)                             4      81.1853              0.0000     0.8316 r
  U1765/INP (NBUFFX2)                                             0.2710   -0.0194 @   0.8121 r
  U1765/Z (NBUFFX2)                                               0.0419    0.0915     0.9036 r
  mem_cmd_o[4] (net)                            1       5.5008              0.0000     0.9036 r
  mem_cmd_o[4] (out)                                              0.0419   -0.0061 &   0.8975 r
  data arrival time                                                                    0.8975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9975


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0671    0.2280     0.6282 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.8518              0.0000     0.6282 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6282 f
  fifo_0__mem_fifo/data_o[21] (net)                    18.8518              0.0000     0.6282 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6282 f
  fifo_lo[19] (net)                                    18.8518              0.0000     0.6282 f
  U1798/IN1 (MUX21X1)                                             0.0671   -0.0127 &   0.6156 f
  U1798/Q (MUX21X1)                                               0.2652    0.1906 @   0.8062 f
  io_cmd_o[21] (net)                            4      80.5191              0.0000     0.8062 f
  U1799/INP (NBUFFX2)                                             0.2652    0.0183 @   0.8244 f
  U1799/Z (NBUFFX2)                                               0.0324    0.0730     0.8975 f
  mem_cmd_o[21] (net)                           1       2.0077              0.0000     0.8975 f
  mem_cmd_o[21] (out)                                             0.0324    0.0000 &   0.8975 f
  data arrival time                                                                    0.8975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9975


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1842    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0826    0.2376     0.6373 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      25.7105              0.0000     0.6373 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6373 f
  fifo_0__mem_fifo/data_o[17] (net)                    25.7105              0.0000     0.6373 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6373 f
  fifo_lo[15] (net)                                    25.7105              0.0000     0.6373 f
  U1790/IN1 (MUX21X1)                                             0.0826   -0.0119 &   0.6254 f
  U1790/Q (MUX21X1)                                               0.3783    0.2367 @   0.8621 f
  io_cmd_o[17] (net)                            4     115.8211              0.0000     0.8621 f
  io_cmd_o[17] (out)                                              0.3783    0.0356 @   0.8977 f
  data arrival time                                                                    0.8977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9977


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1432    0.2690 @   0.6721 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      49.9414              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[30] (net)                    49.9414              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[77] (net)                                    49.9414              0.0000     0.6721 f
  U1816/IN2 (MUX21X1)                                             0.1432   -0.0177 @   0.6544 f
  U1816/Q (MUX21X1)                                               0.2755    0.2089 @   0.8633 f
  io_cmd_o[30] (net)                            4      83.8503              0.0000     0.8633 f
  U1817/INP (NBUFFX2)                                             0.2755   -0.0370 @   0.8263 f
  U1817/Z (NBUFFX2)                                               0.0332    0.0739     0.9002 f
  mem_cmd_o[30] (net)                           1       2.3011              0.0000     0.9002 f
  mem_cmd_o[30] (out)                                             0.0332   -0.0023 &   0.8979 f
  data arrival time                                                                    0.8979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9979


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1837    0.0000     0.3990 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0623    0.2249     0.6240 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.6900              0.0000     0.6240 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.6900              0.0000     0.6240 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6240 f
  fifo_lo[30] (net)                                    16.6900              0.0000     0.6240 f
  U1820/IN1 (MUX21X1)                                             0.0623   -0.0094 &   0.6146 f
  U1820/Q (MUX21X1)                                               0.2701    0.1918 @   0.8064 f
  io_cmd_o[32] (net)                            4      82.1159              0.0000     0.8064 f
  U1821/INP (NBUFFX2)                                             0.2701    0.0201 @   0.8265 f
  U1821/Z (NBUFFX2)                                               0.0334    0.0740     0.9005 f
  mem_cmd_o[32] (net)                           1       2.6127              0.0000     0.9005 f
  mem_cmd_o[32] (out)                                             0.0334   -0.0023 &   0.8982 f
  data arrival time                                                                    0.8982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9982


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1933/IN1 (AND2X1)                                              0.2930    0.0026 @   0.7390 r
  U1933/Q (AND2X1)                                                0.2361    0.1889 @   0.9279 r
  io_cmd_o[95] (net)                            4      71.4160              0.0000     0.9279 r
  io_cmd_o[95] (out)                                              0.2366   -0.0291 @   0.8988 r
  data arrival time                                                                    0.8988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1980    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0451    0.2147     0.6664 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.0821              0.0000     0.6664 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6664 f
  fifo_1__mem_fifo/data_o[85] (net)                     9.0821              0.0000     0.6664 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6664 f
  fifo_lo[125] (net)                                    9.0821              0.0000     0.6664 f
  U1913/IN2 (AND2X1)                                              0.0451   -0.0033 &   0.6631 f
  U1913/Q (AND2X1)                                                0.2450    0.1704 @   0.8335 f
  io_cmd_o[85] (net)                            4      71.9213              0.0000     0.8335 f
  U1914/INP (NBUFFX2)                                             0.2450   -0.0054 @   0.8280 f
  U1914/Z (NBUFFX2)                                               0.0308    0.0709     0.8989 f
  mem_cmd_o[85] (net)                           1       1.3964              0.0000     0.8989 f
  mem_cmd_o[85] (out)                                             0.0308    0.0000 &   0.8989 f
  data arrival time                                                                    0.8989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9989


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0650    0.2042     0.6033 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      14.5984              0.0000     0.6033 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6033 r
  fifo_0__mem_fifo/data_o[20] (net)                    14.5984              0.0000     0.6033 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6033 r
  fifo_lo[18] (net)                                    14.5984              0.0000     0.6033 r
  U1796/IN1 (MUX21X1)                                             0.0650   -0.0066 &   0.5967 r
  U1796/Q (MUX21X1)                                               0.2902    0.1877 @   0.7843 r
  io_cmd_o[20] (net)                            4      86.4009              0.0000     0.7843 r
  U1797/INP (NBUFFX2)                                             0.2902    0.0240 @   0.8083 r
  U1797/Z (NBUFFX2)                                               0.0410    0.0920     0.9003 r
  mem_cmd_o[20] (net)                           1       4.0152              0.0000     0.9003 r
  mem_cmd_o[20] (out)                                             0.0410   -0.0011 &   0.8991 r
  data arrival time                                                                    0.8991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1919/IN1 (AND2X1)                                              0.2930    0.0028 @   0.7392 r
  U1919/Q (AND2X1)                                                0.2262    0.1876 @   0.9268 r
  io_cmd_o[88] (net)                            4      69.5042              0.0000     0.9268 r
  io_cmd_o[88] (out)                                              0.2263   -0.0277 @   0.8991 r
  data arrival time                                                                    0.8991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.1000    0.2223 @   0.6680 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      28.0846              0.0000     0.6680 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6680 r
  fifo_1__mem_fifo/data_o[115] (net)                   28.0846              0.0000     0.6680 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6680 r
  fifo_lo[155] (net)                                   28.0846              0.0000     0.6680 r
  U1973/IN2 (AND2X1)                                              0.1001   -0.0022 @   0.6658 r
  U1973/Q (AND2X1)                                                0.2218    0.1486 @   0.8144 r
  io_cmd_o[115] (net)                           4      66.2746              0.0000     0.8144 r
  U1974/INP (NBUFFX2)                                             0.2218   -0.0022 @   0.8122 r
  U1974/Z (NBUFFX2)                                               0.0460    0.0904     0.9026 r
  mem_cmd_o[115] (net)                          1      10.7937              0.0000     0.9026 r
  mem_cmd_o[115] (out)                                            0.0460   -0.0014 &   0.9012 r
  data arrival time                                                                    0.9012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0012


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0827    0.2132     0.6132 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      21.2730              0.0000     0.6132 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6132 r
  fifo_0__mem_fifo/data_o[11] (net)                    21.2730              0.0000     0.6132 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6132 r
  fifo_lo[9] (net)                                     21.2730              0.0000     0.6132 r
  U1778/IN1 (MUX21X1)                                             0.0827   -0.0138 &   0.5994 r
  U1778/Q (MUX21X1)                                               0.2917    0.1925 @   0.7919 r
  io_cmd_o[11] (net)                            4      86.9406              0.0000     0.7919 r
  U1779/INP (NBUFFX2)                                             0.2917    0.0215 @   0.8134 r
  U1779/Z (NBUFFX2)                                               0.0379    0.0894     0.9027 r
  mem_cmd_o[11] (net)                           1       1.5062              0.0000     0.9027 r
  mem_cmd_o[11] (out)                                             0.0379   -0.0015 &   0.9013 r
  data arrival time                                                                    0.9013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0013


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1902    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1327    0.2621 @   0.6647 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      44.8423              0.0000     0.6647 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6647 f
  fifo_1__mem_fifo/data_o[27] (net)                    44.8423              0.0000     0.6647 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6647 f
  fifo_lo[74] (net)                                    44.8423              0.0000     0.6647 f
  U1810/IN2 (MUX21X1)                                             0.1327   -0.0141 @   0.6506 f
  U1810/Q (MUX21X1)                                               0.2938    0.2157 @   0.8663 f
  io_cmd_o[27] (net)                            5      89.8174              0.0000     0.8663 f
  U1811/INP (NBUFFX2)                                             0.2938   -0.0384 @   0.8278 f
  U1811/Z (NBUFFX2)                                               0.0366    0.0773     0.9051 f
  mem_cmd_o[27] (net)                           1       4.4298              0.0000     0.9051 f
  mem_cmd_o[27] (out)                                             0.0366   -0.0035 &   0.9016 f
  data arrival time                                                                    0.9016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1975    0.0000     0.4515 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0441    0.2140     0.6655 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       8.6516              0.0000     0.6655 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[120] (net)                    8.6516              0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6655 f
  fifo_lo[160] (net)                                    8.6516              0.0000     0.6655 f
  U1983/IN2 (AND2X1)                                              0.0441    0.0001 &   0.6656 f
  U1983/Q (AND2X1)                                                0.1576    0.1283 @   0.7939 f
  io_cmd_o[120] (net)                           4      45.2248              0.0000     0.7939 f
  U1984/INP (NBUFFX2)                                             0.1576   -0.0167 @   0.7772 f
  U1984/Z (NBUFFX2)                                               0.1410    0.1188 @   0.8960 f
  mem_cmd_o[120] (net)                          1      77.6546              0.0000     0.8960 f
  mem_cmd_o[120] (out)                                            0.1410    0.0060 @   0.9020 f
  data arrival time                                                                    0.9020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0020


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1909    0.0000     0.4026 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1843    0.2563 @   0.6590 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      54.8604              0.0000     0.6590 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6590 r
  fifo_1__mem_fifo/data_o[28] (net)                    54.8604              0.0000     0.6590 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6590 r
  fifo_lo[75] (net)                                    54.8604              0.0000     0.6590 r
  U1812/IN2 (MUX21X1)                                             0.1847   -0.0370 @   0.6220 r
  U1812/Q (MUX21X1)                                               0.1042    0.1442     0.7661 r
  n2647 (net)                                   1      27.5885              0.0000     0.7661 r
  icc_place1898/INP (NBUFFX2)                                     0.1042   -0.0146 &   0.7515 r
  icc_place1898/Z (NBUFFX2)                                       0.2505    0.1397 @   0.8913 r
  mem_cmd_o[28] (net)                           4     140.5072              0.0000     0.8913 r
  mem_cmd_o[28] (out)                                             0.2505    0.0108 @   0.9020 r
  data arrival time                                                                    0.9020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2460    0.3159 @   0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (net)                           87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7513 f
  n2386 (net)                                          87.7915              0.0000     0.7513 f
  U1937/IN1 (AND2X1)                                              0.2460    0.0085 @   0.7598 f
  U1937/Q (AND2X1)                                                0.1515    0.1471 @   0.9069 f
  io_cmd_o[97] (net)                            4      43.1775              0.0000     0.9069 f
  io_cmd_o[97] (out)                                              0.1515   -0.0048 @   0.9021 f
  data arrival time                                                                    0.9021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0021


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4030     0.4030
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1902    0.0000     0.4030 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1359    0.2641 @   0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.3301              0.0000     0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (net)                    46.3301              0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6671 f
  fifo_lo[87] (net)                                    46.3301              0.0000     0.6671 f
  U1836/IN2 (MUX21X1)                                             0.1359   -0.0269 @   0.6402 f
  U1836/Q (MUX21X1)                                               0.2810    0.2104 @   0.8506 f
  io_cmd_o[40] (net)                            5      85.6169              0.0000     0.8506 f
  U1837/INP (NBUFFX2)                                             0.2810   -0.0199 @   0.8307 f
  U1837/Z (NBUFFX2)                                               0.0330    0.0738     0.9045 f
  mem_cmd_o[40] (net)                           1       1.8924              0.0000     0.9045 f
  mem_cmd_o[40] (out)                                             0.0330   -0.0023 &   0.9022 f
  data arrival time                                                                    0.9022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0022


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1687    0.2484 @   0.6515 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      49.0257              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[8] (net)                     49.0257              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6515 r
  fifo_lo[55] (net)                                    49.0257              0.0000     0.6515 r
  U1772/IN2 (MUX21X1)                                             0.1693   -0.0201 @   0.6314 r
  U1772/Q (MUX21X1)                                               0.2578    0.2013 @   0.8327 r
  io_cmd_o[8] (net)                             4      76.9519              0.0000     0.8327 r
  U1773/INP (NBUFFX2)                                             0.2578   -0.0163 @   0.8164 r
  U1773/Z (NBUFFX2)                                               0.0394    0.0884     0.9049 r
  mem_cmd_o[8] (net)                            1       4.0519              0.0000     0.9049 r
  mem_cmd_o[8] (out)                                              0.0394   -0.0026 &   0.9022 r
  data arrival time                                                                    0.9022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0022


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0502    0.1960     0.5963 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.9377              0.0000     0.5963 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[41] (net)                     8.9377              0.0000     0.5963 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5963 r
  fifo_lo[39] (net)                                     8.9377              0.0000     0.5963 r
  U1838/IN1 (MUX21X1)                                             0.0502   -0.0011 &   0.5952 r
  U1838/Q (MUX21X1)                                               0.3060    0.1901 @   0.7853 r
  io_cmd_o[41] (net)                            5      91.3852              0.0000     0.7853 r
  U1839/INP (NBUFFX2)                                             0.3060    0.0258 @   0.8111 r
  U1839/Z (NBUFFX2)                                               0.0425    0.0944     0.9055 r
  mem_cmd_o[41] (net)                           1       4.6044              0.0000     0.9055 r
  mem_cmd_o[41] (out)                                             0.0425   -0.0032 &   0.9023 r
  data arrival time                                                                    0.9023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0023


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0526    0.2199     0.6717 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.4293              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[61] (net)                    12.4293              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6717 f
  fifo_lo[101] (net)                                   12.4293              0.0000     0.6717 f
  U1865/IN2 (AND2X1)                                              0.0526    0.0003 &   0.6721 f
  U1865/Q (AND2X1)                                                0.2399    0.1699 @   0.8420 f
  io_cmd_o[61] (net)                            4      70.4407              0.0000     0.8420 f
  U1866/INP (NBUFFX2)                                             0.2399   -0.0093 @   0.8327 f
  U1866/Z (NBUFFX2)                                               0.0299    0.0699     0.9026 f
  mem_cmd_o[61] (net)                           1       0.8568              0.0000     0.9026 f
  mem_cmd_o[61] (out)                                             0.0299    0.0000 &   0.9026 f
  data arrival time                                                                    0.9026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0026


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1907    0.0000     0.4025 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1898    0.2904 @   0.6929 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      67.2717              0.0000     0.6929 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6929 f
  fifo_1__mem_fifo/data_o[20] (net)                    67.2717              0.0000     0.6929 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6929 f
  fifo_lo[67] (net)                                    67.2717              0.0000     0.6929 f
  U1796/IN2 (MUX21X1)                                             0.1898   -0.0294 @   0.6636 f
  U1796/Q (MUX21X1)                                               0.2818    0.2160 @   0.8796 f
  io_cmd_o[20] (net)                            4      85.6551              0.0000     0.8796 f
  io_cmd_o[20] (out)                                              0.2818    0.0236 @   0.9032 f
  data arrival time                                                                    0.9032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1975    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0443    0.2141     0.6656 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.7288              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[107] (net)                    8.7288              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[147] (net)                                    8.7288              0.0000     0.6656 f
  U1957/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6657 f
  U1957/Q (AND2X1)                                                0.2533    0.1749 @   0.8406 f
  io_cmd_o[107] (net)                           4      74.7823              0.0000     0.8406 f
  U1958/INP (NBUFFX2)                                             0.2533   -0.0143 @   0.8263 f
  U1958/Z (NBUFFX2)                                               0.0384    0.0780     0.9043 f
  mem_cmd_o[107] (net)                          1       7.2272              0.0000     0.9043 f
  mem_cmd_o[107] (out)                                            0.0384   -0.0011 &   0.9033 f
  data arrival time                                                                    0.9033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0033


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1398    0.2657 @   0.6688 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      47.6827              0.0000     0.6688 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[4] (net)                     47.6827              0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6688 f
  fifo_lo[51] (net)                                    47.6827              0.0000     0.6688 f
  U1764/IN2 (MUX21X1)                                             0.1398   -0.0213 @   0.6476 f
  U1764/Q (MUX21X1)                                               0.2637    0.2048 @   0.8523 f
  io_cmd_o[4] (net)                             4      80.4395              0.0000     0.8523 f
  U1765/INP (NBUFFX2)                                             0.2637   -0.0201 @   0.8322 f
  U1765/Z (NBUFFX2)                                               0.0367    0.0768     0.9090 f
  mem_cmd_o[4] (net)                            1       5.5008              0.0000     0.9090 f
  mem_cmd_o[4] (out)                                              0.0367   -0.0056 &   0.9034 f
  data arrival time                                                                    0.9034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1890    0.0000     0.4456 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.1263    0.2329 @   0.6785 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      36.1277              0.0000     0.6785 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6785 r
  fifo_1__mem_fifo/data_o[104] (net)                   36.1277              0.0000     0.6785 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6785 r
  fifo_lo[144] (net)                                   36.1277              0.0000     0.6785 r
  U1951/IN2 (AND2X1)                                              0.1263    0.0009 @   0.6793 r
  U1951/Q (AND2X1)                                                0.2451    0.1608 @   0.8402 r
  io_cmd_o[104] (net)                           4      73.5946              0.0000     0.8402 r
  U1952/INP (NBUFFX2)                                             0.2451   -0.0246 @   0.8156 r
  U1952/Z (NBUFFX2)                                               0.0426    0.0900     0.9056 r
  mem_cmd_o[104] (net)                          1       7.1460              0.0000     0.9056 r
  mem_cmd_o[104] (out)                                            0.0426   -0.0021 &   0.9035 r
  data arrival time                                                                    0.9035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2460    0.3159 @   0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (net)                           87.7915              0.0000     0.7513 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7513 f
  n2386 (net)                                          87.7915              0.0000     0.7513 f
  U1863/IN1 (AND2X1)                                              0.2460    0.0086 @   0.7599 f
  U1863/Q (AND2X1)                                                0.1763    0.1592 @   0.9191 f
  io_cmd_o[60] (net)                            4      50.8660              0.0000     0.9191 f
  io_cmd_o[60] (out)                                              0.1763   -0.0152 @   0.9038 f
  data arrival time                                                                    0.9038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0038


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0564    0.2223     0.6745 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.0967              0.0000     0.6745 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.0967              0.0000     0.6745 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6745 f
  fifo_lo[115] (net)                                   14.0967              0.0000     0.6745 f
  U1893/IN2 (AND2X1)                                              0.0564   -0.0079 &   0.6666 f
  U1893/Q (AND2X1)                                                0.2101    0.1600 @   0.8266 f
  io_cmd_o[75] (net)                            4      63.0188              0.0000     0.8266 f
  U1894/INP (NBUFFX2)                                             0.2101    0.0016 @   0.8283 f
  U1894/Z (NBUFFX2)                                               0.0477    0.0839 @   0.9122 f
  mem_cmd_o[75] (net)                           1      16.8171              0.0000     0.9122 f
  mem_cmd_o[75] (out)                                             0.0477   -0.0083 @   0.9038 f
  data arrival time                                                                    0.9038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0038


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1979    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0463    0.1949     0.6466 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.4655              0.0000     0.6466 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[98] (net)                     7.4655              0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6466 r
  fifo_lo[138] (net)                                    7.4655              0.0000     0.6466 r
  U1939/IN2 (AND2X1)                                              0.0463    0.0000 &   0.6467 r
  U1939/Q (AND2X1)                                                0.2515    0.1540 @   0.8007 r
  io_cmd_o[98] (net)                            4      76.2597              0.0000     0.8007 r
  U1940/INP (NBUFFX2)                                             0.2515    0.0144 @   0.8151 r
  U1940/Z (NBUFFX2)                                               0.0444    0.0921     0.9072 r
  mem_cmd_o[98] (net)                           1       8.2602              0.0000     0.9072 r
  mem_cmd_o[98] (out)                                             0.0444   -0.0033 &   0.9040 r
  data arrival time                                                                    0.9040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0040


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1902    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1350    0.2352 @   0.6379 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      38.3223              0.0000     0.6379 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6379 r
  fifo_1__mem_fifo/data_o[17] (net)                    38.3223              0.0000     0.6379 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6379 r
  fifo_lo[64] (net)                                    38.3223              0.0000     0.6379 r
  U1790/IN2 (MUX21X1)                                             0.1353   -0.0074 @   0.6305 r
  U1790/Q (MUX21X1)                                               0.3891    0.2378 @   0.8683 r
  io_cmd_o[17] (net)                            4     116.5669              0.0000     0.8683 r
  io_cmd_o[17] (out)                                              0.3891    0.0359 @   0.9042 r
  data arrival time                                                                    0.9042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0042


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1975    0.0000     0.4517 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0519    0.2193     0.6710 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.1205              0.0000     0.6710 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[79] (net)                    12.1205              0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6710 f
  fifo_lo[119] (net)                                   12.1205              0.0000     0.6710 f
  U1901/IN2 (AND2X2)                                              0.0519    0.0003 &   0.6713 f
  U1901/Q (AND2X2)                                                0.2177    0.1533 @   0.8246 f
  io_cmd_o[79] (net)                            4     117.1027              0.0000     0.8246 f
  U1902/INP (NBUFFX2)                                             0.2177   -0.0036 @   0.8210 f
  U1902/Z (NBUFFX2)                                               0.1134    0.1156 @   0.9366 f
  mem_cmd_o[79] (net)                           1      60.3229              0.0000     0.9366 f
  mem_cmd_o[79] (out)                                             0.1134   -0.0323 @   0.9043 f
  data arrival time                                                                    0.9043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0043


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0457    0.1934     0.5936 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       7.2271              0.0000     0.5936 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[39] (net)                     7.2271              0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5936 r
  fifo_lo[37] (net)                                     7.2271              0.0000     0.5936 r
  U1834/IN1 (MUX21X1)                                             0.0457    0.0001 &   0.5937 r
  U1834/Q (MUX21X1)                                               0.4617    0.2416 @   0.8353 r
  io_cmd_o[39] (net)                            5     138.8558              0.0000     0.8353 r
  U1835/INP (NBUFFX2)                                             0.4617   -0.0412 @   0.7941 r
  U1835/Z (NBUFFX2)                                               0.0509    0.1124     0.9065 r
  mem_cmd_o[39] (net)                           1       5.3305              0.0000     0.9065 r
  mem_cmd_o[39] (out)                                             0.0509   -0.0020 &   0.9045 r
  data arrival time                                                                    0.9045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0045


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0786    0.2111     0.6111 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      19.7278              0.0000     0.6111 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[13] (net)                    19.7278              0.0000     0.6111 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6111 r
  fifo_lo[11] (net)                                    19.7278              0.0000     0.6111 r
  U1782/IN1 (MUX21X1)                                             0.0786   -0.0049 &   0.6062 r
  U1782/Q (MUX21X1)                                               0.2728    0.1850 @   0.7912 r
  io_cmd_o[13] (net)                            4      81.1453              0.0000     0.7912 r
  U1783/INP (NBUFFX2)                                             0.2728    0.0196 @   0.8109 r
  U1783/Z (NBUFFX2)                                               0.0579    0.1048 @   0.9157 r
  mem_cmd_o[13] (net)                           1      18.6122              0.0000     0.9157 r
  mem_cmd_o[13] (out)                                             0.0579   -0.0106 @   0.9051 r
  data arrival time                                                                    0.9051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0051


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0527    0.2199     0.6712 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      12.4768              0.0000     0.6712 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[72] (net)                    12.4768              0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6712 f
  fifo_lo[112] (net)                                   12.4768              0.0000     0.6712 f
  U1887/IN2 (AND2X2)                                              0.0527   -0.0045 &   0.6666 f
  U1887/Q (AND2X2)                                                0.1945    0.1448 @   0.8115 f
  io_cmd_o[72] (net)                            4     103.6499              0.0000     0.8115 f
  U1888/INP (NBUFFX2)                                             0.1945    0.0137 @   0.8251 f
  U1888/Z (NBUFFX2)                                               0.0524    0.0862 @   0.9113 f
  mem_cmd_o[72] (net)                           1      21.4056              0.0000     0.9113 f
  mem_cmd_o[72] (out)                                             0.0525   -0.0060 @   0.9053 f
  data arrival time                                                                    0.9053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0053


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1838    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0395    0.1893     0.5899 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.9948              0.0000     0.5899 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5899 r
  fifo_0__mem_fifo/data_o[1] (net)                      4.9948              0.0000     0.5899 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5899 r
  fifo_lo[0] (net)                                      4.9948              0.0000     0.5899 r
  U1760/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5899 r
  U1760/Q (MUX21X1)                                               0.3972    0.2203 @   0.8103 r
  io_cmd_o[1] (net)                             4     119.8756              0.0000     0.8103 r
  U1761/INP (NBUFFX2)                                             0.3972   -0.0275 @   0.7828 r
  U1761/Z (NBUFFX2)                                               0.0996    0.1370 @   0.9198 r
  mem_cmd_o[1] (net)                            1      41.9251              0.0000     0.9198 r
  mem_cmd_o[1] (out)                                              0.0996   -0.0145 @   0.9053 r
  data arrival time                                                                    0.9053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0053


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2647    0.0000     0.4343 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1443    0.2445 @   0.6789 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      41.2958              0.0000     0.6789 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6789 r
  fifo_1__mem_fifo/data_o[45] (net)                    41.2958              0.0000     0.6789 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6789 r
  fifo_lo[92] (net)                                    41.2958              0.0000     0.6789 r
  U1846/IN2 (MUX21X1)                                             0.1446   -0.0338 @   0.6450 r
  U1846/Q (MUX21X1)                                               0.2789    0.2044 @   0.8495 r
  io_cmd_o[45] (net)                            4      83.4227              0.0000     0.8495 r
  U1847/INP (NBUFFX2)                                             0.2789   -0.0320 @   0.8175 r
  U1847/Z (NBUFFX2)                                               0.0383    0.0889     0.9064 r
  mem_cmd_o[45] (net)                           1       2.3311              0.0000     0.9064 r
  mem_cmd_o[45] (out)                                             0.0383   -0.0009 &   0.9055 r
  data arrival time                                                                    0.9055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0055


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4354     0.4354
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2643    0.0000     0.4354 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2930    0.3011 @   0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (net)                           89.3347              0.0000     0.7364 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7364 r
  n2386 (net)                                          89.3347              0.0000     0.7364 r
  U1897/IN1 (AND2X1)                                              0.2930    0.0027 @   0.7392 r
  U1897/Q (AND2X1)                                                0.2023    0.1764 @   0.9156 r
  io_cmd_o[77] (net)                            4      61.0920              0.0000     0.9156 r
  io_cmd_o[77] (out)                                              0.2025   -0.0092 @   0.9064 r
  data arrival time                                                                    0.9064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1975    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0551    0.2215     0.6736 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.5309              0.0000     0.6736 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[95] (net)                    13.5309              0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6736 f
  fifo_lo[135] (net)                                   13.5309              0.0000     0.6736 f
  U1933/IN2 (AND2X1)                                              0.0551   -0.0032 &   0.6703 f
  U1933/Q (AND2X1)                                                0.2383    0.1712 @   0.8416 f
  io_cmd_o[95] (net)                            4      70.6703              0.0000     0.8416 f
  U1934/INP (NBUFFX2)                                             0.2383   -0.0348 @   0.8068 f
  U1934/Z (NBUFFX2)                                               0.0697    0.0965 @   0.9033 f
  mem_cmd_o[95] (net)                           1      29.4596              0.0000     0.9033 f
  mem_cmd_o[95] (out)                                             0.0701    0.0035 @   0.9068 f
  data arrival time                                                                    0.9068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0068


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1981    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0508    0.2186     0.6699 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.6036              0.0000     0.6699 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[66] (net)                    11.6036              0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6699 f
  fifo_lo[106] (net)                                   11.6036              0.0000     0.6699 f
  U1875/IN2 (AND2X1)                                              0.0508    0.0003 &   0.6702 f
  U1875/Q (AND2X1)                                                0.2847    0.1857 @   0.8559 f
  io_cmd_o[66] (net)                            4      83.8660              0.0000     0.8559 f
  U1876/INP (NBUFFX2)                                             0.2847   -0.0279 @   0.8280 f
  U1876/Z (NBUFFX2)                                               0.0541    0.0921 @   0.9201 f
  mem_cmd_o[66] (net)                           1      19.4348              0.0000     0.9201 f
  mem_cmd_o[66] (out)                                             0.0541   -0.0132 @   0.9069 f
  data arrival time                                                                    0.9069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0069


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1837    0.0000     0.3991 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0561    0.2210     0.6201 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      13.9726              0.0000     0.6201 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[20] (net)                    13.9726              0.0000     0.6201 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6201 f
  fifo_lo[18] (net)                                    13.9726              0.0000     0.6201 f
  U1796/IN1 (MUX21X1)                                             0.0561   -0.0061 &   0.6140 f
  U1796/Q (MUX21X1)                                               0.2818    0.1949 @   0.8088 f
  io_cmd_o[20] (net)                            4      85.6551              0.0000     0.8088 f
  U1797/INP (NBUFFX2)                                             0.2818    0.0236 @   0.8324 f
  U1797/Z (NBUFFX2)                                               0.0356    0.0762     0.9086 f
  mem_cmd_o[20] (net)                           1       4.0152              0.0000     0.9086 f
  mem_cmd_o[20] (out)                                             0.0356   -0.0010 &   0.9076 f
  data arrival time                                                                    0.9076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0076


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1846    0.0000     0.4005 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0851    0.2145     0.6151 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      22.1941              0.0000     0.6151 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[44] (net)                    22.1941              0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6151 r
  fifo_lo[42] (net)                                    22.1941              0.0000     0.6151 r
  U1844/IN1 (MUX21X1)                                             0.0851   -0.0137 &   0.6013 r
  U1844/Q (MUX21X1)                                               0.2928    0.1944 @   0.7957 r
  io_cmd_o[44] (net)                            4      87.6288              0.0000     0.7957 r
  U1845/INP (NBUFFX2)                                             0.2928    0.0212 @   0.8169 r
  U1845/Z (NBUFFX2)                                               0.0399    0.0912     0.9082 r
  mem_cmd_o[44] (net)                           1       3.0689              0.0000     0.9082 r
  mem_cmd_o[44] (out)                                             0.0399   -0.0005 &   0.9077 r
  data arrival time                                                                    0.9077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0077


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4513     0.4513
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1975    0.0000     0.4513 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0496    0.2177     0.6691 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.0970              0.0000     0.6691 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[69] (net)                    11.0970              0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.6691 f
  fifo_lo[109] (net)                                   11.0970              0.0000     0.6691 f
  U1881/IN2 (AND2X1)                                              0.0496   -0.0011 &   0.6680 f
  U1881/Q (AND2X1)                                                0.3606    0.2266 @   0.8946 f
  io_cmd_o[69] (net)                            4     109.1884              0.0000     0.8946 f
  io_cmd_o[69] (out)                                              0.3606    0.0131 @   0.9078 f
  data arrival time                                                                    0.9078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0078


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1420    0.2666 @   0.6697 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      48.4371              0.0000     0.6697 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[8] (net)                     48.4371              0.0000     0.6697 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6697 f
  fifo_lo[55] (net)                                    48.4371              0.0000     0.6697 f
  U1772/IN2 (MUX21X1)                                             0.1420   -0.0133 @   0.6564 f
  U1772/Q (MUX21X1)                                               0.2509    0.1993 @   0.8557 f
  io_cmd_o[8] (net)                             4      76.2061              0.0000     0.8557 f
  U1773/INP (NBUFFX2)                                             0.2509   -0.0199 @   0.8358 f
  U1773/Z (NBUFFX2)                                               0.0343    0.0743     0.9102 f
  mem_cmd_o[8] (net)                            1       4.0519              0.0000     0.9102 f
  mem_cmd_o[8] (out)                                              0.0343   -0.0024 &   0.9078 f
  data arrival time                                                                    0.9078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0078


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1983    0.0000     0.4514 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0563    0.2005     0.6519 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.2559              0.0000     0.6519 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6519 r
  fifo_1__mem_fifo/data_o[71] (net)                    11.2559              0.0000     0.6519 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.6519 r
  fifo_lo[111] (net)                                   11.2559              0.0000     0.6519 r
  U1885/IN2 (AND2X1)                                              0.0563   -0.0018 &   0.6501 r
  U1885/Q (AND2X1)                                                0.2926    0.1752 @   0.8254 r
  io_cmd_o[71] (net)                            4      90.8373              0.0000     0.8254 r
  U1886/INP (NBUFFX2)                                             0.2926   -0.0131 @   0.8123 r
  U1886/Z (NBUFFX2)                                               0.0492    0.0994     0.9116 r
  mem_cmd_o[71] (net)                           1      10.4668              0.0000     0.9116 r
  mem_cmd_o[71] (out)                                             0.0492   -0.0030 &   0.9086 r
  data arrival time                                                                    0.9086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0086


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4522     0.4522
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1975    0.0000     0.4522 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0590    0.2020     0.6542 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      12.3042              0.0000     0.6542 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[58] (net)                    12.3042              0.0000     0.6542 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6542 r
  fifo_lo[98] (net)                                    12.3042              0.0000     0.6542 r
  U1858/IN2 (AND2X1)                                              0.0590    0.0004 &   0.6545 r
  U1858/Q (AND2X1)                                                0.2505    0.1574 @   0.8120 r
  io_cmd_o[58] (net)                            4      76.2560              0.0000     0.8120 r
  U1859/INP (NBUFFX2)                                             0.2509   -0.0143 @   0.7977 r
  U1859/Z (NBUFFX2)                                               0.0718    0.1084 @   0.9061 r
  mem_cmd_o[58] (net)                           1      26.9829              0.0000     0.9061 r
  mem_cmd_o[58] (out)                                             0.0720    0.0028 @   0.9089 r
  data arrival time                                                                    0.9089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0089


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.2637    0.0000     0.4350 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.2166    0.2734 @   0.7084 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      64.3931              0.0000     0.7084 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7084 r
  fifo_1__mem_fifo/data_o[42] (net)                    64.3931              0.0000     0.7084 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.7084 r
  fifo_lo[89] (net)                                    64.3931              0.0000     0.7084 r
  U1840/IN2 (MUX21X1)                                             0.2176   -0.0394 @   0.6689 r
  U1840/Q (MUX21X1)                                               0.3494    0.2409 @   0.9098 r
  io_cmd_o[42] (net)                            5     104.9694              0.0000     0.9098 r
  io_cmd_o[42] (out)                                              0.3494   -0.0009 @   0.9090 r
  data arrival time                                                                    0.9090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0090


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1902    0.0000     0.4031 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1310    0.2334 @   0.6365 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      36.9193              0.0000     0.6365 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6365 r
  fifo_1__mem_fifo/data_o[15] (net)                    36.9193              0.0000     0.6365 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6365 r
  fifo_lo[62] (net)                                    36.9193              0.0000     0.6365 r
  U1786/IN2 (MUX21X1)                                             0.1312   -0.0037 @   0.6328 r
  U1786/Q (MUX21X1)                                               0.3443    0.2237 @   0.8565 r
  io_cmd_o[15] (net)                            4     103.3625              0.0000     0.8565 r
  U1787/INP (NBUFFX2)                                             0.3443   -0.0428 @   0.8137 r
  U1787/Z (NBUFFX2)                                               0.0477    0.1016     0.9153 r
  mem_cmd_o[15] (net)                           1       7.3130              0.0000     0.9153 r
  mem_cmd_o[15] (out)                                             0.0477   -0.0061 &   0.9092 r
  data arrival time                                                                    0.9092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0092


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1845    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0395    0.2095     0.6096 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       6.6014              0.0000     0.6096 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6096 f
  fifo_0__mem_fifo/data_o[39] (net)                     6.6014              0.0000     0.6096 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6096 f
  fifo_lo[37] (net)                                     6.6014              0.0000     0.6096 f
  U1834/IN1 (MUX21X1)                                             0.0395    0.0001 &   0.6097 f
  U1834/Q (MUX21X1)                                               0.4465    0.2567 @   0.8664 f
  io_cmd_o[39] (net)                            5     137.3713              0.0000     0.8664 f
  U1835/INP (NBUFFX2)                                             0.4465   -0.0421 @   0.8242 f
  U1835/Z (NBUFFX2)                                               0.0441    0.0867     0.9110 f
  mem_cmd_o[39] (net)                           1       5.3305              0.0000     0.9110 f
  mem_cmd_o[39] (out)                                             0.0441   -0.0017 &   0.9093 f
  data arrival time                                                                    0.9093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0093


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1844    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0428    0.1915     0.5915 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2       6.1766              0.0000     0.5915 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5915 r
  fifo_0__mem_fifo/data_o[36] (net)                     6.1766              0.0000     0.5915 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5915 r
  fifo_lo[34] (net)                                     6.1766              0.0000     0.5915 r
  U1828/IN1 (MUX21X1)                                             0.0428    0.0000 &   0.5915 r
  U1828/Q (MUX21X1)                                               0.2022    0.1512 @   0.7427 r
  n2645 (net)                                   1      59.1684              0.0000     0.7427 r
  icc_place1896/INP (NBUFFX2)                                     0.2022   -0.0129 @   0.7298 r
  icc_place1896/Z (NBUFFX2)                                       0.2412    0.1617 @   0.8915 r
  mem_cmd_o[36] (net)                           5     135.8706              0.0000     0.8915 r
  mem_cmd_o[36] (out)                                             0.2412    0.0178 @   0.9093 r
  data arrival time                                                                    0.9093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0093


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1838    0.0000     0.4003 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0434    0.2123     0.6126 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.3119              0.0000     0.6126 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[41] (net)                     8.3119              0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6126 f
  fifo_lo[39] (net)                                     8.3119              0.0000     0.6126 f
  U1838/IN1 (MUX21X1)                                             0.0434   -0.0010 &   0.6117 f
  U1838/Q (MUX21X1)                                               0.2955    0.1982 @   0.8099 f
  io_cmd_o[41] (net)                            5      90.0371              0.0000     0.8099 f
  U1839/INP (NBUFFX2)                                             0.2955    0.0255 @   0.8354 f
  U1839/Z (NBUFFX2)                                               0.0369    0.0776     0.9129 f
  mem_cmd_o[41] (net)                           1       4.6044              0.0000     0.9129 f
  mem_cmd_o[41] (out)                                             0.0369   -0.0029 &   0.9100 f
  data arrival time                                                                    0.9100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0100


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1838    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0712    0.2305     0.6305 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      20.6472              0.0000     0.6305 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6305 f
  fifo_0__mem_fifo/data_o[11] (net)                    20.6472              0.0000     0.6305 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6305 f
  fifo_lo[9] (net)                                     20.6472              0.0000     0.6305 f
  U1778/IN1 (MUX21X1)                                             0.0712   -0.0125 &   0.6180 f
  U1778/Q (MUX21X1)                                               0.2830    0.1986 @   0.8166 f
  io_cmd_o[11] (net)                            4      86.1949              0.0000     0.8166 f
  U1779/INP (NBUFFX2)                                             0.2830    0.0213 @   0.8378 f
  U1779/Z (NBUFFX2)                                               0.0326    0.0735     0.9113 f
  mem_cmd_o[11] (net)                           1       1.5062              0.0000     0.9113 f
  mem_cmd_o[11] (out)                                             0.0326   -0.0012 &   0.9101 f
  data arrival time                                                                    0.9101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1980    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0423    0.2128     0.6644 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       7.8505              0.0000     0.6644 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[101] (net)                    7.8505              0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6644 f
  fifo_lo[141] (net)                                    7.8505              0.0000     0.6644 f
  U1945/IN2 (AND2X1)                                              0.0423    0.0001 &   0.6645 f
  U1945/Q (AND2X1)                                                0.2869    0.1845 @   0.8490 f
  io_cmd_o[101] (net)                           4      84.4728              0.0000     0.8490 f
  U1946/INP (NBUFFX2)                                             0.2869   -0.0148 @   0.8342 f
  U1946/Z (NBUFFX2)                                               0.0382    0.0786     0.9128 f
  mem_cmd_o[101] (net)                          1       5.9349              0.0000     0.9128 f
  mem_cmd_o[101] (out)                                            0.0382   -0.0015 &   0.9113 f
  data arrival time                                                                    0.9113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0113


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4512     0.4512
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1975    0.0000     0.4512 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0523    0.2196     0.6708 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      12.2890              0.0000     0.6708 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[67] (net)                    12.2890              0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6708 f
  fifo_lo[107] (net)                                   12.2890              0.0000     0.6708 f
  U1877/IN2 (AND2X1)                                              0.0523   -0.0021 &   0.6686 f
  U1877/Q (AND2X1)                                                0.2283    0.1627 @   0.8313 f
  io_cmd_o[67] (net)                            4      67.3884              0.0000     0.8313 f
  U1878/INP (NBUFFX2)                                             0.2283    0.0073 @   0.8386 f
  U1878/Z (NBUFFX2)                                               0.0388    0.0772     0.9158 f
  mem_cmd_o[67] (net)                           1       8.5226              0.0000     0.9158 f
  mem_cmd_o[67] (out)                                             0.0388   -0.0041 &   0.9117 f
  data arrival time                                                                    0.9117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0117


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4519     0.4519
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1983    0.0000     0.4519 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0511    0.2188     0.6707 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      11.7659              0.0000     0.6707 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[76] (net)                    11.7659              0.0000     0.6707 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6707 f
  fifo_lo[116] (net)                                   11.7659              0.0000     0.6707 f
  U1895/IN2 (AND2X1)                                              0.0511   -0.0010 &   0.6697 f
  U1895/Q (AND2X1)                                                0.2259    0.1603 @   0.8300 f
  io_cmd_o[76] (net)                            4      66.3757              0.0000     0.8300 f
  U1896/INP (NBUFFX2)                                             0.2259    0.0104 @   0.8404 f
  U1896/Z (NBUFFX2)                                               0.0378    0.0762     0.9166 f
  mem_cmd_o[76] (net)                           1       7.7721              0.0000     0.9166 f
  mem_cmd_o[76] (out)                                             0.0378   -0.0034 &   0.9132 f
  data arrival time                                                                    0.9132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0132


1
