<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.h' l='37' type='bool llvm::AArch64RegisterInfo::isReservedReg(const llvm::MachineFunction &amp; MF, llvm::MCRegister Reg) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2581' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2595' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6022' u='c' c='_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6584' u='c' c='_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='331' ll='334' type='bool llvm::AArch64RegisterInfo::isReservedReg(const llvm::MachineFunction &amp; MF, llvm::MCRegister Reg) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='338' u='c' c='_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='351' u='c' c='_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE'/>
