// Seed: 2037122811
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  task id_8();
    integer id_9 = 1;
  endtask
  wire id_10, id_11, id_12;
  assign id_3 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  tri0 id_2
);
  assign id_0 = ~1;
  nor (id_1, id_10, id_2, id_9, id_4, id_8, id_6, id_5);
  wire id_4, id_5, id_6, id_7;
  tri id_8 = 1;
  id_9.id_10(
      id_4
  ); module_0(
      id_10, id_6, id_5, id_9, id_5, id_6, id_7
  );
  wire id_11;
endmodule
