
---------- Begin Simulation Statistics ----------
final_tick                                  263409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882600                       # Number of bytes of host memory used
host_op_rate                                   119688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.10                       # Real time elapsed on the host
host_tick_rate                               51633000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500002                       # Number of instructions simulated
sim_ops                                        610592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000263                       # Number of seconds simulated
sim_ticks                                   263409000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.757962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   56368                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 54                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6581                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             90401                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3642                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2074                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133808                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        47597                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        25540                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        44476                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        28661                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          592                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          123                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         4397                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1787                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          819                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          601                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1595                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          644                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          453                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1417                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1690                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          426                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          982                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          841                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          872                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          911                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          814                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          252                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          201                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          125                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           21                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1411                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          225                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          534                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        51383                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1269                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1571                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         1313                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1528                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1185                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1213                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          598                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1608                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1732                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          505                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1018                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1075                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          862                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1189                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1085                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          514                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          694                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          733                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          298                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           85                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           28                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           10                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            9                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        15989                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          209                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          919                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   14803                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          480                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    151842                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   149626                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4026                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     104469                       # Number of branches committed
system.cpu.commit.bw_lim_events                 31435                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             525                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           79924                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               501201                       # Number of instructions committed
system.cpu.commit.committedOps                 611791                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       392447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.558914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.486059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       224815     57.29%     57.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        49433     12.60%     69.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        27130      6.91%     76.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22746      5.80%     82.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15552      3.96%     86.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5887      1.50%     88.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11406      2.91%     90.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4043      1.03%     91.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31435      8.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       392447                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11731                       # Number of function calls committed.
system.cpu.commit.int_insts                    564079                       # Number of committed integer instructions.
system.cpu.commit.loads                         91205                       # Number of loads committed
system.cpu.commit.membars                         524                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           422523     69.06%     69.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             392      0.06%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               46      0.01%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             21      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           91205     14.91%     84.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          97561     15.95%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            611791                       # Class of committed instruction
system.cpu.commit.refs                         188766                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       466                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500002                       # Number of Instructions Simulated
system.cpu.committedOps                        610592                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.053636                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.053636                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                138155                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2612                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                56962                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 722242                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   129176                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    124683                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4086                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 10474                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  8575                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      133808                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    100611                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        234272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3473                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         633981                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           135                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   13324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253992                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             163537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              72739                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.203411                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             404675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.896776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.911040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   253860     62.73%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12949      3.20%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21905      5.41%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16572      4.10%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    14584      3.60%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    15044      3.72%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     9722      2.40%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11097      2.74%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    48942     12.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               404675                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          122145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4903                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   112391                       # Number of branches executed
system.cpu.iew.exec_nop                          1275                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.273889                       # Inst execution rate
system.cpu.iew.exec_refs                       213078                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     102494                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11767                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                104642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                570                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2718                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               107374                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              691884                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                110584                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6963                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                671110                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4086                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1859                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3186                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13432                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         9811                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             61                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1881                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    594943                       # num instructions consuming a value
system.cpu.iew.wb_count                        655034                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556073                       # average fanout of values written-back
system.cpu.iew.wb_producers                    330832                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.243373                       # insts written-back per cycle
system.cpu.iew.wb_sent                         657761                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   812257                       # number of integer regfile reads
system.cpu.int_regfile_writes                  486904                       # number of integer regfile writes
system.cpu.ipc                               0.949095                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.949095                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                25      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                461875     68.12%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  394      0.06%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    47      0.01%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   17      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  23      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               112060     16.53%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103610     15.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 678078                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8583                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012658                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2553     29.74%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     29.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3680     42.88%     72.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2350     27.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 686033                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1768889                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       654515                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            769843                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     690039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    678078                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 570                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           80000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        50074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        404675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.675611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.160405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              204396     50.51%     50.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37521      9.27%     59.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39470      9.75%     69.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               38527      9.52%     79.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               31935      7.89%     86.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               20159      4.98%     91.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17354      4.29%     96.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9127      2.26%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6186      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          404675                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.287115                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    603                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1223                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          519                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               826                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              7862                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9346                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               104642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              107374                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  467599                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2076                       # number of misc regfile writes
system.cpu.numCycles                           526820                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   16931                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                592966                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3629                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   135453                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3334                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    70                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1046806                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 711285                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              689300                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    126590                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10645                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4086                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 22463                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    96304                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           864495                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          99152                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3533                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     36058                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            578                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              696                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1052493                       # The number of ROB reads
system.cpu.rob.rob_writes                     1395785                       # The number of ROB writes
system.cpu.timesIdled                            1784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      538                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      71                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2083                       # Transaction distribution
system.membus.trans_dist::ReadExReq               753                       # Transaction distribution
system.membus.trans_dist::ReadExResp              753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2083                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       181504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2964                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3667000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15109250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2497                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          535                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       352320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 479744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001340                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4473     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7113000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2077000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4513500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  184                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1514                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1330                       # number of overall hits
system.l2.overall_hits::.cpu.data                 184                       # number of overall hits
system.l2.overall_hits::total                    1514                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1158                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1678                       # number of overall misses
system.l2.overall_misses::.cpu.data              1158                       # number of overall misses
system.l2.overall_misses::total                  2836                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    135202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     95779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        230981500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    135202500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     95779000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       230981500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.557846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.862891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.651954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.557846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.862891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.651954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80573.599523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82710.708117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81446.227080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80573.599523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82710.708117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81446.227080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    118422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     84199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    202621500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    118422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     84199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    202621500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.557846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.862891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.557846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.862891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.651954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70573.599523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72710.708117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71446.227080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70573.599523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72710.708117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71446.227080                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2494                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2494                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2494                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    54                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 753                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     60630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.933086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.933086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80517.928287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80517.928287                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.933086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.933086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70517.928287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70517.928287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    135202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.557846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.557846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80573.599523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80573.599523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    118422500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118422500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.557846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.557846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70573.599523                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70573.599523                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.757009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.757009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86787.654321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86787.654321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31099000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31099000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.757009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.757009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76787.654321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76787.654321                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          128                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             128                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19171.875000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19171.875000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1885.587828                       # Cycle average of tags in use
system.l2.tags.total_refs                        7800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2955                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.639594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.250121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1090.851632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       736.486075                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.033290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2389                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.090179                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66379                       # Number of tag accesses
system.l2.tags.data_accesses                    66379                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          74112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             181504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2836                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         407700572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         281357129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             689057701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    407700572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        407700572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        407700572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        281357129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689057701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32664000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                85839000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11517.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30267.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.427430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.286367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.416978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     40.61%     40.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          211     28.10%     68.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           75      9.99%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      6.13%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      3.33%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.73%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.86%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.20%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          751                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 181504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  181504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       689.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    689.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     263252000                       # Total gap between requests
system.mem_ctrls.avgGap                      92825.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        74112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 407700572.114088773727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 281357129.027481973171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49371250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36467750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29422.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31492.01                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1756440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               933570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8339520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         88357410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         26743200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          146413260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.840005                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     68727500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    186101500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3619980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1916475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11909520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        117157230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          2490720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          157377045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.462672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4493750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    250335250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        96734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            96734                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        96734                       # number of overall hits
system.cpu.icache.overall_hits::total           96734                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3876                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3876                       # number of overall misses
system.cpu.icache.overall_misses::total          3876                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197973500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197973500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197973500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197973500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       100610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       100610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038525                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51076.754386                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51076.754386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51076.754386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51076.754386                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          929                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2497                       # number of writebacks
system.cpu.icache.writebacks::total              2497                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          867                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          867                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          867                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          867                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153813500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153813500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029908                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029908                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029908                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029908                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51117.813227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51117.813227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51117.813227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51117.813227                       # average overall mshr miss latency
system.cpu.icache.replacements                   2497                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        96734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           96734                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3876                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197973500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197973500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       100610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51076.754386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51076.754386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          867                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51117.813227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51117.813227                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.374672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               99743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.148222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.374672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.889404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            204229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           204229                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       188370                       # number of overall hits
system.cpu.dcache.overall_hits::total          188370                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4815                       # number of overall misses
system.cpu.dcache.overall_misses::total          4815                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    328210839                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    328210839                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    328210839                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    328210839                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       192676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       192676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       193185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       193185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68192.569915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68192.569915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68164.244860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68164.244860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7001                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.830846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   139.823529                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          649                       # number of writebacks
system.cpu.dcache.writebacks::total               649                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3346                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1469                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    103516413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    103516413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    103700913                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    103700913                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70563.335378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70563.335378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70592.861130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70592.861130                       # average overall mshr miss latency
system.cpu.dcache.replacements                    958                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    103705500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    103705500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69929.534727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69929.534727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69709.586466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69709.586466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    220813916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220813916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68661.043532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68661.043532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62853490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62853490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76557.235079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76557.235079                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          509                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          509                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          114                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          114                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3691423                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3691423                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          115                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          115                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.991304                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.991304                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32380.903509                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32380.903509                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          114                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          114                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3577423                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3577423                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.991304                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.991304                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31380.903509                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31380.903509                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       250000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       250000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005545                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005545                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 83333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 83333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001848                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001848                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          518                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          518                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           432.934203                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.861224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   432.934203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            389958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           389958                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    263409000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
