<root><simulation><result_generated_time />2023-05-12 16:53:34<layer><layer_spec />{'B': 1, 'K': 384, 'C': 64, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 12544, 'O': 75264}<total_data_reuse />{'W': 196, 'I': 384.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/52</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [896, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 2), ('OY', 2)]], [[('C', 4)], [('C', 8)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 4)], [('C', 8)]], [[('OY', 7)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('C', 2), ('OX', 7)], [('K', 12)], []]<I />[[('K', 2), ('K', 16), ('C', 2), ('OX', 7), ('K', 12)], [], []]<O />[[('K', 2), ('K', 16), ('C', 2)], [('OX', 7), ('K', 12)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 7, 1, 1], 'I': [1.0, 384.0, 1.0, 1.0], 'O': [32.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 196608, 196608], 'I': [112, 100352, 100352], 'O': [256, 602112, 602112], 'O_partial': [256, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [0.22, 0.0, 0.0], 'O': [0.5, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.03, 0.0], 'I': [0.22, 0.03, 0.0], 'O': [0.5, 0.03, 0.0]}<effective_mem_size_bit />{'W': [512, 16384, 196608], 'I': [112, 100352, 100352], 'O': [256, 86016, 602112], 'O_partial': [256, 0, 0], 'O_final': [0, 86016, 602112]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [896, 896, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[172032, 24576], [24576, 24576], [24576, 0]]<I />[[150528, 12544], [12544, 12544], [12544, 0]]<O />[[(75264, 150528), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(75264, 150528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21504, 3072], [384, 384], [96, 0]]<I />[[18816, 1568], [196, 196], [49, 0]]<O />[[(9408, 18816), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([9408, 18816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565102.2<mem_energy_breakdown><W />[8.3, 76.1, 127.9]<I />[6.9, 38.8, 65.3]<O />[13.2, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7856<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8978<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5988<latency_cycle_without_data_loading />5376<ideal_computing_cycle />5376<data_loading><load_cycle_total />612<load_cycle_individual />{'W': [32, 384, 0], 'I': [196, 196, 0]}<load_cycle_combined />{'W': 384, 'I': 197}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-5375], [-616, -352], [-5376, -5376]], 'I': [[-5375], [-5376, -5376], [-5376, -5376]], 'O': [[-5376], [-5040, -4200], [-4200, -5082]]}<mem_stall_cycle_shared />{'W': [[-5375], [-616, 0], [0, 0]], 'I': [[-5375], [-5376, 0], [0, 0]], 'O': [[-5376], [-5040, -4200], [-4200, -5082]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 196608, 196608], 'I': [112, 100352, 100352], 'O': [256, 602112, 602112], 'O_partial': [256, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [16384, 196608, 196608], 'I': [100352, 100352, 100352], 'O': [7168, 602112, 602112]}<loop_cycles_each_level />{'W': [448, 5376, 5376], 'I': [5376, 5376, 5376], 'O': [64, 5376, 5376]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [12, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [18.7, 18.7], [18.7, 18.7]], 'O': [[8.0, 4.0], [112.0, 112.0], [112.0, 112.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.2], [224.0, 18.7], [18.7, 18.7]], 'O': [[8.0, 8.0], [224.0, 112.0], [112.0, 112.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 36.6], [36.6, 0]], 'I': [[8.0, 0.0], [18.7, 18.7], [18.7, 0]], 'O': [[8.0, 4.0], [112.0, 112.0], [112.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [386.7, 167.2], [55.2, 112.0]], 'I': [[8.0, 0.0], [386.7, 167.2], [55.2, 112.0]], 'O': [[8.0, 4.0], [386.7, 167.2], [55.2, 112.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5376], [64, 448, 12], [5376, 5376, 1]], 'I': [[1, 1, 5376], [5376, 5376, 1], [5376, 5376, 1]], 'O': [[1, 1, 5376], [64, 64, 84], [5376, 5376, 1]]}<trans_time_real />{'W': [[0, 1, 5376], [[8, 448, 12], [32, 448, 12]], [[384, 5376, 1], [96, 5376, 1]]], 'I': [[0, 1, 5376], [[2, 5376, 1], [196, 5376, 1]], [[196, 5376, 1], [49, 5376, 1]]], 'O': [[0, 1, 5376], [[4, 64, 84], [14, 64, 84]], [[1176, 5376, 1], [294, 5376, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -32], [-4992, -5280]], 'I': [[-1], [-5374, -5180], [-5180, -5327]], 'O': [[-1], [-60, -50], [-4200, -5082]]}<single_stall_count />{'W': [5375, 11, 0], 'I': [5375, 0, 0], 'O': [5376, 84, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [352, 0], 'I': [0, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5024, -5376], [-4200, -4200]], 1: [[-5376, -5376], [-4200, -5376]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>