<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_c" name="index_c"></a>- c -</h3><ul>
<li>C&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">xPSR_Type</a></li>
<li>C1ICR&#160;:&#160;<a class="el" href="struct_h_s_e_m___type_def.html#af3877a8db1cbed614cdbce2ee256b677">HSEM_TypeDef</a></li>
<li>C1IER&#160;:&#160;<a class="el" href="struct_h_s_e_m___type_def.html#a4946861e406fb6bee3f60d697fbaf37b">HSEM_TypeDef</a></li>
<li>C1ISR&#160;:&#160;<a class="el" href="struct_h_s_e_m___type_def.html#a382114eb443044dc93476aabdd0b9d5b">HSEM_TypeDef</a></li>
<li>C1MISR&#160;:&#160;<a class="el" href="struct_h_s_e_m___type_def.html#a95c2a920d6552f69191bf1d168dbdaad">HSEM_TypeDef</a></li>
<li>CACR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#a47be8b57cf19a433c0682d91a0524463">LTDC_Layer_TypeDef</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga39711bf09810b078ac81b2c76c6908f6">SCB_Type</a></li>
<li>CALFACT&#160;:&#160;<a class="el" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef</a></li>
<li>CALFACT2&#160;:&#160;<a class="el" href="struct_a_d_c___type_def.html#a286aeb22123764ff93ba5a3ee08eeb92">ADC_TypeDef</a></li>
<li>CALIB&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaedf0dff29a9cacdaa2fb7eec6b116a13">SysTick_Type</a></li>
<li>CALR&#160;:&#160;<a class="el" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef</a></li>
<li>CardComdClasses&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a4eed3a839db365fa6253654d4fd5e063">HAL_SD_CardCSDTypeDef</a></li>
<li>CardSpeed&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#a3cb2b5accdba53ee6404aeb9b8f125d0">HAL_SD_CardInfoTypeDef</a></li>
<li>CardType&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#a979c75853cc30f2c08f66faa80849fd3">HAL_SD_CardInfoTypeDef</a>, <a class="el" href="struct_h_a_l___s_d___card_status_type_def.html#ae89795464952ef36573c2012f9f16189">HAL_SD_CardStatusTypeDef</a></li>
<li>CardVersion&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#aca00508048579909b5c0596e82617889">HAL_SD_CardInfoTypeDef</a></li>
<li>CASLatency&#160;:&#160;<a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">FMC_SDRAM_InitTypeDef</a></li>
<li>CBNDTR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#af72706f74d982d4aa25bcf77661dcb84">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#af72706f74d982d4aa25bcf77661dcb84">MDMA_LinkNodeTypeDef</a></li>
<li>CBRUR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#ad7ce6e0c749889b748c178a5a6620192">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#ad7ce6e0c749889b748c178a5a6620192">MDMA_LinkNodeTypeDef</a></li>
<li>CCCR&#160;:&#160;<a class="el" href="struct_f_d_c_a_n___global_type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">FDCAN_GlobalTypeDef</a>, <a class="el" href="struct_s_y_s_c_f_g___type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">SYSCFG_TypeDef</a></li>
<li>CCCSR&#160;:&#160;<a class="el" href="struct_s_y_s_c_f_g___type_def.html#a5b30c7db0f4418362bc847e46678914b">SYSCFG_TypeDef</a></li>
<li>CCER&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef</a></li>
<li>CCFG&#160;:&#160;<a class="el" href="struct_f_d_c_a_n___clock_calibration_unit___type_def.html#a4aed9de701bd64ad2eeb42ca2f27d807">FDCAN_ClockCalibrationUnit_TypeDef</a></li>
<li>CCMR1&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef</a></li>
<li>CCMR2&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef</a></li>
<li>CCMR3&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">TIM_TypeDef</a></li>
<li>CCR&#160;:&#160;<a class="el" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef</a>, <a class="el" href="struct_b_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">BDMA_Channel_TypeDef</a>, <a class="el" href="struct_d_a_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DAC_TypeDef</a>, <a class="el" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMAMUX_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">QUADSPI_TypeDef</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad68b5c1f2d9845ef4247cf2d9b041336">SCB_Type</a>, <a class="el" href="struct_v_r_e_f_b_u_f___type_def.html#a5e1322e27c40bf91d172f9673f205c97">VREFBUF_TypeDef</a></li>
<li>CCR1&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">FLASH_TypeDef</a>, <a class="el" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef</a></li>
<li>CCR2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">FLASH_TypeDef</a>, <a class="el" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef</a></li>
<li>CCR3&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef</a></li>
<li>CCR4&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef</a></li>
<li>CCR5&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">TIM_TypeDef</a></li>
<li>CCR6&#160;:&#160;<a class="el" href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">TIM_TypeDef</a></li>
<li>CCSIDR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga90c793639fc9470e50e4f4fc4b3464da">SCB_Type</a></li>
<li>CCVR&#160;:&#160;<a class="el" href="struct_s_y_s_c_f_g___type_def.html#a34c0748ddd46a299e677ed1ff0b3b3ec">SYSCFG_TypeDef</a></li>
<li>CDAR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#a71e8f327c2b32c5be85ed81c45cb63a1">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#a71e8f327c2b32c5be85ed81c45cb63a1">MDMA_LinkNodeTypeDef</a></li>
<li>CDR&#160;:&#160;<a class="el" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef</a></li>
<li>CDR2&#160;:&#160;<a class="el" href="struct_a_d_c___common___type_def.html#acba4bbe6492af6df7ce51940580d59fd">ADC_Common_TypeDef</a></li>
<li>CDSR&#160;:&#160;<a class="el" href="struct_l_t_d_c___type_def.html#a5e235993884b3f8d42db5f51d9bd1942">LTDC_TypeDef</a></li>
<li>CecClockSelection&#160;:&#160;<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6d9e430dc55e4e7875b3f7850a0def3c">RCC_PeriphCLKInitTypeDef</a></li>
<li>CESR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#afb421388460a6f91dc5a6a192d886912">MDMA_Channel_TypeDef</a></li>
<li>CFBAR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#a11b37b8303d2ddad1ee962c362cad796">LTDC_Layer_TypeDef</a></li>
<li>CFBLNR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#ad94a5782e5cc67b071738f8096bb4855">LTDC_Layer_TypeDef</a></li>
<li>CFBLR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#a1c2a59fc9bb4101881c7ddc98b938a4f">LTDC_Layer_TypeDef</a></li>
<li>CFG1&#160;:&#160;<a class="el" href="struct_s_p_i___type_def.html#abecccecd01b0d465123a2dc166db4141">SPI_TypeDef</a></li>
<li>CFG2&#160;:&#160;<a class="el" href="struct_s_p_i___type_def.html#a722c7bd03a5d7b185bf43bdb5f846d43">SPI_TypeDef</a></li>
<li>CFGR&#160;:&#160;<a class="el" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef</a>, <a class="el" href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CEC_TypeDef</a>, <a class="el" href="struct_c_o_m_p___common___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">COMP_Common_TypeDef</a>, <a class="el" href="struct_c_o_m_p___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">COMP_TypeDef</a>, <a class="el" href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CRS_TypeDef</a>, <a class="el" href="struct_d_l_y_b___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">DLYB_TypeDef</a>, <a class="el" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef</a>, <a class="el" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef</a>, <a class="el" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">SYSCFG_TypeDef</a></li>
<li>CFGR2&#160;:&#160;<a class="el" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef</a>, <a class="el" href="struct_l_p_t_i_m___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">LPTIM_TypeDef</a></li>
<li>CFR&#160;:&#160;<a class="el" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">DMAMUX_ChannelStatus_TypeDef</a>, <a class="el" href="struct_j_p_e_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">JPEG_TypeDef</a>, <a class="el" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef</a></li>
<li>CFSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0f9e27357254e6e953a94f95bda040b1">SCB_Type</a></li>
<li>Channel&#160;:&#160;<a class="el" href="struct_a_d_c___analog_w_d_g_conf_type_def.html#ae82bf9242a014164f9f6907f29782c44">ADC_AnalogWDGConfTypeDef</a>, <a class="el" href="struct_a_d_c___channel_conf_type_def.html#ae82bf9242a014164f9f6907f29782c44">ADC_ChannelConfTypeDef</a></li>
<li>channel&#160;:&#160;<a class="el" href="struct_d_a_c___handle__t.html#a0c72dd5e18823aef187a34137983c9a6">DAC_Handle_t</a></li>
<li>Channel&#160;:&#160;<a class="el" href="struct_t_i_m___handle_type_def.html#a57eac61d1d06cad73bdd26dabe961753">TIM_HandleTypeDef</a></li>
<li>ChannelCount&#160;:&#160;<a class="el" href="struct_a_d_c___injection_config_type_def.html#a366d43b058bf77590008e12359c0c0f4">ADC_InjectionConfigTypeDef</a></li>
<li>ChannelNState&#160;:&#160;<a class="el" href="struct_t_i_m___handle_type_def.html#a2d1fe96f7ffe53fe7a958dbccc125beb">TIM_HandleTypeDef</a></li>
<li>ChannelState&#160;:&#160;<a class="el" href="struct_t_i_m___handle_type_def.html#a69604c9883d863bc756d419905248d17">TIM_HandleTypeDef</a></li>
<li>CHAWSCDR&#160;:&#160;<a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a50fec5775dbe9eb22dd1296c34606bde">DFSDM_Channel_TypeDef</a></li>
<li>CHCFGR1&#160;:&#160;<a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a6474939794d707eb2461f6c4676cfba0">DFSDM_Channel_TypeDef</a></li>
<li>CHCFGR2&#160;:&#160;<a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a8f9a4670481941148f0a423a049d9e08">DFSDM_Channel_TypeDef</a></li>
<li>CHDATINR&#160;:&#160;<a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a0f161db4fcf5ef2d473ad06677711e65">DFSDM_Channel_TypeDef</a></li>
<li>CHPxR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">HRTIM_Timerx_TypeDef</a></li>
<li>CHWDATAR&#160;:&#160;<a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a740efbe39d3bc5571d73e5e0ecfde121">DFSDM_Channel_TypeDef</a></li>
<li>CICR&#160;:&#160;<a class="el" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef</a></li>
<li>CID&#160;:&#160;<a class="el" href="struct_s_d___handle_type_def.html#addeb581f50045ac049da240b1ff279ac">SD_HandleTypeDef</a>, <a class="el" href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">USB_OTG_GlobalTypeDef</a></li>
<li>CID0&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga26bbad5d9e0f1d302611d52373aef839">ITM_Type</a></li>
<li>CID1&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4e60a608afd6433ecd943d95e417b80b">ITM_Type</a></li>
<li>CID2&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad98950702e55d1851e91b22de07b11aa">ITM_Type</a></li>
<li>CID3&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab9af64f413bf6f67e2a8044481292f67">ITM_Type</a></li>
<li>CID_CRC&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_i_d_type_def.html#a7c2475317ce3e62ef8f7f67aee0d568e">HAL_SD_CardCIDTypeDef</a></li>
<li>CIER&#160;:&#160;<a class="el" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef</a></li>
<li>CIFCR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#a7bfea5002ccffd2fb7aed0106278b8ac">MDMA_Channel_TypeDef</a></li>
<li>CIFR&#160;:&#160;<a class="el" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef</a></li>
<li>CISR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#a982c5cd8456e40a13d46807b84fc3815">MDMA_Channel_TypeDef</a></li>
<li>CKCR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#a7651be3d835a984e908b0abb4a633811">LTDC_Layer_TypeDef</a></li>
<li>CkperClockSelection&#160;:&#160;<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a051738051123d1e7e1e735eaf06d7fba">RCC_PeriphCLKInitTypeDef</a></li>
<li>CLAIMCLR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1f74caab7b0a7afa848c63ce8ebc6a6f">TPI_Type</a></li>
<li>CLAIMSET&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga974d17c9a0b0b1b894e9707d158b0fbe">TPI_Type</a></li>
<li>CLAR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#aef6e53be48d41df2ca64fbdda99295b0">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#aef6e53be48d41df2ca64fbdda99295b0">MDMA_LinkNodeTypeDef</a></li>
<li>Class&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#aa5c393485709a9c333122f993959c372">HAL_SD_CardInfoTypeDef</a></li>
<li>ClearInputFilter&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a79dfd4545a2fa8ca202bf0e80374db66">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputPolarity&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a952f89c595fc06fe7e0ad41f8992fda2">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputPrescaler&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a177e485feed1a56dbb578aa11f758c79">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputSource&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a53908db365bf0aa50a9217dcee98b61c">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputState&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#ae375822fd9a07ebafaf13fc47db211db">TIM_ClearInputConfigTypeDef</a></li>
<li>CLIDR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40b4dc749a25d1c95c2125e88683a591">SCB_Type</a></li>
<li>CLKCR&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___type_def.html#aa94197378e20fc739d269be49d9c5d40">SDMMC_TypeDef</a></li>
<li>CLKDivision&#160;:&#160;<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">FMC_NORSRAM_TimingTypeDef</a></li>
<li>CLKPhase&#160;:&#160;<a class="el" href="struct_s_p_i___init_type_def.html#aba7183911cbc41063270dab182de768f">SPI_InitTypeDef</a></li>
<li>CLKPolarity&#160;:&#160;<a class="el" href="struct_s_p_i___init_type_def.html#a83f278c9d173d3cd021644692bf3c435">SPI_InitTypeDef</a></li>
<li>ClockDiv&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___init_type_def.html#a33adea1fdf245b37443f51bbf896abac">SDMMC_InitTypeDef</a></li>
<li>ClockDivision&#160;:&#160;<a class="el" href="struct_t_i_m___base___init_type_def.html#a8f20e02ae2774e1523942604315b8e13">TIM_Base_InitTypeDef</a></li>
<li>ClockEdge&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___init_type_def.html#a7fe4bde88261a576717ec05588988070">SDMMC_InitTypeDef</a></li>
<li>ClockFilter&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#aed791f661f8bca36911e905631bebfa5">TIM_ClockConfigTypeDef</a></li>
<li>ClockPolarity&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#a765acd064e3a8fb99ec74ae5109fc5ec">TIM_ClockConfigTypeDef</a></li>
<li>ClockPowerSave&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___init_type_def.html#a1706533b8269b728b3e2f73000900614">SDMMC_InitTypeDef</a></li>
<li>ClockPrescaler&#160;:&#160;<a class="el" href="struct_a_d_c___init_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">ADC_InitTypeDef</a>, <a class="el" href="struct_t_i_m___clock_config_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">TIM_ClockConfigTypeDef</a>, <a class="el" href="struct_u_a_r_t___init_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">UART_InitTypeDef</a></li>
<li>ClockSource&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#afe27815154e535b96e8fa1b4d2fdd596">TIM_ClockConfigTypeDef</a></li>
<li>ClockType&#160;:&#160;<a class="el" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef</a></li>
<li>CLRFR&#160;:&#160;<a class="el" href="struct_m_d_i_o_s___type_def.html#aa46ece753867049c7643819478b8330b">MDIOS_TypeDef</a>, <a class="el" href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">SAI_Block_TypeDef</a></li>
<li>clust&#160;:&#160;<a class="el" href="struct_d_i_r.html#ac134c1b4645be670eb5207032e714616">DIR</a>, <a class="el" href="struct_f_i_l.html#ac134c1b4645be670eb5207032e714616">FIL</a></li>
<li>CLUTWR&#160;:&#160;<a class="el" href="struct_l_t_d_c___layer___type_def.html#a5ab25158531531e9b1cdb2bdbe66b67d">LTDC_Layer_TypeDef</a></li>
<li>CM0AR&#160;:&#160;<a class="el" href="struct_b_d_m_a___channel___type_def.html#a6b88b8a3f7de22ac82afedcd82bf3a6d">BDMA_Channel_TypeDef</a></li>
<li>CM1AR&#160;:&#160;<a class="el" href="struct_b_d_m_a___channel___type_def.html#a55acc15a6a51580324d151a1577f783d">BDMA_Channel_TypeDef</a></li>
<li>CMAR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">MDMA_LinkNodeTypeDef</a></li>
<li>cmd&#160;:&#160;<a class="el" href="struct_l_e_g_u_a_n___p_a_c_k_e_d.html#afc09d3b4303b185ada75cefa05e5d120">LEGUAN_PACKED</a></li>
<li>CMD&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___type_def.html#adcf812cbe5147d300507d59d4a55935d">SDMMC_TypeDef</a></li>
<li>CmdIndex&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___cmd_init_type_def.html#ab84004187fbb4eea106067813227c0f4">SDMMC_CmdInitTypeDef</a></li>
<li>CMDR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#ac7162389c2b9f86cafe32624ff6d619b">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#ac7162389c2b9f86cafe32624ff6d619b">MDMA_LinkNodeTypeDef</a></li>
<li>CMP&#160;:&#160;<a class="el" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">LPTIM_TypeDef</a></li>
<li>CMP1CxR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">HRTIM_Timerx_TypeDef</a></li>
<li>CMP1xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">HRTIM_Timerx_TypeDef</a></li>
<li>CMP2xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">HRTIM_Timerx_TypeDef</a></li>
<li>CMP3xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">HRTIM_Timerx_TypeDef</a></li>
<li>CMP4xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">HRTIM_Timerx_TypeDef</a></li>
<li>CNDTR&#160;:&#160;<a class="el" href="struct_b_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">BDMA_Channel_TypeDef</a></li>
<li>CNT&#160;:&#160;<a class="el" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef</a>, <a class="el" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef</a></li>
<li>CNTxR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">HRTIM_Timerx_TypeDef</a></li>
<li>color_mode&#160;:&#160;<a class="el" href="struct_l_e_g_u_a_n___p_a_c_k_e_d.html#aaba24dc3c7ad26d451e9c2d1b98cf97a">LEGUAN_PACKED</a></li>
<li>ColumnBitsNumber&#160;:&#160;<a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">FMC_SDRAM_InitTypeDef</a></li>
<li>CommandMode&#160;:&#160;<a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">FMC_SDRAM_CommandTypeDef</a></li>
<li>CommandTarget&#160;:&#160;<a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">FMC_SDRAM_CommandTypeDef</a></li>
<li>Commutation_Delay&#160;:&#160;<a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html#a5d74bf14283eb95439d6d37952274f07">TIM_HallSensor_InitTypeDef</a></li>
<li>COMP0&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5d0c69187f8abc99ecbde49431cf0050">DWT_Type</a></li>
<li>COMP1&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf9126caaf63b99d6df5d1e040c96e2ab">DWT_Type</a></li>
<li>COMP10&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8d5685c2bd0db66c3adaf19bc10a1150">DWT_Type</a></li>
<li>COMP11&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab5e5be1f4cce832413b02bd6eb8175f6">DWT_Type</a></li>
<li>COMP12&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga73bbb409205cd8ae8438c8a58998d205">DWT_Type</a></li>
<li>COMP13&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8e7c69cbac19ef0b26b0ae0cc928da36">DWT_Type</a></li>
<li>COMP14&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf5930659b3107c17fa71e61803d63f97">DWT_Type</a></li>
<li>COMP15&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae55e0087f992cfd56003fc3fe1394cb0">DWT_Type</a></li>
<li>COMP2&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaeeb1e36001c60a167399683280d6ec39">DWT_Type</a></li>
<li>COMP3&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga20b0b62a3576ee88db4a7c065cd988ac">DWT_Type</a></li>
<li>COMP4&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8ea52ce87f7d0225db1b5ba91313f4b7">DWT_Type</a></li>
<li>COMP5&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga290e024c0b0f35317de6363a4135c3bc">DWT_Type</a></li>
<li>COMP6&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga263131067f0ad2d04a2711962a455bfa">DWT_Type</a></li>
<li>COMP7&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga26932a20b1cd18331bbe245caf8a6a92">DWT_Type</a></li>
<li>COMP8&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9b9d9bb4b4ecab022a3d88d9cae6b5e0">DWT_Type</a></li>
<li>COMP9&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4e090c0e6b818b63724c774f38ccab14">DWT_Type</a></li>
<li>ConfIdx&#160;:&#160;<a class="el" href="struct___u_s_b_d___handle_type_def.html#a024981f1d4dc95017dcf81b28cdca8a3">_USBD_HandleTypeDef</a></li>
<li>CONFR0&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a205b2401e24c522a364bae1e8af942e6">JPEG_TypeDef</a></li>
<li>CONFR1&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a063cd126b87583828aecc645705ccac0">JPEG_TypeDef</a></li>
<li>CONFR2&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a6f55ec165a38d8db0195dbd01f6ec653">JPEG_TypeDef</a></li>
<li>CONFR3&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a2e85fe5bfb1df0057170416347c337d7">JPEG_TypeDef</a></li>
<li>CONFR4&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a9aeeee29fad1c412e0eea83d38131542">JPEG_TypeDef</a></li>
<li>CONFR5&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a108a5ffdae303a5366a85da06040a1a5">JPEG_TypeDef</a></li>
<li>CONFR6&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#a4c8fbc8db58fab87f47beb99217b0e94">JPEG_TypeDef</a></li>
<li>CONFR7&#160;:&#160;<a class="el" href="struct_j_p_e_g___type_def.html#aa372fef5e17f9e3c0546d390840f16dd">JPEG_TypeDef</a></li>
<li>ContentProtectAppli&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#ac0d2d44160dda1b943f4d337d140b5c7">HAL_SD_CardCSDTypeDef</a></li>
<li>Context&#160;:&#160;<a class="el" href="struct_s_d___handle_type_def.html#aaec5d3684b95563e95d4dfd6f9853a29">SD_HandleTypeDef</a></li>
<li>ContextQueue&#160;:&#160;<a class="el" href="struct_a_d_c___injection_config_type_def.html#a8f118a3aceaffe7909c4bce185a7ae0b">ADC_InjectionConfigTypeDef</a></li>
<li>ContinuousClock&#160;:&#160;<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">FMC_NORSRAM_InitTypeDef</a></li>
<li>ContinuousConvMode&#160;:&#160;<a class="el" href="struct_a_d_c___init_type_def.html#acb089820ffd05cfa35a3b0b89b7945fd">ADC_InitTypeDef</a></li>
<li>ConversionDataManagement&#160;:&#160;<a class="el" href="struct_a_d_c___init_type_def.html#a286bddb2677df9c5e9805bb4fca2daf5">ADC_InitTypeDef</a></li>
<li>CopyFlag&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#abbf0a5beda4f665f127838f326b68c56">HAL_SD_CardCSDTypeDef</a></li>
<li>CounterMode&#160;:&#160;<a class="el" href="struct_t_i_m___base___init_type_def.html#a4b29303489c983d0e9326d7ae0196ceb">TIM_Base_InitTypeDef</a></li>
<li>CPACR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab8e9dd6ca5f31244ea352ed0c19155d8">SCB_Type</a></li>
<li>CPAR&#160;:&#160;<a class="el" href="struct_b_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">BDMA_Channel_TypeDef</a></li>
<li>CPICNT&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga29ca657c77928334be08a2e6555be950">DWT_Type</a></li>
<li>CPOL&#160;:&#160;<a class="el" href="struct_i2_s___init_type_def.html#a816478ce3c6267bc9f66be53517dec36">I2S_InitTypeDef</a></li>
<li>CPPWR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6236035fc90059a599910d9cb9299ff0">SCnSCB_Type</a></li>
<li>CPSM&#160;:&#160;<a class="el" href="struct_s_d_m_m_c___cmd_init_type_def.html#a5ad3eeff3271020673d95019e57089ca">SDMMC_CmdInitTypeDef</a></li>
<li>CPSR&#160;:&#160;<a class="el" href="struct_l_t_d_c___type_def.html#a140588a82bafbf0bf0c983111aadb351">LTDC_TypeDef</a></li>
<li>CPT1xCR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">HRTIM_Timerx_TypeDef</a></li>
<li>CPT1xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">HRTIM_Timerx_TypeDef</a></li>
<li>CPT2xCR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">HRTIM_Timerx_TypeDef</a></li>
<li>CPT2xR&#160;:&#160;<a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">HRTIM_Timerx_TypeDef</a></li>
<li>CPUCR&#160;:&#160;<a class="el" href="struct_p_w_r___type_def.html#a51d8f3bda8737e3dd4dcec2f24b5cdc7">PWR_TypeDef</a></li>
<li>CPUID&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadbf8292503748ba6421a523bdee6819d">SCB_Type</a></li>
<li>CR&#160;:&#160;<a class="el" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef</a>, <a class="el" href="struct_c_e_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CEC_TypeDef</a>, <a class="el" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef</a>, <a class="el" href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRS_TypeDef</a>, <a class="el" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef</a>, <a class="el" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef</a>, <a class="el" href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DCMI_TypeDef</a>, <a class="el" href="struct_d_l_y_b___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DLYB_TypeDef</a>, <a class="el" href="struct_d_m_a2_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA2D_TypeDef</a>, <a class="el" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef</a>, <a class="el" href="struct_h_s_e_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">HSEM_TypeDef</a>, <a class="el" href="struct_j_p_e_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">JPEG_TypeDef</a>, <a class="el" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef</a>, <a class="el" href="struct_l_t_d_c___layer___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LTDC_Layer_TypeDef</a>, <a class="el" href="struct_m_d_i_o_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">MDIOS_TypeDef</a>, <a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">QUADSPI_TypeDef</a>, <a class="el" href="struct_r_a_m_e_c_c___monitor_type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RAMECC_MonitorTypeDef</a>, <a class="el" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef</a>, <a class="el" href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RNG_TypeDef</a>, <a class="el" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef</a>, <a class="el" href="struct_s_p_d_i_f_r_x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">SPDIFRX_TypeDef</a>, <a class="el" href="struct_s_w_p_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">SWPMI_TypeDef</a>, <a class="el" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef</a></li>
<li>CR1&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#ab0ec7102960640751d44e92ddac994f0">FLASH_TypeDef</a>, <a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">HRTIM_Common_TypeDef</a>, <a class="el" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef</a>, <a class="el" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">PWR_TypeDef</a>, <a class="el" href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">SAI_Block_TypeDef</a>, <a class="el" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef</a>, <a class="el" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef</a>, <a class="el" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef</a></li>
<li>CR2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#afdfa307571967afb1d97943e982b6586">FLASH_TypeDef</a>, <a class="el" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">HRTIM_Common_TypeDef</a>, <a class="el" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef</a>, <a class="el" href="struct_p_w_r___type_def.html#afdfa307571967afb1d97943e982b6586">PWR_TypeDef</a>, <a class="el" href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">SAI_Block_TypeDef</a>, <a class="el" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef</a>, <a class="el" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef</a>, <a class="el" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef</a></li>
<li>CR3&#160;:&#160;<a class="el" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">PWR_TypeDef</a>, <a class="el" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef</a></li>
<li>CRCCalculation&#160;:&#160;<a class="el" href="struct_s_p_i___init_type_def.html#a9d334a47c34b01cbfa55ff66cfc1e0ce">SPI_InitTypeDef</a></li>
<li>CRCCR1&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#ac2b528bbec2d6ba52aef5b9871bb3e0f">FLASH_TypeDef</a></li>
<li>CRCCR2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#a40406a37946612091f8cd64a0f1cb78a">FLASH_TypeDef</a></li>
<li>CRCDATA&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#a4d47979ef13d91bca25bb23a565cb7f2">FLASH_TypeDef</a></li>
<li>CRCDATA2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#ac3a1629fef48754cc79f90cca5f1e919">FLASH_TypeDef</a></li>
<li>CRCEADD1&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#adf1d37baa22bca81fb368f32f1e595ab">FLASH_TypeDef</a></li>
<li>CRCEADD2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#a1a1f431d352d3284bd9d7513ea87a800">FLASH_TypeDef</a></li>
<li>CRCEndAddr&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___c_r_c_init_type_def.html#ab45ad25f6b808b704580598ed8547350">FLASH_CRCInitTypeDef</a></li>
<li>CRCLength&#160;:&#160;<a class="el" href="struct_s_p_i___init_type_def.html#aba709d1ebebac9b3385fb61d6eeb79a2">SPI_InitTypeDef</a></li>
<li>CRCPOLY&#160;:&#160;<a class="el" href="struct_s_p_i___type_def.html#ab31a7d95808ec5d53570eaaffd4f25f7">SPI_TypeDef</a></li>
<li>CRCPolynomial&#160;:&#160;<a class="el" href="struct_s_p_i___init_type_def.html#a48aef59cfd7bf0262b1ad993fef2fc7b">SPI_InitTypeDef</a></li>
<li>CRCSADD1&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#acfb456a72aed5b4d6dd011db37659af1">FLASH_TypeDef</a></li>
<li>CRCSADD2&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___type_def.html#ab15dca145bdb8a6083fcaf12de54c100">FLASH_TypeDef</a></li>
<li>CRCSize&#160;:&#160;<a class="el" href="struct_____s_p_i___handle_type_def.html#a752c564d700e8da6d94c705629d204aa">__SPI_HandleTypeDef</a></li>
<li>CRCStartAddr&#160;:&#160;<a class="el" href="struct_f_l_a_s_h___c_r_c_init_type_def.html#a1f219c3986491745c63c12353910372a">FLASH_CRCInitTypeDef</a></li>
<li>CRDFR&#160;:&#160;<a class="el" href="struct_m_d_i_o_s___type_def.html#a83073629d122d6404c58554f31854a19">MDIOS_TypeDef</a></li>
<li>CREL&#160;:&#160;<a class="el" href="struct_f_d_c_a_n___clock_calibration_unit___type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">FDCAN_ClockCalibrationUnit_TypeDef</a>, <a class="el" href="struct_f_d_c_a_n___global_type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">FDCAN_GlobalTypeDef</a></li>
<li>CRRCR&#160;:&#160;<a class="el" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">RCC_TypeDef</a></li>
<li>CSAR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#af9ab99d74989193a551ecdde079dc3dd">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#af9ab99d74989193a551ecdde079dc3dd">MDMA_LinkNodeTypeDef</a></li>
<li>CSD&#160;:&#160;<a class="el" href="struct_s_d___handle_type_def.html#a774ce1143c2ac7afc5a84733048fade4">SD_HandleTypeDef</a></li>
<li>CSD_CRC&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a968b8c76e4ae26e87286f65a4e44c219">HAL_SD_CardCSDTypeDef</a></li>
<li>CSDStruct&#160;:&#160;<a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#ab71cf877b69f0cd4a69b64ccedff9c07">HAL_SD_CardCSDTypeDef</a></li>
<li>CSICalibrationValue&#160;:&#160;<a class="el" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">RCC_OscInitTypeDef</a></li>
<li>CSICFGR&#160;:&#160;<a class="el" href="struct_r_c_c___type_def.html#a509735dee2d83416e04377cc67446fd1">RCC_TypeDef</a></li>
<li>CSIState&#160;:&#160;<a class="el" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">RCC_OscInitTypeDef</a></li>
<li>csize&#160;:&#160;<a class="el" href="struct_f_a_t_f_s.html#ad50489f384526d830c4cf55c024d0653">FATFS</a></li>
<li>CSPSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabf4a378b17278d98d2a5f9315fce7a5e">TPI_Type</a></li>
<li>CSR&#160;:&#160;<a class="el" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef</a>, <a class="el" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">DMAMUX_ChannelStatus_TypeDef</a>, <a class="el" href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">OPAMP_TypeDef</a>, <a class="el" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef</a>, <a class="el" href="struct_s_p_d_i_f_r_x___type_def.html#a876dd0a8546697065f406b7543e27af2">SPDIFRX_TypeDef</a>, <a class="el" href="struct_v_r_e_f_b_u_f___type_def.html#a876dd0a8546697065f406b7543e27af2">VREFBUF_TypeDef</a></li>
<li>CSR1&#160;:&#160;<a class="el" href="struct_p_w_r___type_def.html#a743fb9759e3349e312150ee396492a93">PWR_TypeDef</a></li>
<li>CSSELR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae627674bc3ccfc2d67caccfc1f4ea4ed">SCB_Type</a></li>
<li>CSTAT&#160;:&#160;<a class="el" href="struct_f_d_c_a_n___clock_calibration_unit___type_def.html#aa624efe0582ddc63ceeba64ee59dbca8">FDCAN_ClockCalibrationUnit_TypeDef</a></li>
<li>CTBR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#a86258fe5b0e7c64535b693d7f9d5fdcf">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#a86258fe5b0e7c64535b693d7f9d5fdcf">MDMA_LinkNodeTypeDef</a></li>
<li>CTCR&#160;:&#160;<a class="el" href="struct_m_d_m_a___channel___type_def.html#a5cde523b810fab496eb0619abc06764d">MDMA_Channel_TypeDef</a>, <a class="el" href="struct_m_d_m_a___link_node_type_def.html#a5cde523b810fab496eb0619abc06764d">MDMA_LinkNodeTypeDef</a></li>
<li>CTR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaad937861e203bb05ae22c4369c458561">SCB_Type</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac81efc171e9852a36caeb47122bfec5b">DWT_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac81efc171e9852a36caeb47122bfec5b">SysTick_Type</a></li>
<li>CWD&#160;:&#160;<a class="el" href="struct_f_d_c_a_n___clock_calibration_unit___type_def.html#aabdedcb357bbb8d99cb18ee8dd6c2feb">FDCAN_ClockCalibrationUnit_TypeDef</a></li>
<li>CWRFR&#160;:&#160;<a class="el" href="struct_m_d_i_o_s___type_def.html#aae79f74cf4e9dc17a0217d2871d8d19d">MDIOS_TypeDef</a></li>
<li>CWSIZER&#160;:&#160;<a class="el" href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">DCMI_TypeDef</a></li>
<li>CWSTRTR&#160;:&#160;<a class="el" href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">DCMI_TypeDef</a></li>
<li>CYCCNT&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga14822f5ad3426799332ac537d9293f3c">DWT_Type</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
