# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.6.srcs/sources_1/new/sumatorElementar.vhd" \
"../../../../project_4.6.srcs/sources_1/new/inmultireMatriceala.vhd" \
"../../../../project_4.6.srcs/sim_1/new/inmultireMatriceala_tb.vhd" \

# Do not sort compile order
nosort
