--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab4dpath.twx lab4dpath.ncd -o lab4dpath.twr lab4dpath.pcf

Design file:              lab4dpath.ncd
Physical constraint file: lab4dpath.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x1<0>       |   -0.036(R)|    1.409(R)|clk_BUFGP         |   0.000|
x1<1>       |    0.184(R)|    1.234(R)|clk_BUFGP         |   0.000|
x1<2>       |    0.511(R)|    0.972(R)|clk_BUFGP         |   0.000|
x1<3>       |    0.006(R)|    1.376(R)|clk_BUFGP         |   0.000|
x1<4>       |    0.030(R)|    1.357(R)|clk_BUFGP         |   0.000|
x1<5>       |    0.441(R)|    1.029(R)|clk_BUFGP         |   0.000|
x1<6>       |    0.520(R)|    0.965(R)|clk_BUFGP         |   0.000|
x1<7>       |    0.322(R)|    1.123(R)|clk_BUFGP         |   0.000|
x1<8>       |    0.522(R)|    0.963(R)|clk_BUFGP         |   0.000|
x1<9>       |    1.046(R)|    0.544(R)|clk_BUFGP         |   0.000|
x2<0>       |   -0.232(R)|    1.564(R)|clk_BUFGP         |   0.000|
x2<1>       |   -0.257(R)|    1.584(R)|clk_BUFGP         |   0.000|
x2<2>       |   -0.228(R)|    1.559(R)|clk_BUFGP         |   0.000|
x2<3>       |   -0.253(R)|    1.579(R)|clk_BUFGP         |   0.000|
x2<4>       |   -0.232(R)|    1.564(R)|clk_BUFGP         |   0.000|
x2<5>       |   -0.257(R)|    1.584(R)|clk_BUFGP         |   0.000|
x2<6>       |   -0.232(R)|    1.564(R)|clk_BUFGP         |   0.000|
x2<7>       |   -0.029(R)|    1.402(R)|clk_BUFGP         |   0.000|
x2<8>       |   -0.007(R)|    1.386(R)|clk_BUFGP         |   0.000|
x2<9>       |   -0.032(R)|    1.406(R)|clk_BUFGP         |   0.000|
x3<0>       |    0.539(R)|    0.943(R)|clk_BUFGP         |   0.000|
x3<1>       |   -0.080(R)|    1.439(R)|clk_BUFGP         |   0.000|
x3<2>       |   -0.022(R)|    1.392(R)|clk_BUFGP         |   0.000|
x3<3>       |   -0.077(R)|    1.436(R)|clk_BUFGP         |   0.000|
x3<4>       |    0.213(R)|    1.205(R)|clk_BUFGP         |   0.000|
x3<5>       |   -0.046(R)|    1.413(R)|clk_BUFGP         |   0.000|
x3<6>       |   -0.028(R)|    1.399(R)|clk_BUFGP         |   0.000|
x3<7>       |   -0.049(R)|    1.416(R)|clk_BUFGP         |   0.000|
x3<8>       |   -0.283(R)|    1.605(R)|clk_BUFGP         |   0.000|
x3<9>       |   -0.064(R)|    1.430(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
y<0>        |    8.989(R)|clk_BUFGP         |   0.000|
y<1>        |    9.343(R)|clk_BUFGP         |   0.000|
y<2>        |    9.392(R)|clk_BUFGP         |   0.000|
y<3>        |    9.771(R)|clk_BUFGP         |   0.000|
y<4>        |    9.229(R)|clk_BUFGP         |   0.000|
y<5>        |    9.841(R)|clk_BUFGP         |   0.000|
y<6>        |    9.663(R)|clk_BUFGP         |   0.000|
y<7>        |    9.770(R)|clk_BUFGP         |   0.000|
y<8>        |    9.468(R)|clk_BUFGP         |   0.000|
y<9>        |   10.047(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.165|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 26 15:47:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



