# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -onfinish stop -gui work.top_tb +notimingchecks
# vsim -onfinish stop -gui work.top_tb "+notimingchecks" 
# Start time: 20:23:49 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
run -all
# 
# Done
# 
# DM['h9000] = xxxxxxxx, pass
# DM['h9004] = xxxxxxxx, pass
# DM['h9008] = xxxxxxxx, pass
# DM['h900c] = xxxxxxxx, pass
# DM['h9010] = xxxxxxxx, pass
# DM['h9014] = xxxxxxxx, pass
# DM['h9018] = xxxxxxxx, pass
# DM['h901c] = xxxxxxxx, pass
# DM['h9020] = xxxxxxxx, pass
# DM['h9024] = xxxxxxxx, pass
# DM['h9028] = xxxxxxxx, pass
# DM['h902c] = xxxxxxxx, pass
# DM['h9030] = xxxxxxxx, pass
# DM['h9034] = xxxxxxxx, pass
# DM['h9038] = xxxxxxxx, pass
# DM['h903c] = xxxxxxxx, pass
# DM['h9040] = xxxxxxxx, pass
# DM['h9044] = xxxxxxxx, pass
# DM['h9048] = xxxxxxxx, pass
# DM['h904c] = xxxxxxxx, pass
# DM['h9050] = xxxxxxxx, pass
# DM['h9054] = xxxxxxxx, pass
# DM['h9058] = xxxxxxxx, pass
# DM['h905c] = xxxxxxxx, pass
# DM['h9060] = xxxxxxxx, pass
# DM['h9064] = xxxxxxxx, pass
# DM['h9068] = xxxxxxxx, pass
# DM['h906c] = xxxxxxxx, pass
# DM['h9070] = xxxxxxxx, pass
# DM['h9074] = xxxxxxxx, pass
# DM['h9078] = 00000000, expect = 56780000
# DM['h907c] = 00000000, expect = 78000000
# DM['h9080] = 00000000, expect = 00005678
# DM['h9084] = 00000000, expect = 00000078
# DM['h9088] = xxxxxxxx, pass
# DM['h908c] = xxxxxxxx, pass
# DM['h9090] = xxxxxxxx, pass
# DM['h9094] = xxxxxxxx, pass
# DM['h9098] = xxxxxxxx, pass
# DM['h909c] = xxxxxxxx, pass
# DM['h90a0] = xxxxxxxx, pass
# DM['h90a4] = xxxxxxxx, pass
# DM['h90a8] = xxxxxxxx, pass
# DM['h90ac] = xxxxxxxx, pass
# DM['h90b0] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
add wave -position end sim:/top_tb/CPU/Dcache/*
add wave -position 0 sim:/top_tb/CPU/t1/CT/*
run -all
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(156)
#    Time: 30 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 156
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# DM['h9000] = xxxxxxxx, pass
# DM['h9004] = xxxxxxxx, pass
# DM['h9008] = xxxxxxxx, pass
# DM['h900c] = xxxxxxxx, pass
# DM['h9010] = xxxxxxxx, pass
# DM['h9014] = xxxxxxxx, pass
# DM['h9018] = xxxxxxxx, pass
# DM['h901c] = xxxxxxxx, pass
# DM['h9020] = xxxxxxxx, pass
# DM['h9024] = xxxxxxxx, pass
# DM['h9028] = xxxxxxxx, pass
# DM['h902c] = xxxxxxxx, pass
# DM['h9030] = xxxxxxxx, pass
# DM['h9034] = xxxxxxxx, pass
# DM['h9038] = xxxxxxxx, pass
# DM['h903c] = xxxxxxxx, pass
# DM['h9040] = xxxxxxxx, pass
# DM['h9044] = xxxxxxxx, pass
# DM['h9048] = xxxxxxxx, pass
# DM['h904c] = xxxxxxxx, pass
# DM['h9050] = xxxxxxxx, pass
# DM['h9054] = xxxxxxxx, pass
# DM['h9058] = xxxxxxxx, pass
# DM['h905c] = xxxxxxxx, pass
# DM['h9060] = xxxxxxxx, pass
# DM['h9064] = xxxxxxxx, pass
# DM['h9068] = xxxxxxxx, pass
# DM['h906c] = xxxxxxxx, pass
# DM['h9070] = xxxxxxxx, pass
# DM['h9074] = xxxxxxxx, pass
# DM['h9078] = 00000000, expect = 56780000
# DM['h907c] = 00000000, expect = 78000000
# DM['h9080] = 00000000, expect = 00005678
# DM['h9084] = 00000000, expect = 00000078
# DM['h9088] = xxxxxxxx, pass
# DM['h908c] = xxxxxxxx, pass
# DM['h9090] = xxxxxxxx, pass
# DM['h9094] = xxxxxxxx, pass
# DM['h9098] = xxxxxxxx, pass
# DM['h909c] = xxxxxxxx, pass
# DM['h90a0] = xxxxxxxx, pass
# DM['h90a4] = xxxxxxxx, pass
# DM['h90a8] = xxxxxxxx, pass
# DM['h90ac] = xxxxxxxx, pass
# DM['h90b0] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
add wave -position end  /top_tb/CPU/Dcache/mem1
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# DM['h9000] = xxxxxxxx, pass
# DM['h9004] = xxxxxxxx, pass
# DM['h9008] = xxxxxxxx, pass
# DM['h900c] = xxxxxxxx, pass
# DM['h9010] = xxxxxxxx, pass
# DM['h9014] = xxxxxxxx, pass
# DM['h9018] = xxxxxxxx, pass
# DM['h901c] = xxxxxxxx, pass
# DM['h9020] = xxxxxxxx, pass
# DM['h9024] = xxxxxxxx, pass
# DM['h9028] = xxxxxxxx, pass
# DM['h902c] = xxxxxxxx, pass
# DM['h9030] = xxxxxxxx, pass
# DM['h9034] = xxxxxxxx, pass
# DM['h9038] = xxxxxxxx, pass
# DM['h903c] = xxxxxxxx, pass
# DM['h9040] = xxxxxxxx, pass
# DM['h9044] = xxxxxxxx, pass
# DM['h9048] = xxxxxxxx, pass
# DM['h904c] = xxxxxxxx, pass
# DM['h9050] = xxxxxxxx, pass
# DM['h9054] = xxxxxxxx, pass
# DM['h9058] = xxxxxxxx, pass
# DM['h905c] = xxxxxxxx, pass
# DM['h9060] = xxxxxxxx, pass
# DM['h9064] = xxxxxxxx, pass
# DM['h9068] = xxxxxxxx, pass
# DM['h906c] = xxxxxxxx, pass
# DM['h9070] = xxxxxxxx, pass
# DM['h9074] = xxxxxxxx, pass
# DM['h9078] = 00000000, expect = 56780000
# DM['h907c] = 00000000, expect = 78000000
# DM['h9080] = 00000000, expect = 00005678
# DM['h9084] = 00000000, expect = 00000078
# DM['h9088] = xxxxxxxx, pass
# DM['h908c] = xxxxxxxx, pass
# DM['h9090] = xxxxxxxx, pass
# DM['h9094] = xxxxxxxx, pass
# DM['h9098] = xxxxxxxx, pass
# DM['h909c] = xxxxxxxx, pass
# DM['h90a0] = xxxxxxxx, pass
# DM['h90a4] = xxxxxxxx, pass
# DM['h90a8] = xxxxxxxx, pass
# DM['h90ac] = xxxxxxxx, pass
# DM['h90b0] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000000, dm2['h0000] = 00000000, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8, dm2['h0001] = 00000000, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000000, dm2['h0002] = 00000000, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001, dm2['h0003] = 00000000, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000000, dm2['h0004] = 00000000, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878, dm2['h0005] = 00000000, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 00000000, dm2['h0006] = 00000000, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003, dm2['h0007] = 00000000, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = 00000000, dm2['h0008] = 00000000, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070, dm2['h0009] = 00000000, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = xxxxxxxx, dm2['h000a] = 00000000, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = 00000000, dm2['h000b] = 00000000, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = 00000000, dm2['h000c] = 00000000, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000xx, dm2['h000d] = 00000000, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 00000000, dm2['h000e] = 00000000, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000000, dm2['h000f] = 00000000, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004, dm2['h0010] = 00000000, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000000, dm2['h0011] = 00000000, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6, dm2['h0012] = 00000000, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000000, dm2['h0013] = 00000000, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8, dm2['h0014] = 00000000, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 00000000, dm2['h0015] = 00000000, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38, dm2['h0016] = 00000000, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = 00000000, dm2['h0017] = 00000000, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000, dm2['h0018] = 00000000, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678, dm2['h0019] = 00000000, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 00000000, dm2['h001a] = 00000000, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000000, dm2['h001b] = 00000000, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0, dm2['h001c] = 00000000, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 00000000, dm2['h001d] = 00000000, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00000000, dm2['h001e] = 00000000, M['h9078] = 00000000, expect = 56780000
# dm1['h001f] = 00000000, dm2['h001f] = 00000000, M['h907c] = 00000000, expect = 78000000
# dm1['h0020] = 00000000, dm2['h0020] = 00000000, M['h9080] = 00000000, expect = 00005678
# dm1['h0021] = 00000000, dm2['h0021] = 00000000, M['h9084] = 00000000, expect = 00000078
# dm1['h0022] = 00000000, dm2['h0022] = 00000000, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 00000000, dm2['h0023] = 00000000, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = 00000000, dm2['h0024] = 00000000, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000, dm2['h0025] = 00000000, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = 00000000, dm2['h0026] = 00000000, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000, dm2['h0027] = 00000000, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = 00000000, dm2['h0028] = 00000000, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000, dm2['h0029] = 00000000, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 00000000, dm2['h002a] = 00000000, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000, dm2['h002b] = 00000000, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = 00000000, dm2['h002c] = 00000000, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(123)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 123
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000000, dm2['h0000] = 00000000, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8, dm2['h0001] = 00000000, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000000, dm2['h0002] = 00000000, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001, dm2['h0003] = 00000000, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000000, dm2['h0004] = 00000000, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878, dm2['h0005] = 00000000, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 00000000, dm2['h0006] = 00000000, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003, dm2['h0007] = 00000000, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = 00000000, dm2['h0008] = 00000000, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070, dm2['h0009] = 00000000, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = xxxxxxxx, dm2['h000a] = 00000000, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = 00000000, dm2['h000b] = 00000000, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = 00000000, dm2['h000c] = 00000000, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000xx, dm2['h000d] = 00000000, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 00000000, dm2['h000e] = 00000000, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000000, dm2['h000f] = 00000000, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004, dm2['h0010] = 00000000, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000000, dm2['h0011] = 00000000, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6, dm2['h0012] = 00000000, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000000, dm2['h0013] = 00000000, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8, dm2['h0014] = 00000000, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 00000000, dm2['h0015] = 00000000, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38, dm2['h0016] = 00000000, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = 00000000, dm2['h0017] = 00000000, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000, dm2['h0018] = 00000000, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678, dm2['h0019] = 00000000, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 00000000, dm2['h001a] = 00000000, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000000, dm2['h001b] = 00000000, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0, dm2['h001c] = 00000000, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 00000000, dm2['h001d] = 00000000, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00000000, dm2['h001e] = 00000000, M['h9078] = 00000000, expect = 56780000
# dm1['h001f] = 00000000, dm2['h001f] = 00000000, M['h907c] = 00000000, expect = 78000000
# dm1['h0020] = 00000000, dm2['h0020] = 00000000, M['h9080] = 00000000, expect = 00005678
# dm1['h0021] = 00000000, dm2['h0021] = 00000000, M['h9084] = 00000000, expect = 00000078
# dm1['h0022] = 00000000, dm2['h0022] = 00000000, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 00000000, dm2['h0023] = 00000000, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = 00000000, dm2['h0024] = 00000000, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000, dm2['h0025] = 00000000, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = 00000000, dm2['h0026] = 00000000, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000, dm2['h0027] = 00000000, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = 00000000, dm2['h0028] = 00000000, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000, dm2['h0029] = 00000000, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 00000000, dm2['h002a] = 00000000, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000, dm2['h002b] = 00000000, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = 00000000, dm2['h002c] = 00000000, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(130)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 130
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv failed with 6 errors.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 1 failed with 6 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000000, dm2['h0000] = 00000000, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8, dm2['h0001] = 00000000, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000000, dm2['h0002] = 00000000, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001, dm2['h0003] = 00000000, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000000, dm2['h0004] = 00000000, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878, dm2['h0005] = 00000000, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 00000000, dm2['h0006] = 00000000, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003, dm2['h0007] = 00000000, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = 00000000, dm2['h0008] = 00000000, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070, dm2['h0009] = 00000000, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = xxxxxxxx, dm2['h000a] = 00000000, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = 00000000, dm2['h000b] = 00000000, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = 00000000, dm2['h000c] = 00000000, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000xx, dm2['h000d] = 00000000, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 00000000, dm2['h000e] = 00000000, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000000, dm2['h000f] = 00000000, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004, dm2['h0010] = 00000000, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000000, dm2['h0011] = 00000000, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6, dm2['h0012] = 00000000, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000000, dm2['h0013] = 00000000, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8, dm2['h0014] = 00000000, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 00000000, dm2['h0015] = 00000000, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38, dm2['h0016] = 00000000, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = 00000000, dm2['h0017] = 00000000, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000, dm2['h0018] = 00000000, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678, dm2['h0019] = 00000000, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 00000000, dm2['h001a] = 00000000, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000000, dm2['h001b] = 00000000, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0, dm2['h001c] = 00000000, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 00000000, dm2['h001d] = 00000000, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00000000, dm2['h001e] = 00000000, M['h9078] = 00000000, expect = 56780000
# dm1['h001f] = 00000000, dm2['h001f] = 00000000, M['h907c] = 00000000, expect = 78000000
# dm1['h0020] = 00000000, dm2['h0020] = 00000000, M['h9080] = 00000000, expect = 00005678
# dm1['h0021] = 00000000, dm2['h0021] = 00000000, M['h9084] = 00000000, expect = 00000078
# dm1['h0022] = 00000000, dm2['h0022] = 00000000, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 00000000, dm2['h0023] = 00000000, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = 00000000, dm2['h0024] = 00000000, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000, dm2['h0025] = 00000000, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = 00000000, dm2['h0026] = 00000000, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000, dm2['h0027] = 00000000, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = 00000000, dm2['h0028] = 00000000, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000, dm2['h0029] = 00000000, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 00000000, dm2['h002a] = 00000000, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000, dm2['h002b] = 00000000, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = 00000000, dm2['h002c] = 00000000, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(130)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 130
add wave -position end sim:/top_tb/CPU/t1/*
add wave -position 59 sim:/top_tb/CPU/Dcache/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000000, dm2['h0000] = 00000000, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8, dm2['h0001] = 00000000, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000000, dm2['h0002] = 00000000, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001, dm2['h0003] = 00000000, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000000, dm2['h0004] = 00000000, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878, dm2['h0005] = 00000000, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 00000000, dm2['h0006] = 00000000, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003, dm2['h0007] = 00000000, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = 00000000, dm2['h0008] = 00000000, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070, dm2['h0009] = 00000000, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = xxxxxxxx, dm2['h000a] = 00000000, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = 00000000, dm2['h000b] = 00000000, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = 00000000, dm2['h000c] = 00000000, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000xx, dm2['h000d] = 00000000, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 00000000, dm2['h000e] = 00000000, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000000, dm2['h000f] = 00000000, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004, dm2['h0010] = 00000000, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000000, dm2['h0011] = 00000000, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6, dm2['h0012] = 00000000, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000000, dm2['h0013] = 00000000, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8, dm2['h0014] = 00000000, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 00000000, dm2['h0015] = 00000000, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38, dm2['h0016] = 00000000, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = 00000000, dm2['h0017] = 00000000, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000, dm2['h0018] = 00000000, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678, dm2['h0019] = 00000000, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 00000000, dm2['h001a] = 00000000, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000000, dm2['h001b] = 00000000, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0, dm2['h001c] = 00000000, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 00000000, dm2['h001d] = 00000000, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00000000, dm2['h001e] = 00000000, M['h9078] = 00000000, expect = 56780000
# dm1['h001f] = 00000000, dm2['h001f] = 00000000, M['h907c] = 00000000, expect = 78000000
# dm1['h0020] = 00000000, dm2['h0020] = 00000000, M['h9080] = 00000000, expect = 00005678
# dm1['h0021] = 00000000, dm2['h0021] = 00000000, M['h9084] = 00000000, expect = 00000078
# dm1['h0022] = 00000000, dm2['h0022] = 00000000, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 00000000, dm2['h0023] = 00000000, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = 00000000, dm2['h0024] = 00000000, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000, dm2['h0025] = 00000000, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = 00000000, dm2['h0026] = 00000000, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000, dm2['h0027] = 00000000, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = 00000000, dm2['h0028] = 00000000, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000, dm2['h0029] = 00000000, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 00000000, dm2['h002a] = 00000000, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000, dm2['h002b] = 00000000, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = 00000000, dm2['h002c] = 00000000, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           4 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(130)
#    Time: 6930 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 130
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0, dm2['h0000] = 66666666, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8, dm2['h0001] = 00000000, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000008, dm2['h0002] = 00000000, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001, dm2['h0003] = 00000000, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000001, dm2['h0004] = 00000000, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878, dm2['h0005] = 00000000, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 000091a2, dm2['h0006] = 00000000, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003, dm2['h0007] = 00000000, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = fefcfefd, dm2['h0008] = 00000000, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070, dm2['h0009] = 00000000, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = cccccccc, dm2['h000a] = 00000000, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = ffffffcc, dm2['h000b] = 00000000, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = ffffcccc, dm2['h000c] = 00000000, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000cc, dm2['h000d] = 00000000, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 0000cccc, dm2['h000e] = 00000000, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000d9d, dm2['h000f] = 00000000, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004, dm2['h0010] = 00000000, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000003, dm2['h0011] = 00000000, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6, dm2['h0012] = 00000000, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000ec6, dm2['h0013] = 00000000, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8, dm2['h0014] = 00000000, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 5dbf9f00, dm2['h0015] = 00000000, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38, dm2['h0016] = 00000000, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = fa2817b7, dm2['h0017] = 00000000, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000, dm2['h0018] = 00000000, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678, dm2['h0019] = 00000000, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 0000f000, dm2['h001a] = 00000000, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000f00, dm2['h001b] = 00000000, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0, dm2['h001c] = 00000000, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 0000000f, dm2['h001d] = 00000000, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00005678, dm2['h001e] = 00000000, M['h9078] = 00000000, expect = 56780000
# dm1['h001f] = 00000078, dm2['h001f] = 00000000, M['h907c] = 00000000, expect = 78000000
# dm1['h0020] = 00005678, dm2['h0020] = 00000000, M['h9080] = 00000000, expect = 00005678
# dm1['h0021] = 00000078, dm2['h0021] = 00000000, M['h9084] = 00000000, expect = 00000078
# dm1['h0022] = 12345678, dm2['h0022] = 00000000, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 000056f0, dm2['h0023] = 00000000, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000, dm2['h0024] = 00000000, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000, dm2['h0025] = 00000000, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = fffff000, dm2['h0026] = 00000000, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000, dm2['h0027] = 00000000, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = fffff000, dm2['h0028] = 00000000, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000, dm2['h0029] = 00000000, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 13579d7c, dm2['h002a] = 00000000, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000, dm2['h002b] = 00000000, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = fffff004, dm2['h002c] = 00000000, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           2 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(170)
#    Time: 30 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 170
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003, dm2['h0000] = 00000000, M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022, dm2['h0001] = 00000001, M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001, dm2['h0002] = 00000013, M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003, dm2['h0003] = 0000001d, M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000, dm2['h0004] = 00000003, M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001, dm2['h0005] = 00000006, M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001, dm2['h0006] = 00000008, M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003, dm2['h0007] = 0000000a, M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003, dm2['h0008] = 0000000a, M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006, dm2['h0009] = 0000000b, M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008, dm2['h000a] = 0000000c, M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a, dm2['h000b] = 0000000f, M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a, dm2['h000c] = 00000010, M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b, dm2['h000d] = 00000012, M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c, dm2['h000e] = 00000012, M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f, dm2['h000f] = 00000017, M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010, dm2['h0010] = 00000017, M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012, dm2['h0011] = 00000017, M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012, dm2['h0012] = 00000018, M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017, dm2['h0013] = 0000001b, M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017, dm2['h0014] = 0000001e, M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017, dm2['h0015] = 00000025, M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018, dm2['h0016] = 00000025, M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b, dm2['h0017] = 00000026, M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e, dm2['h0018] = 00000027, M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025, dm2['h0019] = 00000028, M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025, dm2['h001a] = 00000028, M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026, dm2['h001b] = 00000029, M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027, dm2['h001c] = 0000002b, M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028, dm2['h001d] = 0000002d, M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028, dm2['h001e] = 0000002d, M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029, dm2['h001f] = 0000002e, M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b, dm2['h0020] = 0000002f, M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d, dm2['h0021] = 00000031, M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d, dm2['h0022] = ffffffce, M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e, dm2['h0023] = ffffffce, M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f, dm2['h0024] = ffffffd1, M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031, dm2['h0025] = ffffffd1, M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce, dm2['h0026] = ffffffd2, M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce, dm2['h0027] = ffffffe2, M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1, dm2['h0028] = ffffffe9, M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1, dm2['h0029] = ffffffea, M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2, dm2['h002a] = ffffffeb, M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2, dm2['h002b] = ffffffed, M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9, dm2['h002c] = ffffffef, M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea, dm2['h002d] = fffffff3, M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb, dm2['h002e] = fffffff7, M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed, dm2['h002f] = fffffffa, M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef, dm2['h0030] = fffffffa, M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3, dm2['h0031] = fffffffd, M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7, dm2['h0032] = fffffffe, M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa, dm2['h0033] = ffffffff, M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa, dm2['h0034] = 00000000, M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd, dm2['h0035] = ffffffcf, M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe, dm2['h0036] = ffffffd2, M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff, dm2['h0037] = ffffffd2, M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000, dm2['h0038] = ffffffd4, M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf, dm2['h0039] = ffffffd5, M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2, dm2['h003a] = ffffffd6, M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2, dm2['h003b] = ffffffdb, M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4, dm2['h003c] = ffffffe3, M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5, dm2['h003d] = ffffffe3, M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6, dm2['h003e] = ffffffe8, M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb, dm2['h003f] = ffffffe9, M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3, dm2['h0040] = ffffffee, M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3, dm2['h0041] = ffffffee, M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8, dm2['h0042] = ffffffee, M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9, dm2['h0043] = ffffffef, M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee, dm2['h0044] = fffffff0, M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee, dm2['h0045] = fffffffe, M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee, dm2['h0046] = 00000000, M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef, dm2['h0047] = 00000000, M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0, dm2['h0048] = 00000000, M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe, dm2['h0049] = 00000003, M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000, dm2['h004a] = 00000009, M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000, dm2['h004b] = 0000000f, M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000, dm2['h004c] = 00000013, M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003, dm2['h004d] = 00000016, M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009, dm2['h004e] = 00000017, M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f, dm2['h004f] = 00000017, M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013, dm2['h0050] = 00000023, M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016, dm2['h0051] = 0000002e, M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v failed with 2 errors.
# Compile of dcache.v was successful.
# 24 compiles, 1 failed with 2 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354400 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354400 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = 00000000, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = 00000000, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = 00000000, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = 00000000, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(126)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 126
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0 | dm2['h0000] = 00000000 dirty1 = 1 | M['h9000] = xxxxxxxx, expect = 00000000
# dm1['h0001] = 00000022 dirty1 = 0 | dm2['h0001] = 00000001 dirty1 = 1 | M['h9004] = xxxxxxxx, expect = 00000001
# dm1['h0002] = 00000001 dirty1 = 1 | dm2['h0002] = 00000013 dirty1 = 0 | M['h9008] = xxxxxxxx, expect = 00000001
# dm1['h0003] = 00000003 dirty1 = 1 | dm2['h0003] = 0000001d dirty1 = 0 | M['h900c] = xxxxxxxx, expect = 00000003
# dm1['h0004] = 00000000 dirty1 = 1 | dm2['h0004] = 00000003 dirty1 = 1 | M['h9010] = xxxxxxxx, expect = 00000003
# dm1['h0005] = 00000001 dirty1 = 1 | dm2['h0005] = 00000006 dirty1 = 1 | M['h9014] = xxxxxxxx, expect = 00000006
# dm1['h0006] = 00000001 dirty1 = 1 | dm2['h0006] = 00000008 dirty1 = 1 | M['h9018] = xxxxxxxx, expect = 00000008
# dm1['h0007] = 00000003 dirty1 = 1 | dm2['h0007] = 0000000a dirty1 = 1 | M['h901c] = xxxxxxxx, expect = 0000000a
# dm1['h0008] = 00000003 dirty1 = 1 | dm2['h0008] = 0000000a dirty1 = 1 | M['h9020] = xxxxxxxx, expect = 0000000a
# dm1['h0009] = 00000006 dirty1 = 1 | dm2['h0009] = 0000000b dirty1 = 1 | M['h9024] = xxxxxxxx, expect = 0000000b
# dm1['h000a] = 00000008 dirty1 = 1 | dm2['h000a] = 0000000c dirty1 = 1 | M['h9028] = xxxxxxxx, expect = 0000000c
# dm1['h000b] = 0000000a dirty1 = 1 | dm2['h000b] = 0000000f dirty1 = 1 | M['h902c] = xxxxxxxx, expect = 0000000f
# dm1['h000c] = 0000000a dirty1 = 1 | dm2['h000c] = 00000010 dirty1 = 1 | M['h9030] = xxxxxxxx, expect = 00000010
# dm1['h000d] = 0000000b dirty1 = 1 | dm2['h000d] = 00000012 dirty1 = 1 | M['h9034] = xxxxxxxx, expect = 00000012
# dm1['h000e] = 0000000c dirty1 = 1 | dm2['h000e] = 00000012 dirty1 = 1 | M['h9038] = xxxxxxxx, expect = 00000012
# dm1['h000f] = 0000000f dirty1 = 1 | dm2['h000f] = 00000017 dirty1 = 1 | M['h903c] = xxxxxxxx, expect = 00000017
# dm1['h0010] = 00000010 dirty1 = 1 | dm2['h0010] = 00000017 dirty1 = 1 | M['h9040] = xxxxxxxx, expect = 00000017
# dm1['h0011] = 00000012 dirty1 = 1 | dm2['h0011] = 00000017 dirty1 = 1 | M['h9044] = xxxxxxxx, expect = 00000017
# dm1['h0012] = 00000012 dirty1 = 1 | dm2['h0012] = 00000018 dirty1 = 1 | M['h9048] = xxxxxxxx, expect = 00000018
# dm1['h0013] = 00000017 dirty1 = 1 | dm2['h0013] = 0000001b dirty1 = 1 | M['h904c] = xxxxxxxx, expect = 0000001b
# dm1['h0014] = 00000017 dirty1 = 1 | dm2['h0014] = 0000001e dirty1 = 1 | M['h9050] = xxxxxxxx, expect = 0000001e
# dm1['h0015] = 00000017 dirty1 = 1 | dm2['h0015] = 00000025 dirty1 = 1 | M['h9054] = xxxxxxxx, expect = 00000025
# dm1['h0016] = 00000018 dirty1 = 1 | dm2['h0016] = 00000025 dirty1 = 1 | M['h9058] = xxxxxxxx, expect = 00000025
# dm1['h0017] = 0000001b dirty1 = 1 | dm2['h0017] = 00000026 dirty1 = 1 | M['h905c] = xxxxxxxx, expect = 00000026
# dm1['h0018] = 0000001e dirty1 = 1 | dm2['h0018] = 00000027 dirty1 = 1 | M['h9060] = xxxxxxxx, expect = 00000027
# dm1['h0019] = 00000025 dirty1 = 1 | dm2['h0019] = 00000028 dirty1 = 1 | M['h9064] = xxxxxxxx, expect = 00000028
# dm1['h001a] = 00000025 dirty1 = 1 | dm2['h001a] = 00000028 dirty1 = 1 | M['h9068] = xxxxxxxx, expect = 00000028
# dm1['h001b] = 00000026 dirty1 = 1 | dm2['h001b] = 00000029 dirty1 = 1 | M['h906c] = xxxxxxxx, expect = 00000029
# dm1['h001c] = 00000027 dirty1 = 1 | dm2['h001c] = 0000002b dirty1 = 1 | M['h9070] = xxxxxxxx, expect = 0000002b
# dm1['h001d] = 00000028 dirty1 = 1 | dm2['h001d] = 0000002d dirty1 = 1 | M['h9074] = xxxxxxxx, expect = 0000002d
# dm1['h001e] = 00000028 dirty1 = 1 | dm2['h001e] = 0000002d dirty1 = 1 | M['h9078] = xxxxxxxx, expect = 0000002d
# dm1['h001f] = 00000029 dirty1 = 1 | dm2['h001f] = 0000002e dirty1 = 1 | M['h907c] = xxxxxxxx, expect = 0000002e
# dm1['h0020] = 0000002b dirty1 = 1 | dm2['h0020] = 0000002f dirty1 = 1 | M['h9080] = xxxxxxxx, expect = 0000002f
# dm1['h0021] = 0000002d dirty1 = 1 | dm2['h0021] = 00000031 dirty1 = 1 | M['h9084] = xxxxxxxx, expect = 00000031
# dm1['h0022] = 0000002d dirty1 = 1 | dm2['h0022] = ffffffce dirty1 = 1 | M['h9088] = xxxxxxxx, expect = ffffffce
# dm1['h0023] = 0000002e dirty1 = 1 | dm2['h0023] = ffffffce dirty1 = 1 | M['h908c] = xxxxxxxx, expect = ffffffce
# dm1['h0024] = 0000002f dirty1 = 1 | dm2['h0024] = ffffffd1 dirty1 = 1 | M['h9090] = xxxxxxxx, expect = ffffffd1
# dm1['h0025] = 00000031 dirty1 = 1 | dm2['h0025] = ffffffd1 dirty1 = 1 | M['h9094] = xxxxxxxx, expect = ffffffd1
# dm1['h0026] = ffffffce dirty1 = 1 | dm2['h0026] = ffffffd2 dirty1 = 1 | M['h9098] = xxxxxxxx, expect = ffffffd2
# dm1['h0027] = ffffffce dirty1 = 1 | dm2['h0027] = ffffffe2 dirty1 = 1 | M['h909c] = xxxxxxxx, expect = ffffffe2
# dm1['h0028] = ffffffd1 dirty1 = 1 | dm2['h0028] = ffffffe9 dirty1 = 1 | M['h90a0] = xxxxxxxx, expect = ffffffe9
# dm1['h0029] = ffffffd1 dirty1 = 1 | dm2['h0029] = ffffffea dirty1 = 1 | M['h90a4] = xxxxxxxx, expect = ffffffea
# dm1['h002a] = ffffffd2 dirty1 = 1 | dm2['h002a] = ffffffeb dirty1 = 1 | M['h90a8] = xxxxxxxx, expect = ffffffeb
# dm1['h002b] = ffffffe2 dirty1 = 1 | dm2['h002b] = ffffffed dirty1 = 1 | M['h90ac] = xxxxxxxx, expect = ffffffed
# dm1['h002c] = ffffffe9 dirty1 = 1 | dm2['h002c] = ffffffef dirty1 = 1 | M['h90b0] = xxxxxxxx, expect = ffffffef
# dm1['h002d] = ffffffea dirty1 = 1 | dm2['h002d] = fffffff3 dirty1 = 1 | M['h90b4] = xxxxxxxx, expect = fffffff3
# dm1['h002e] = ffffffeb dirty1 = 1 | dm2['h002e] = fffffff7 dirty1 = 1 | M['h90b8] = xxxxxxxx, expect = fffffff7
# dm1['h002f] = ffffffed dirty1 = 1 | dm2['h002f] = fffffffa dirty1 = 1 | M['h90bc] = xxxxxxxx, expect = fffffffa
# dm1['h0030] = ffffffef dirty1 = 1 | dm2['h0030] = fffffffa dirty1 = 1 | M['h90c0] = xxxxxxxx, expect = fffffffa
# dm1['h0031] = fffffff3 dirty1 = 1 | dm2['h0031] = fffffffd dirty1 = 1 | M['h90c4] = xxxxxxxx, expect = fffffffd
# dm1['h0032] = fffffff7 dirty1 = 1 | dm2['h0032] = fffffffe dirty1 = 1 | M['h90c8] = xxxxxxxx, expect = fffffffe
# dm1['h0033] = fffffffa dirty1 = 1 | dm2['h0033] = ffffffff dirty1 = 1 | M['h90cc] = xxxxxxxx, expect = ffffffff
# dm1['h0034] = fffffffa dirty1 = 1 | dm2['h0034] = 00000000 dirty1 = 1 | M['h90d0] = xxxxxxxx, expect = 00000000
# dm1['h0035] = fffffffd dirty1 = 1 | dm2['h0035] = ffffffcf dirty1 = 1 | M['h90d4] = xxxxxxxx, expect = ffffffcf
# dm1['h0036] = fffffffe dirty1 = 1 | dm2['h0036] = ffffffd2 dirty1 = 1 | M['h90d8] = xxxxxxxx, expect = ffffffd2
# dm1['h0037] = ffffffff dirty1 = 1 | dm2['h0037] = ffffffd2 dirty1 = 1 | M['h90dc] = xxxxxxxx, expect = ffffffd2
# dm1['h0038] = 00000000 dirty1 = 1 | dm2['h0038] = ffffffd4 dirty1 = 1 | M['h90e0] = xxxxxxxx, expect = ffffffd4
# dm1['h0039] = ffffffcf dirty1 = 1 | dm2['h0039] = ffffffd5 dirty1 = 1 | M['h90e4] = xxxxxxxx, expect = ffffffd5
# dm1['h003a] = ffffffd2 dirty1 = 1 | dm2['h003a] = ffffffd6 dirty1 = 1 | M['h90e8] = xxxxxxxx, expect = ffffffd6
# dm1['h003b] = ffffffd2 dirty1 = 1 | dm2['h003b] = ffffffdb dirty1 = 1 | M['h90ec] = xxxxxxxx, expect = ffffffdb
# dm1['h003c] = ffffffd4 dirty1 = 1 | dm2['h003c] = ffffffe3 dirty1 = 1 | M['h90f0] = xxxxxxxx, expect = ffffffe3
# dm1['h003d] = ffffffd5 dirty1 = 1 | dm2['h003d] = ffffffe3 dirty1 = 1 | M['h90f4] = xxxxxxxx, expect = ffffffe3
# dm1['h003e] = ffffffd6 dirty1 = 1 | dm2['h003e] = ffffffe8 dirty1 = 1 | M['h90f8] = xxxxxxxx, expect = ffffffe8
# dm1['h003f] = ffffffdb dirty1 = 1 | dm2['h003f] = ffffffe9 dirty1 = 1 | M['h90fc] = xxxxxxxx, expect = ffffffe9
# dm1['h0040] = ffffffe3 dirty1 = 1 | dm2['h0040] = ffffffee dirty1 = 1 | M['h9100] = xxxxxxxx, expect = ffffffee
# dm1['h0041] = ffffffe3 dirty1 = 1 | dm2['h0041] = ffffffee dirty1 = 1 | M['h9104] = xxxxxxxx, expect = ffffffee
# dm1['h0042] = ffffffe8 dirty1 = 1 | dm2['h0042] = ffffffee dirty1 = 1 | M['h9108] = xxxxxxxx, expect = ffffffee
# dm1['h0043] = ffffffe9 dirty1 = 1 | dm2['h0043] = ffffffef dirty1 = 1 | M['h910c] = xxxxxxxx, expect = ffffffef
# dm1['h0044] = ffffffee dirty1 = 1 | dm2['h0044] = fffffff0 dirty1 = 1 | M['h9110] = xxxxxxxx, expect = fffffff0
# dm1['h0045] = ffffffee dirty1 = 1 | dm2['h0045] = fffffffe dirty1 = 1 | M['h9114] = xxxxxxxx, expect = fffffffe
# dm1['h0046] = ffffffee dirty1 = 1 | dm2['h0046] = 00000000 dirty1 = 1 | M['h9118] = xxxxxxxx, expect = 00000000
# dm1['h0047] = ffffffef dirty1 = 1 | dm2['h0047] = 00000000 dirty1 = 1 | M['h911c] = xxxxxxxx, expect = 00000000
# dm1['h0048] = fffffff0 dirty1 = 1 | dm2['h0048] = 00000000 dirty1 = 1 | M['h9120] = xxxxxxxx, expect = 00000000
# dm1['h0049] = fffffffe dirty1 = 1 | dm2['h0049] = 00000003 dirty1 = 1 | M['h9124] = xxxxxxxx, expect = 00000003
# dm1['h004a] = 00000000 dirty1 = 1 | dm2['h004a] = 00000009 dirty1 = 1 | M['h9128] = xxxxxxxx, expect = 00000009
# dm1['h004b] = 00000000 dirty1 = 1 | dm2['h004b] = 0000000f dirty1 = 1 | M['h912c] = xxxxxxxx, expect = 0000000f
# dm1['h004c] = 00000000 dirty1 = 1 | dm2['h004c] = 00000013 dirty1 = 1 | M['h9130] = xxxxxxxx, expect = 00000013
# dm1['h004d] = 00000003 dirty1 = 1 | dm2['h004d] = 00000016 dirty1 = 1 | M['h9134] = xxxxxxxx, expect = 00000016
# dm1['h004e] = 00000009 dirty1 = 1 | dm2['h004e] = 00000017 dirty1 = 1 | M['h9138] = xxxxxxxx, expect = 00000017
# dm1['h004f] = 0000000f dirty1 = 1 | dm2['h004f] = 00000017 dirty1 = 1 | M['h913c] = xxxxxxxx, expect = 00000017
# dm1['h0050] = 00000013 dirty1 = 1 | dm2['h0050] = 00000023 dirty1 = 1 | M['h9140] = xxxxxxxx, expect = 00000023
# dm1['h0051] = 00000016 dirty1 = 1 | dm2['h0051] = 0000002e dirty1 = 1 | M['h9144] = xxxxxxxx, expect = 0000002e
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(118)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 118
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, expect = 00005678
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, expect = 00000078
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(118)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 118
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, expect = 00005678
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, expect = 00000078
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           3 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(118)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 118
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, pass
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, pass
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, expect = 00005678
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, expect = 00000078
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, pass
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           6 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(124)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 124
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, pass
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, pass
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           3 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(122)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 122
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, pass
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, pass
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, pass
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, pass
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, pass
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, pass
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, pass
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, pass
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, pass
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, pass
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, pass
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, pass
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, pass
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, pass
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, pass
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, pass
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, pass
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, pass
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, pass
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, pass
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, pass
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, pass
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, pass
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, pass
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, pass
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, pass
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, pass
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, pass
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, pass
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, pass
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, pass
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, pass
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, pass
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, pass
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, pass
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, pass
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, pass
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, pass
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, pass
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, pass
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, pass
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           3 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(122)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 122
# A time value could not be extracted from the current line
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, expect = fffffff0
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, expect = fffffff8
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, expect = 00000008
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, expect = 00000001
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, expect = 00000001
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, expect = 78787878
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, expect = 000091a2
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, expect = 00000003
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, expect = fefcfefd
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, expect = 10305070
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, expect = cccccccc
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, expect = ffffffcc
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, expect = ffffcccc
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, expect = 000000cc
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, expect = 0000cccc
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, expect = 00000d9d
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, expect = 00000004
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, expect = 00000003
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, expect = 000001a6
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, expect = 00000ec6
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, expect = 2468b7a8
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, expect = 5dbf9f00
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, expect = 00012b38
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, expect = fa2817b7
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, expect = ff000000
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, expect = 12345678
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, expect = 0000f000
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, expect = 00000f00
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, expect = 000000f0
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, expect = 0000000f
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, expect = 00005678
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, expect = 00000078
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, expect = 12345678
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, expect = fffff000
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, expect = fffff000
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, expect = fffff000
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, expect = fffff000
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, expect = fffff000
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, expect = fffff000
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, expect = 13579d7c
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, expect = 13578000
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, expect = fffff004
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(123)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 123
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = fffffff0 dirty1 = 1, dm2['h0000] = 66666666 dirty1 = 0, M['h9000] = xxxxxxxx, pass
# dm1['h0001] = fffffff8 dirty1 = 1, dm2['h0001] = 00000000 dirty1 = 0, M['h9004] = xxxxxxxx, pass
# dm1['h0002] = 00000008 dirty1 = 1, dm2['h0002] = 00000000 dirty1 = 0, M['h9008] = xxxxxxxx, pass
# dm1['h0003] = 00000001 dirty1 = 1, dm2['h0003] = 00000000 dirty1 = 0, M['h900c] = xxxxxxxx, pass
# dm1['h0004] = 00000001 dirty1 = 1, dm2['h0004] = 00000000 dirty1 = 0, M['h9010] = xxxxxxxx, pass
# dm1['h0005] = 78787878 dirty1 = 1, dm2['h0005] = 00000000 dirty1 = 0, M['h9014] = xxxxxxxx, pass
# dm1['h0006] = 000091a2 dirty1 = 1, dm2['h0006] = 00000000 dirty1 = 0, M['h9018] = xxxxxxxx, pass
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 00000000 dirty1 = 0, M['h901c] = xxxxxxxx, pass
# dm1['h0008] = fefcfefd dirty1 = 1, dm2['h0008] = 00000000 dirty1 = 0, M['h9020] = xxxxxxxx, pass
# dm1['h0009] = 10305070 dirty1 = 1, dm2['h0009] = 00000000 dirty1 = 0, M['h9024] = xxxxxxxx, pass
# dm1['h000a] = cccccccc dirty1 = 1, dm2['h000a] = 00000000 dirty1 = 0, M['h9028] = xxxxxxxx, pass
# dm1['h000b] = ffffffcc dirty1 = 1, dm2['h000b] = 00000000 dirty1 = 0, M['h902c] = xxxxxxxx, pass
# dm1['h000c] = ffffcccc dirty1 = 1, dm2['h000c] = 00000000 dirty1 = 0, M['h9030] = xxxxxxxx, pass
# dm1['h000d] = 000000cc dirty1 = 1, dm2['h000d] = 00000000 dirty1 = 0, M['h9034] = xxxxxxxx, pass
# dm1['h000e] = 0000cccc dirty1 = 1, dm2['h000e] = 00000000 dirty1 = 0, M['h9038] = xxxxxxxx, pass
# dm1['h000f] = 00000d9d dirty1 = 1, dm2['h000f] = 00000000 dirty1 = 0, M['h903c] = xxxxxxxx, pass
# dm1['h0010] = 00000004 dirty1 = 1, dm2['h0010] = 00000000 dirty1 = 0, M['h9040] = xxxxxxxx, pass
# dm1['h0011] = 00000003 dirty1 = 1, dm2['h0011] = 00000000 dirty1 = 0, M['h9044] = xxxxxxxx, pass
# dm1['h0012] = 000001a6 dirty1 = 1, dm2['h0012] = 00000000 dirty1 = 0, M['h9048] = xxxxxxxx, pass
# dm1['h0013] = 00000ec6 dirty1 = 1, dm2['h0013] = 00000000 dirty1 = 0, M['h904c] = xxxxxxxx, pass
# dm1['h0014] = 2468b7a8 dirty1 = 1, dm2['h0014] = 00000000 dirty1 = 0, M['h9050] = xxxxxxxx, pass
# dm1['h0015] = 5dbf9f00 dirty1 = 1, dm2['h0015] = 00000000 dirty1 = 0, M['h9054] = xxxxxxxx, pass
# dm1['h0016] = 00012b38 dirty1 = 1, dm2['h0016] = 00000000 dirty1 = 0, M['h9058] = xxxxxxxx, pass
# dm1['h0017] = fa2817b7 dirty1 = 1, dm2['h0017] = 00000000 dirty1 = 0, M['h905c] = xxxxxxxx, pass
# dm1['h0018] = ff000000 dirty1 = 1, dm2['h0018] = 00000000 dirty1 = 0, M['h9060] = xxxxxxxx, pass
# dm1['h0019] = 12345678 dirty1 = 1, dm2['h0019] = 00000000 dirty1 = 0, M['h9064] = xxxxxxxx, pass
# dm1['h001a] = 0000f000 dirty1 = 1, dm2['h001a] = 00000000 dirty1 = 0, M['h9068] = xxxxxxxx, pass
# dm1['h001b] = 00000f00 dirty1 = 1, dm2['h001b] = 00000000 dirty1 = 0, M['h906c] = xxxxxxxx, pass
# dm1['h001c] = 000000f0 dirty1 = 1, dm2['h001c] = 00000000 dirty1 = 0, M['h9070] = xxxxxxxx, pass
# dm1['h001d] = 0000000f dirty1 = 1, dm2['h001d] = 00000000 dirty1 = 0, M['h9074] = xxxxxxxx, pass
# dm1['h001e] = 00005678 dirty1 = 1, dm2['h001e] = 00000000 dirty1 = 0, M['h9078] = xxxxxxxx, expect = 56780000
# dm1['h001f] = 00000078 dirty1 = 1, dm2['h001f] = 00000000 dirty1 = 0, M['h907c] = xxxxxxxx, expect = 78000000
# dm1['h0020] = 00005678 dirty1 = 1, dm2['h0020] = 00000000 dirty1 = 0, M['h9080] = xxxxxxxx, pass
# dm1['h0021] = 00000078 dirty1 = 1, dm2['h0021] = 00000000 dirty1 = 0, M['h9084] = xxxxxxxx, pass
# dm1['h0022] = 12345678 dirty1 = 1, dm2['h0022] = 00000000 dirty1 = 0, M['h9088] = xxxxxxxx, pass
# dm1['h0023] = 000056f0 dirty1 = 1, dm2['h0023] = 00000000 dirty1 = 0, M['h908c] = xxxxxxxx, expect = ce780000
# dm1['h0024] = fffff000 dirty1 = 1, dm2['h0024] = 00000000 dirty1 = 0, M['h9090] = xxxxxxxx, pass
# dm1['h0025] = fffff000 dirty1 = 1, dm2['h0025] = 00000000 dirty1 = 0, M['h9094] = xxxxxxxx, pass
# dm1['h0026] = fffff000 dirty1 = 1, dm2['h0026] = 00000000 dirty1 = 0, M['h9098] = xxxxxxxx, pass
# dm1['h0027] = fffff000 dirty1 = 1, dm2['h0027] = 00000000 dirty1 = 0, M['h909c] = xxxxxxxx, pass
# dm1['h0028] = fffff000 dirty1 = 1, dm2['h0028] = 00000000 dirty1 = 0, M['h90a0] = xxxxxxxx, pass
# dm1['h0029] = fffff000 dirty1 = 1, dm2['h0029] = 00000000 dirty1 = 0, M['h90a4] = xxxxxxxx, pass
# dm1['h002a] = 13579d7c dirty1 = 1, dm2['h002a] = 00000000 dirty1 = 0, M['h90a8] = xxxxxxxx, pass
# dm1['h002b] = 13578000 dirty1 = 1, dm2['h002b] = 00000000 dirty1 = 0, M['h90ac] = xxxxxxxx, pass
# dm1['h002c] = fffff004 dirty1 = 1, dm2['h002c] = 00000000 dirty1 = 0, M['h90b0] = xxxxxxxx, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           3 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(123)
#    Time: 8160 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 123
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# Compile of Data_mem.v was successful.
# Compile of dcache.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# Loading work.dcache
# Loading work.Data_mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 78
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 74
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(74): [TFMPC] - Missing connection for port 'rst'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# 
# Done
# 
# dm1['h0000] = 00000003 dirty1 = 0, dm2['h0000] = 00000000 dirty1 = 1, M['h9000] = xxxxxxxx, pass
# dm1['h0001] = 00000022 dirty1 = 0, dm2['h0001] = 00000001 dirty1 = 1, M['h9004] = xxxxxxxx, pass
# dm1['h0002] = 00000001 dirty1 = 1, dm2['h0002] = 00000013 dirty1 = 0, M['h9008] = xxxxxxxx, pass
# dm1['h0003] = 00000003 dirty1 = 1, dm2['h0003] = 0000001d dirty1 = 0, M['h900c] = xxxxxxxx, pass
# dm1['h0004] = 00000000 dirty1 = 1, dm2['h0004] = 00000003 dirty1 = 1, M['h9010] = xxxxxxxx, pass
# dm1['h0005] = 00000001 dirty1 = 1, dm2['h0005] = 00000006 dirty1 = 1, M['h9014] = xxxxxxxx, pass
# dm1['h0006] = 00000001 dirty1 = 1, dm2['h0006] = 00000008 dirty1 = 1, M['h9018] = xxxxxxxx, pass
# dm1['h0007] = 00000003 dirty1 = 1, dm2['h0007] = 0000000a dirty1 = 1, M['h901c] = xxxxxxxx, pass
# dm1['h0008] = 00000003 dirty1 = 1, dm2['h0008] = 0000000a dirty1 = 1, M['h9020] = xxxxxxxx, pass
# dm1['h0009] = 00000006 dirty1 = 1, dm2['h0009] = 0000000b dirty1 = 1, M['h9024] = xxxxxxxx, pass
# dm1['h000a] = 00000008 dirty1 = 1, dm2['h000a] = 0000000c dirty1 = 1, M['h9028] = xxxxxxxx, pass
# dm1['h000b] = 0000000a dirty1 = 1, dm2['h000b] = 0000000f dirty1 = 1, M['h902c] = xxxxxxxx, pass
# dm1['h000c] = 0000000a dirty1 = 1, dm2['h000c] = 00000010 dirty1 = 1, M['h9030] = xxxxxxxx, pass
# dm1['h000d] = 0000000b dirty1 = 1, dm2['h000d] = 00000012 dirty1 = 1, M['h9034] = xxxxxxxx, pass
# dm1['h000e] = 0000000c dirty1 = 1, dm2['h000e] = 00000012 dirty1 = 1, M['h9038] = xxxxxxxx, pass
# dm1['h000f] = 0000000f dirty1 = 1, dm2['h000f] = 00000017 dirty1 = 1, M['h903c] = xxxxxxxx, pass
# dm1['h0010] = 00000010 dirty1 = 1, dm2['h0010] = 00000017 dirty1 = 1, M['h9040] = xxxxxxxx, pass
# dm1['h0011] = 00000012 dirty1 = 1, dm2['h0011] = 00000017 dirty1 = 1, M['h9044] = xxxxxxxx, pass
# dm1['h0012] = 00000012 dirty1 = 1, dm2['h0012] = 00000018 dirty1 = 1, M['h9048] = xxxxxxxx, pass
# dm1['h0013] = 00000017 dirty1 = 1, dm2['h0013] = 0000001b dirty1 = 1, M['h904c] = xxxxxxxx, pass
# dm1['h0014] = 00000017 dirty1 = 1, dm2['h0014] = 0000001e dirty1 = 1, M['h9050] = xxxxxxxx, pass
# dm1['h0015] = 00000017 dirty1 = 1, dm2['h0015] = 00000025 dirty1 = 1, M['h9054] = xxxxxxxx, pass
# dm1['h0016] = 00000018 dirty1 = 1, dm2['h0016] = 00000025 dirty1 = 1, M['h9058] = xxxxxxxx, pass
# dm1['h0017] = 0000001b dirty1 = 1, dm2['h0017] = 00000026 dirty1 = 1, M['h905c] = xxxxxxxx, pass
# dm1['h0018] = 0000001e dirty1 = 1, dm2['h0018] = 00000027 dirty1 = 1, M['h9060] = xxxxxxxx, pass
# dm1['h0019] = 00000025 dirty1 = 1, dm2['h0019] = 00000028 dirty1 = 1, M['h9064] = xxxxxxxx, pass
# dm1['h001a] = 00000025 dirty1 = 1, dm2['h001a] = 00000028 dirty1 = 1, M['h9068] = xxxxxxxx, pass
# dm1['h001b] = 00000026 dirty1 = 1, dm2['h001b] = 00000029 dirty1 = 1, M['h906c] = xxxxxxxx, pass
# dm1['h001c] = 00000027 dirty1 = 1, dm2['h001c] = 0000002b dirty1 = 1, M['h9070] = xxxxxxxx, pass
# dm1['h001d] = 00000028 dirty1 = 1, dm2['h001d] = 0000002d dirty1 = 1, M['h9074] = xxxxxxxx, pass
# dm1['h001e] = 00000028 dirty1 = 1, dm2['h001e] = 0000002d dirty1 = 1, M['h9078] = xxxxxxxx, pass
# dm1['h001f] = 00000029 dirty1 = 1, dm2['h001f] = 0000002e dirty1 = 1, M['h907c] = xxxxxxxx, pass
# dm1['h0020] = 0000002b dirty1 = 1, dm2['h0020] = 0000002f dirty1 = 1, M['h9080] = xxxxxxxx, pass
# dm1['h0021] = 0000002d dirty1 = 1, dm2['h0021] = 00000031 dirty1 = 1, M['h9084] = xxxxxxxx, pass
# dm1['h0022] = 0000002d dirty1 = 1, dm2['h0022] = ffffffce dirty1 = 1, M['h9088] = xxxxxxxx, pass
# dm1['h0023] = 0000002e dirty1 = 1, dm2['h0023] = ffffffce dirty1 = 1, M['h908c] = xxxxxxxx, pass
# dm1['h0024] = 0000002f dirty1 = 1, dm2['h0024] = ffffffd1 dirty1 = 1, M['h9090] = xxxxxxxx, pass
# dm1['h0025] = 00000031 dirty1 = 1, dm2['h0025] = ffffffd1 dirty1 = 1, M['h9094] = xxxxxxxx, pass
# dm1['h0026] = ffffffce dirty1 = 1, dm2['h0026] = ffffffd2 dirty1 = 1, M['h9098] = xxxxxxxx, pass
# dm1['h0027] = ffffffce dirty1 = 1, dm2['h0027] = ffffffe2 dirty1 = 1, M['h909c] = xxxxxxxx, pass
# dm1['h0028] = ffffffd1 dirty1 = 1, dm2['h0028] = ffffffe9 dirty1 = 1, M['h90a0] = xxxxxxxx, pass
# dm1['h0029] = ffffffd1 dirty1 = 1, dm2['h0029] = ffffffea dirty1 = 1, M['h90a4] = xxxxxxxx, pass
# dm1['h002a] = ffffffd2 dirty1 = 1, dm2['h002a] = ffffffeb dirty1 = 1, M['h90a8] = xxxxxxxx, pass
# dm1['h002b] = ffffffe2 dirty1 = 1, dm2['h002b] = ffffffed dirty1 = 1, M['h90ac] = xxxxxxxx, pass
# dm1['h002c] = ffffffe9 dirty1 = 1, dm2['h002c] = ffffffef dirty1 = 1, M['h90b0] = xxxxxxxx, pass
# dm1['h002d] = ffffffea dirty1 = 1, dm2['h002d] = fffffff3 dirty1 = 1, M['h90b4] = xxxxxxxx, pass
# dm1['h002e] = ffffffeb dirty1 = 1, dm2['h002e] = fffffff7 dirty1 = 1, M['h90b8] = xxxxxxxx, pass
# dm1['h002f] = ffffffed dirty1 = 1, dm2['h002f] = fffffffa dirty1 = 1, M['h90bc] = xxxxxxxx, pass
# dm1['h0030] = ffffffef dirty1 = 1, dm2['h0030] = fffffffa dirty1 = 1, M['h90c0] = xxxxxxxx, pass
# dm1['h0031] = fffffff3 dirty1 = 1, dm2['h0031] = fffffffd dirty1 = 1, M['h90c4] = xxxxxxxx, pass
# dm1['h0032] = fffffff7 dirty1 = 1, dm2['h0032] = fffffffe dirty1 = 1, M['h90c8] = xxxxxxxx, pass
# dm1['h0033] = fffffffa dirty1 = 1, dm2['h0033] = ffffffff dirty1 = 1, M['h90cc] = xxxxxxxx, pass
# dm1['h0034] = fffffffa dirty1 = 1, dm2['h0034] = 00000000 dirty1 = 1, M['h90d0] = xxxxxxxx, pass
# dm1['h0035] = fffffffd dirty1 = 1, dm2['h0035] = ffffffcf dirty1 = 1, M['h90d4] = xxxxxxxx, pass
# dm1['h0036] = fffffffe dirty1 = 1, dm2['h0036] = ffffffd2 dirty1 = 1, M['h90d8] = xxxxxxxx, pass
# dm1['h0037] = ffffffff dirty1 = 1, dm2['h0037] = ffffffd2 dirty1 = 1, M['h90dc] = xxxxxxxx, pass
# dm1['h0038] = 00000000 dirty1 = 1, dm2['h0038] = ffffffd4 dirty1 = 1, M['h90e0] = xxxxxxxx, pass
# dm1['h0039] = ffffffcf dirty1 = 1, dm2['h0039] = ffffffd5 dirty1 = 1, M['h90e4] = xxxxxxxx, pass
# dm1['h003a] = ffffffd2 dirty1 = 1, dm2['h003a] = ffffffd6 dirty1 = 1, M['h90e8] = xxxxxxxx, pass
# dm1['h003b] = ffffffd2 dirty1 = 1, dm2['h003b] = ffffffdb dirty1 = 1, M['h90ec] = xxxxxxxx, pass
# dm1['h003c] = ffffffd4 dirty1 = 1, dm2['h003c] = ffffffe3 dirty1 = 1, M['h90f0] = xxxxxxxx, pass
# dm1['h003d] = ffffffd5 dirty1 = 1, dm2['h003d] = ffffffe3 dirty1 = 1, M['h90f4] = xxxxxxxx, pass
# dm1['h003e] = ffffffd6 dirty1 = 1, dm2['h003e] = ffffffe8 dirty1 = 1, M['h90f8] = xxxxxxxx, pass
# dm1['h003f] = ffffffdb dirty1 = 1, dm2['h003f] = ffffffe9 dirty1 = 1, M['h90fc] = xxxxxxxx, pass
# dm1['h0040] = ffffffe3 dirty1 = 1, dm2['h0040] = ffffffee dirty1 = 1, M['h9100] = xxxxxxxx, pass
# dm1['h0041] = ffffffe3 dirty1 = 1, dm2['h0041] = ffffffee dirty1 = 1, M['h9104] = xxxxxxxx, pass
# dm1['h0042] = ffffffe8 dirty1 = 1, dm2['h0042] = ffffffee dirty1 = 1, M['h9108] = xxxxxxxx, pass
# dm1['h0043] = ffffffe9 dirty1 = 1, dm2['h0043] = ffffffef dirty1 = 1, M['h910c] = xxxxxxxx, pass
# dm1['h0044] = ffffffee dirty1 = 1, dm2['h0044] = fffffff0 dirty1 = 1, M['h9110] = xxxxxxxx, pass
# dm1['h0045] = ffffffee dirty1 = 1, dm2['h0045] = fffffffe dirty1 = 1, M['h9114] = xxxxxxxx, pass
# dm1['h0046] = ffffffee dirty1 = 1, dm2['h0046] = 00000000 dirty1 = 1, M['h9118] = xxxxxxxx, pass
# dm1['h0047] = ffffffef dirty1 = 1, dm2['h0047] = 00000000 dirty1 = 1, M['h911c] = xxxxxxxx, pass
# dm1['h0048] = fffffff0 dirty1 = 1, dm2['h0048] = 00000000 dirty1 = 1, M['h9120] = xxxxxxxx, pass
# dm1['h0049] = fffffffe dirty1 = 1, dm2['h0049] = 00000003 dirty1 = 1, M['h9124] = xxxxxxxx, pass
# dm1['h004a] = 00000000 dirty1 = 1, dm2['h004a] = 00000009 dirty1 = 1, M['h9128] = xxxxxxxx, pass
# dm1['h004b] = 00000000 dirty1 = 1, dm2['h004b] = 0000000f dirty1 = 1, M['h912c] = xxxxxxxx, pass
# dm1['h004c] = 00000000 dirty1 = 1, dm2['h004c] = 00000013 dirty1 = 1, M['h9130] = xxxxxxxx, pass
# dm1['h004d] = 00000003 dirty1 = 1, dm2['h004d] = 00000016 dirty1 = 1, M['h9134] = xxxxxxxx, pass
# dm1['h004e] = 00000009 dirty1 = 1, dm2['h004e] = 00000017 dirty1 = 1, M['h9138] = xxxxxxxx, pass
# dm1['h004f] = 0000000f dirty1 = 1, dm2['h004f] = 00000017 dirty1 = 1, M['h913c] = xxxxxxxx, pass
# dm1['h0050] = 00000013 dirty1 = 1, dm2['h0050] = 00000023 dirty1 = 1, M['h9140] = xxxxxxxx, pass
# dm1['h0051] = 00000016 dirty1 = 1, dm2['h0051] = 0000002e dirty1 = 1, M['h9144] = xxxxxxxx, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(123)
#    Time: 354390 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 123
