0,vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859
1,vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507
2,vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357
3,vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2
4,vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878
5,vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
6,vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768
7,vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137
8,vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64
9,vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29
10,vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13
11,vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903
12,vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865
13,vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912
14,vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911
15,vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910
16,vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392
17,vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103
18,vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815
19,vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923
20,vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071
21,vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788
22,vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957
23,vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327
24,vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901
25,vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013
26,vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68
27,vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996
28,vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336
29,vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920
30,vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304
31,vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699
32,vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395
33,vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318
34,vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899
35,vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7
36,vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27
37,vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4
38,vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932
39,vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559
40,vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246
41,vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1
42,vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0
43,vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679
44,vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374
45,vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709
46,vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314
47,vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256
