# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated {C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:30 on Apr 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated" C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:40:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated {C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:30 on Apr 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated" C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v 
# -- Compiling module decoder_test
# 
# Top level modules:
# 	decoder_test
# End time: 14:40:30 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  decoder_test
# vsim -gui "+altera" -l msim_transcript -do "decoder_run_msim_rtl_verilog.do" 
# Start time: 14:40:30 on Apr 23,2018
# Loading work.decoder_test
# Loading work.decoder
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'CLK' not found in the connected module (1st connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'RESET' not found in the connected module (2nd connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'DR_REF' not found in the connected module (12th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'SA_REF' not found in the connected module (13th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'SB_REF' not found in the connected module (14th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'IMM_REF' not found in the connected module (15th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'MB_REF' not found in the connected module (16th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'FS_REF' not found in the connected module (17th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'MD_REF' not found in the connected module (18th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'LD_REF' not found in the connected module (19th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'MW_REF' not found in the connected module (20th connection).
# 
#         Region: /decoder_test/dec
# ** Error: (vsim-3389) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Port 'PC' not found in the connected module (21st connection).
# 
#         Region: /decoder_test/dec
# ** Fatal: (vsim-3365) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(41): Too many port connections. Expected 13, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_test/dec File: C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./decoder_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 14:41:56 on Apr 23,2018, Elapsed time: 0:01:26
# Errors: 13, Warnings: 0
