Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":197:14:197:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":814:11:814:26|Removing sequential instance fifo_px_3.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":814:11:814:26|Removing sequential instance fifo_px_2.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":814:11:814:26|Removing sequential instance fifo_px_1.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":814:11:814:26|Removing sequential instance fifo_px_0.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)

@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_0(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_0(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_0(verilog) inst cntrWaitQuiet[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_3(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_3(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_3(verilog) inst cntrWaitQuiet[2:0]
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[0] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[1] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[2] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[3] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[4] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[5] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[6] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[7] is always 1, optimizing ...

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine state[12:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000000000
   0001 -> 0000000000011
   0010 -> 0000000000101
   0011 -> 0000000001001
   0100 -> 0000000010001
   0101 -> 0000000100001
   0110 -> 0000001000001
   0111 -> 0000010000001
   1000 -> 0000100000001
   1001 -> 0001000000001
   1010 -> 0010000000001
   1011 -> 0100000000001
   1100 -> 1000000000001
Encoding state machine substate[15:0] (netlist:statemachine)
original code -> new code
   00000 -> 0000000000000000
   00001 -> 0000000000000011
   00010 -> 0000000000000101
   00011 -> 0000000000001001
   00101 -> 0000000000010001
   00110 -> 0000000000100001
   00111 -> 0000000001000001
   01000 -> 0000000010000001
   01010 -> 0000000100000001
   01011 -> 0000001000000001
   01100 -> 0000010000000001
   01101 -> 0000100000000001
   01110 -> 0001000000000001
   01111 -> 0010000000000001
   10000 -> 0100000000000001
   10001 -> 1000000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":432:51:432:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":199:30:199:43|Found 31-bit decrementor, 'un3_counterWait_1[30:0]'
Encoding state machine fifoRdenState[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[0] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[1] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[2] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[3] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[4] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[5] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[6] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":171:0:171:5|Register bit px3_out[7] is always 1, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\imaging\imaging.v":254:11:254:22|Removing instance adc081s101_3 of view:work.adc081s101_adc081s101_3(verilog) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:05s; Memory used current: 127MB peak: 128MB)

@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.conversionComplete of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_1.conversionComplete of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 129MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 120MB peak: 130MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 121MB peak: 130MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:15s; Memory used current: 164MB peak: 165MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:15s; Memory used current: 163MB peak: 165MB)


Finished preparing to map (Time elapsed 0h:00m:15s; Memory used current: 164MB peak: 165MB)

@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.clkgenerator_0_clkCameraSS_inferred_clock 
@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1072 
@N: FP130 |Promoting Net imaging_0.fifo_px_3.READ_RESET_P on CLKINT  I_1073 

Finished technology mapping (Time elapsed 0h:00m:15s; Memory used current: 188MB peak: 191MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:16s; Memory used current: 189MB peak: 192MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:16s; Memory used current: 190MB peak: 192MB)

Writing Analyst data base Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:16s; Memory used current: 186MB peak: 192MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:17s; Memory used current: 190MB peak: 193MB)

@W: MT246 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:clkgenerator_0_clkCameraSS"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 18 12:50:43 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -22.665

                                                           Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                             Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                                    40.0 MHz      42.2 MHz      25.000        23.721        1.279       declared     clk_group_0        
FCLK                                                       40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     80.0 MHz      28.4 MHz      12.500        35.165        -22.665     inferred     Inferred_clkgroup_0
System                                                     80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
===============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                Ending                                                  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                  System                                                  |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                  FAB_CLK                                                 |  25.000      3.997    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                  clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock  |  12.500      -4.146   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                 System                                                  |  25.000      14.359   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                 FAB_CLK                                                 |  25.000      1.279    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                 clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock  FAB_CLK                                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock  clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock  |  12.500      -22.665  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival          
Instance                                                 Reference     Type         Pin     Net                Time        Slack
                                                         Clock                                                                  
--------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       1.279
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       2.932
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       3.071
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[2]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[2]      0.737       3.158
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[3]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[3]      0.737       3.297
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       3.331
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[5]      FAB_CLK       DFN1E0C0     Q       CAHBLTI1lII        0.737       3.507
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       3.595
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.580       3.715
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       4.523
================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required          
Instance                                   Reference     Type         Pin     Net                        Time         Slack
                                           Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       1.279
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      23.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.279

    Number of logic level(s):                10
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       2.037     -           13        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         5.720       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     6.347       -         
N_79                                                                            Net          -        -       1.423     -           6         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNINTNH3_0[16]                 NOR2B        B        In      -         7.770       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNINTNH3_0[16]                 NOR2B        Y        Out     0.627     8.398       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.037      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.502      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         10.888      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     11.788      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.174      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.690      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         13.497      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.124      -         
CAHBLTI1Il6                                                                     Net          -        -       1.669     -           9         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI844RL                                NOR2B        B        In      -         15.793      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI844RL                                NOR2B        Y        Out     0.627     16.420      -         
CAHBtoAPB3l4                                                                    Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNIEJDSN[2]                         NOR2         B        In      -         18.413      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNIEJDSN[2]                         NOR2         Y        Out     0.646     19.060      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         20.483      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     21.119      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         23.113      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 23.721 is 7.416(31.3%) logic and 16.306(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                                    Arrival            
Instance                                           Reference                                                  Type       Pin     Net                           Time        Slack  
                                                   Clock                                                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[12]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -22.665
imaging_0.stonyman_0.counterPixelsCaptured[15]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -22.609
imaging_0.stonyman_0.counterPixelsCaptured[13]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -22.507
imaging_0.stonyman_0.counterPixelsCaptured[11]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -22.192
imaging_0.stonyman_0.counterPixelsCaptured[14]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -22.187
imaging_0.stonyman_0.counterPixelsCaptured[10]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.580       -20.374
imaging_0.stonyman_0.counterPixelsCaptured[9]      clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -19.573
imaging_0.stonyman_0.writeEnable                   clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       TP_WREN_c                     0.580       -13.544
imaging_0.stonyman_0.counterPixelsCaptured[8]      clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       Q       counterPixelsCaptured[8]      0.580       -13.388
imaging_0.fifo_px_0.DFN1C0_FULL                    clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1C0     Q       TP_FULL_c                     0.580       -13.245
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                                     Required            
Instance                                Reference                                                  Type       Pin     Net                            Time         Slack  
                                        Clock                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.substate[1]        clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       D       substate_ns[1]                 11.927       -22.665
imaging_0.stonyman_0.state[12]          clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       D       state_RNO[12]                  11.961       -22.057
imaging_0.stonyman_0.state[11]          clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       D       state_RNO[11]                  11.927       -21.883
imaging_0.stonyman_0.substate_i[0]      clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1       D       substate_ns[0]                 11.961       -21.313
imaging_0.fifo_px_3.DFN1C0_AFULL        clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1C0     D       OR2_0_Y                        11.961       -13.544
imaging_0.fifo_px_0.DFN1C0_AFULL        clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1C0     D       OR2_0_Y                        11.961       -13.544
imaging_0.fifo_px_1.DFN1C0_AFULL        clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1C0     D       OR2_0_Y                        11.961       -13.544
imaging_0.fifo_px_2.DFN1C0_AFULL        clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1C0     D       OR2_0_Y                        11.961       -13.544
imaging_0.stonyman_0.counterWait[0]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -6.291 
imaging_0.stonyman_0.counterWait[1]     clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -6.291 
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.592
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.665

    Number of logic level(s):                23
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[12]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                          Net       -        -       2.409     -           22        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     B        In      -         3.146       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     Y        Out     0.627     3.773       -         
ADD_9x9_fast_I9_Y_a0_1                                                                                             Net       -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_a2         NOR2B     B        In      -         5.482       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_a2         NOR2B     Y        Out     0.627     6.109       -         
ADD_9x9_fast_I12_Y_0_a2                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_2      AOI1      C        In      -         6.495       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_2      AOI1      Y        Out     0.525     7.020       -         
ADD_9x9_fast_I12_un1_Y_1_2                                                                                         Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_4      NOR3A     A        In      -         7.341       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_4      NOR3A     Y        Out     0.664     8.005       -         
ADD_9x9_fast_I12_un1_Y_1_4                                                                                         Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1        NOR3B     B        In      -         8.327       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1        NOR3B     Y        Out     0.624     8.950       -         
I12_un1_Y_0                                                                                                        Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      A        In      -         9.336       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     1.001     10.337      -         
mult1_un75_sum[8]                                                                                                  Net       -        -       2.353     -           20        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     B        In      -         12.691      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     Y        Out     0.937     13.627      -         
ADD_9x9_fast_I17_Y_0                                                                                               Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         14.013      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     14.501      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         15.781      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     16.717      -         
mult1_un89_sum[5]                                                                                                  Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      B        In      -         17.524      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      Y        Out     0.514     18.038      -         
ADD_9x9_fast_I9_Y_a2_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      C        In      -         18.360      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      Y        Out     0.713     19.072      -         
ADD_9x9_fast_I9_Y_a2                                                                                               Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       C        In      -         19.394      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       Y        Out     0.751     20.144      -         
ADD_9x9_fast_I9_Y_0_6                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      C        In      -         20.466      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      Y        Out     0.633     21.099      -         
ADD_9x9_fast_I9_Y_0_7                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      C        In      -         21.420      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      Y        Out     0.633     22.053      -         
N150_2                                                                                                             Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     B        In      -         23.236      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     Y        Out     0.607     23.843      -         
I11_un1_Y                                                                                                          Net       -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      B        In      -         25.266      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      Y        Out     0.646     25.913      -         
mult1_remainder_5_m6tt_m1_0_a2                                                                                     Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     B        In      -         27.096      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     Y        Out     0.386     27.482      -         
ADD_9x9_fast_I12_Y_N_9                                                                                             Net       -        -       0.806     -           3         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      A        In      -         28.288      -         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      Y        Out     0.992     29.281      -         
substate_ns_0_a4_2_1_m1                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     C        In      -         29.666      -         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     Y        Out     0.985     30.652      -         
substate_ns_0_a4_2_1_N_11_i                                                                                        Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      A        In      -         30.973      -         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      Y        Out     0.579     31.552      -         
substate_ns_0_a4_2_1_N_7                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     B        In      -         31.874      -         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     Y        Out     0.607     32.480      -         
substate_RNO_7[1]                                                                                                  Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      S        In      -         32.802      -         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      Y        Out     0.396     33.198      -         
N_1564                                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       C        In      -         33.519      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       Y        Out     0.751     34.270      -         
substate_ns[1]                                                                                                     Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1      D        In      -         34.592      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.165 is 16.932(48.2%) logic and 18.233(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.536
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.609

    Number of logic level(s):                23
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[15]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                          Net       -        -       2.466     -           24        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     A        In      -         3.203       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     Y        Out     0.514     3.717       -         
ADD_9x9_fast_I9_Y_a0_1                                                                                             Net       -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_a2         NOR2B     B        In      -         5.426       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_a2         NOR2B     Y        Out     0.627     6.053       -         
ADD_9x9_fast_I12_Y_0_a2                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_2      AOI1      C        In      -         6.439       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_2      AOI1      Y        Out     0.525     6.964       -         
ADD_9x9_fast_I12_un1_Y_1_2                                                                                         Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_4      NOR3A     A        In      -         7.285       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1_4      NOR3A     Y        Out     0.664     7.949       -         
ADD_9x9_fast_I12_un1_Y_1_4                                                                                         Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1        NOR3B     B        In      -         8.271       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_1        NOR3B     Y        Out     0.624     8.895       -         
I12_un1_Y_0                                                                                                        Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      A        In      -         9.281       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     1.001     10.282      -         
mult1_un75_sum[8]                                                                                                  Net       -        -       2.353     -           20        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     B        In      -         12.635      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     Y        Out     0.937     13.572      -         
ADD_9x9_fast_I17_Y_0                                                                                               Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         13.957      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     14.446      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         15.725      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     16.662      -         
mult1_un89_sum[5]                                                                                                  Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      B        In      -         17.468      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      Y        Out     0.514     17.982      -         
ADD_9x9_fast_I9_Y_a2_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      C        In      -         18.304      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      Y        Out     0.713     19.016      -         
ADD_9x9_fast_I9_Y_a2                                                                                               Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       C        In      -         19.338      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       Y        Out     0.751     20.089      -         
ADD_9x9_fast_I9_Y_0_6                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      C        In      -         20.410      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      Y        Out     0.633     21.043      -         
ADD_9x9_fast_I9_Y_0_7                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      C        In      -         21.364      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      Y        Out     0.633     21.997      -         
N150_2                                                                                                             Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     B        In      -         23.180      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     Y        Out     0.607     23.787      -         
I11_un1_Y                                                                                                          Net       -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      B        In      -         25.210      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      Y        Out     0.646     25.857      -         
mult1_remainder_5_m6tt_m1_0_a2                                                                                     Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     B        In      -         27.041      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     Y        Out     0.386     27.426      -         
ADD_9x9_fast_I12_Y_N_9                                                                                             Net       -        -       0.806     -           3         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      A        In      -         28.233      -         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      Y        Out     0.992     29.225      -         
substate_ns_0_a4_2_1_m1                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     C        In      -         29.611      -         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     Y        Out     0.985     30.596      -         
substate_ns_0_a4_2_1_N_11_i                                                                                        Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      A        In      -         30.918      -         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      Y        Out     0.579     31.496      -         
substate_ns_0_a4_2_1_N_7                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     B        In      -         31.818      -         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     Y        Out     0.607     32.424      -         
substate_RNO_7[1]                                                                                                  Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      S        In      -         32.746      -         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      Y        Out     0.396     33.142      -         
N_1564                                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       C        In      -         33.464      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       Y        Out     0.751     34.214      -         
substate_ns[1]                                                                                                     Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1      D        In      -         34.536      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.109 is 16.819(47.9%) logic and 18.290(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.437
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.510

    Number of logic level(s):                22
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[12]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                          Net       -        -       2.409     -           22        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     B        In      -         3.146       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     Y        Out     0.627     3.773       -         
ADD_9x9_fast_I9_Y_a0_1                                                                                             Net       -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_4_0          OA1B      A        In      -         5.482       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_4_0          OA1B      Y        Out     0.652     6.133       -         
ADD_9x9_fast_I17_Y_4_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5_2          AO1       C        In      -         6.455       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5_2          AO1       Y        Out     0.633     7.088       -         
ADD_9x9_fast_I17_Y_5_2                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5            OR2       B        In      -         7.409       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5            OR2       Y        Out     0.646     8.056       -         
ADD_9x9_fast_I17_Y_4                                                                                               Net       -        -       1.639     -           8         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         9.694       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     10.183      -         
mult1_un75_sum[8]                                                                                                  Net       -        -       2.353     -           20        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     B        In      -         12.536      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     Y        Out     0.937     13.473      -         
ADD_9x9_fast_I17_Y_0                                                                                               Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         13.858      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     14.347      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         15.626      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     16.563      -         
mult1_un89_sum[5]                                                                                                  Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      B        In      -         17.369      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      Y        Out     0.514     17.884      -         
ADD_9x9_fast_I9_Y_a2_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      C        In      -         18.205      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      Y        Out     0.713     18.918      -         
ADD_9x9_fast_I9_Y_a2                                                                                               Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       C        In      -         19.239      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       Y        Out     0.751     19.990      -         
ADD_9x9_fast_I9_Y_0_6                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      C        In      -         20.311      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      Y        Out     0.633     20.944      -         
ADD_9x9_fast_I9_Y_0_7                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      C        In      -         21.265      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      Y        Out     0.633     21.898      -         
N150_2                                                                                                             Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     B        In      -         23.082      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     Y        Out     0.607     23.688      -         
I11_un1_Y                                                                                                          Net       -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      B        In      -         25.111      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      Y        Out     0.646     25.758      -         
mult1_remainder_5_m6tt_m1_0_a2                                                                                     Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     B        In      -         26.942      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     Y        Out     0.386     27.327      -         
ADD_9x9_fast_I12_Y_N_9                                                                                             Net       -        -       0.806     -           3         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      A        In      -         28.134      -         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      Y        Out     0.992     29.126      -         
substate_ns_0_a4_2_1_m1                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     C        In      -         29.512      -         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     Y        Out     0.985     30.497      -         
substate_ns_0_a4_2_1_N_11_i                                                                                        Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      A        In      -         30.819      -         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      Y        Out     0.579     31.398      -         
substate_ns_0_a4_2_1_N_7                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     B        In      -         31.719      -         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     Y        Out     0.607     32.325      -         
substate_RNO_7[1]                                                                                                  Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      S        In      -         32.647      -         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      Y        Out     0.396     33.043      -         
N_1564                                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       C        In      -         33.365      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       Y        Out     0.751     34.115      -         
substate_ns[1]                                                                                                     Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1      D        In      -         34.437      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.010 is 15.910(45.4%) logic and 19.100(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.507

    Number of logic level(s):                22
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[13]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                                          Net       -        -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_2_tz         OR2B      B        In      -         3.287       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_2_tz         OR2B      Y        Out     0.627     3.914       -         
ADD_9x9_fast_I12_Y_0_0_tz                                                                                          Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_1_1          AO1A      B        In      -         4.720       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_1_1          AO1A      Y        Out     0.567     5.287       -         
ADD_9x9_fast_I12_Y_1_1_0                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_1            OR3       C        In      -         5.608       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I12_Y_1            OR3       Y        Out     0.683     6.291       -         
N148                                                                                                               Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         7.475       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     8.412       -         
mult1_un68_sum[7]                                                                                                  Net       -        -       1.639     -           8         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_1            XOR2      B        In      -         10.051      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_1            XOR2      Y        Out     0.937     10.987      -         
ADD_9x9_fast_I17_Y_1                                                                                               Net       -        -       1.994     -           12        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     A        In      -         12.981      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     Y        Out     0.488     13.469      -         
ADD_9x9_fast_I17_Y_0                                                                                               Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         13.855      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     14.343      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         15.622      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     16.559      -         
mult1_un89_sum[5]                                                                                                  Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      B        In      -         17.365      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      Y        Out     0.514     17.880      -         
ADD_9x9_fast_I9_Y_a2_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      C        In      -         18.201      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      Y        Out     0.713     18.914      -         
ADD_9x9_fast_I9_Y_a2                                                                                               Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       C        In      -         19.235      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       Y        Out     0.751     19.986      -         
ADD_9x9_fast_I9_Y_0_6                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      C        In      -         20.308      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      Y        Out     0.633     20.940      -         
ADD_9x9_fast_I9_Y_0_7                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      C        In      -         21.262      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      Y        Out     0.633     21.894      -         
N150_2                                                                                                             Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     B        In      -         23.078      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     Y        Out     0.607     23.684      -         
I11_un1_Y                                                                                                          Net       -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      B        In      -         25.108      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      Y        Out     0.646     25.754      -         
mult1_remainder_5_m6tt_m1_0_a2                                                                                     Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     B        In      -         26.938      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     Y        Out     0.386     27.324      -         
ADD_9x9_fast_I12_Y_N_9                                                                                             Net       -        -       0.806     -           3         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      A        In      -         28.130      -         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      Y        Out     0.992     29.122      -         
substate_ns_0_a4_2_1_m1                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     C        In      -         29.508      -         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     Y        Out     0.985     30.494      -         
substate_ns_0_a4_2_1_N_11_i                                                                                        Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      A        In      -         30.815      -         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      Y        Out     0.579     31.394      -         
substate_ns_0_a4_2_1_N_7                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     B        In      -         31.715      -         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     Y        Out     0.607     32.322      -         
substate_RNO_7[1]                                                                                                  Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      S        In      -         32.643      -         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      Y        Out     0.396     33.039      -         
N_1564                                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       C        In      -         33.361      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       Y        Out     0.751     34.112      -         
substate_ns[1]                                                                                                     Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1      D        In      -         34.433      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.007 is 16.166(46.2%) logic and 18.841(53.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.455

    Number of logic level(s):                22
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[15]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                          Net       -        -       2.466     -           24        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     A        In      -         3.203       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_a0_1          NOR2B     Y        Out     0.514     3.717       -         
ADD_9x9_fast_I9_Y_a0_1                                                                                             Net       -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_4_0          OA1B      A        In      -         5.426       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_4_0          OA1B      Y        Out     0.652     6.078       -         
ADD_9x9_fast_I17_Y_4_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5_2          AO1       C        In      -         6.399       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5_2          AO1       Y        Out     0.633     7.032       -         
ADD_9x9_fast_I17_Y_5_2                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5            OR2       B        In      -         7.353       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y_5            OR2       Y        Out     0.646     8.000       -         
ADD_9x9_fast_I17_Y_4                                                                                               Net       -        -       1.639     -           8         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         9.639       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     10.127      -         
mult1_un75_sum[8]                                                                                                  Net       -        -       2.353     -           20        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     B        In      -         12.480      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XNOR2     Y        Out     0.937     13.417      -         
ADD_9x9_fast_I17_Y_0                                                                                               Net       -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      C        In      -         13.803      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              AX1D      Y        Out     0.488     14.291      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         15.570      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     16.507      -         
mult1_un89_sum[5]                                                                                                  Net       -        -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      B        In      -         17.313      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2_0         NOR2      Y        Out     0.514     17.828      -         
ADD_9x9_fast_I9_Y_a2_0                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      C        In      -         18.149      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_a2           XA1A      Y        Out     0.713     18.862      -         
ADD_9x9_fast_I9_Y_a2                                                                                               Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       C        In      -         19.183      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_6          OR3       Y        Out     0.751     19.934      -         
ADD_9x9_fast_I9_Y_0_6                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      C        In      -         20.256      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0_7          AO1A      Y        Out     0.633     20.888      -         
ADD_9x9_fast_I9_Y_0_7                                                                                              Net       -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      C        In      -         21.210      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_0            AO1A      Y        Out     0.633     21.842      -         
N150_2                                                                                                             Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     B        In      -         23.026      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y         NOR3C     Y        Out     0.607     23.632      -         
I11_un1_Y                                                                                                          Net       -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      B        In      -         25.056      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_5_m6tt_m1_0_a2                 NOR2      Y        Out     0.646     25.702      -         
mult1_remainder_5_m6tt_m1_0_a2                                                                                     Net       -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     B        In      -         26.886      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m5_0_a3     NOR2A     Y        Out     0.386     27.272      -         
ADD_9x9_fast_I12_Y_N_9                                                                                             Net       -        -       0.806     -           3         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      A        In      -         28.078      -         
imaging_0.stonyman_0.substate_ns_0_a4_2_1_m1                                                                       AX1B      Y        Out     0.992     29.070      -         
substate_ns_0_a4_2_1_m1                                                                                            Net       -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     C        In      -         29.456      -         
imaging_0.stonyman_0.substate_RNO_23[1]                                                                            XNOR3     Y        Out     0.985     30.442      -         
substate_ns_0_a4_2_1_N_11_i                                                                                        Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      A        In      -         30.763      -         
imaging_0.stonyman_0.substate_RNO_17[1]                                                                            MX2B      Y        Out     0.579     31.342      -         
substate_ns_0_a4_2_1_N_7                                                                                           Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     B        In      -         31.663      -         
imaging_0.stonyman_0.substate_RNO_7[1]                                                                             NOR3B     Y        Out     0.607     32.270      -         
substate_RNO_7[1]                                                                                                  Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      S        In      -         32.591      -         
imaging_0.stonyman_0.substate_RNO_2[1]                                                                             MX2B      Y        Out     0.396     32.987      -         
N_1564                                                                                                             Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       C        In      -         33.309      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3       Y        Out     0.751     34.060      -         
substate_ns[1]                                                                                                     Net       -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1      D        In      -         34.381      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 34.955 is 15.797(45.2%) logic and 19.158(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -4.146
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       3.997 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       4.249 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       4.325 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       5.189 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       5.481 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       8.057 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       16.040
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                       Required           
Instance                                           Reference     Type     Pin     Net                             Time         Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_8[15]     11.961       -4.146
imaging_0.stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_8[14]     11.961       -3.310
imaging_0.stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_8[13]     11.961       -3.245
imaging_0.stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_8[11]     11.961       -2.825
imaging_0.stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_8[12]     11.961       -2.410
imaging_0.stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_8[10]     11.961       -1.989
imaging_0.stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_8[9]      11.961       -1.925
imaging_0.stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_8[7]      11.961       -1.127
imaging_0.stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       counterPixelsCaptured_8[8]      11.961       -1.089
imaging_0.stonyman_0.counterPixelsCaptured[6]      System        DFN1     D       counterPixelsCaptured_8[6]      11.961       -0.291
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      16.107
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.146

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           481       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       B             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       Y             Out     0.607     2.703       -         
substate_25_sqmuxa                                         Net         -             -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.252       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.880       -         
DWACT_ADD_CI_0_TMP[0]                                      Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.265       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.780       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.586       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.101       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.284       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.799       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.982      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.496      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.303      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.817      -         
DWACT_ADD_CI_0_g_array_11_2[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         13.203      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     13.717      -         
DWACT_ADD_CI_0_g_array_12_6[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         14.039      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     14.976      -         
I_66                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[15]         NOR2B       A             In      -         15.297      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[15]         NOR2B       Y             Out     0.488     15.786      -         
counterPixelsCaptured_8[15]                                Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         16.107      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 16.646 is 6.458(38.8%) logic and 10.188(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.271
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.310

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           481       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       B             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       Y             Out     0.607     2.703       -         
substate_25_sqmuxa                                         Net         -             -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.252       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.880       -         
DWACT_ADD_CI_0_TMP[0]                                      Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.265       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.780       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.586       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.101       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.284       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.799       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.982      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.496      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.303      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.817      -         
DWACT_ADD_CI_0_g_array_11_2[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         13.203      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     14.140      -         
I_65                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[14]         NOR2B       A             In      -         14.461      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[14]         NOR2B       Y             Out     0.488     14.950      -         
counterPixelsCaptured_8[14]                                Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         15.271      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.810 is 5.943(37.6%) logic and 9.866(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.207
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.245

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           481       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       B             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       Y             Out     0.607     2.703       -         
substate_25_sqmuxa                                         Net         -             -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.252       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.880       -         
DWACT_ADD_CI_0_TMP[0]                                      Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.265       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.780       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.586       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.101       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.284       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.799       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.982      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.496      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         12.303      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     12.817      -         
DWACT_ADD_CI_0_g_array_12_5[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         13.139      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     14.076      -         
I_60                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[13]         NOR2B       A             In      -         14.397      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[13]         NOR2B       Y             Out     0.488     14.885      -         
counterPixelsCaptured_8[13]                                Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         15.207      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.746 is 5.943(37.7%) logic and 9.802(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.786
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.825

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           481       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       B             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       Y             Out     0.607     2.703       -         
substate_25_sqmuxa                                         Net         -             -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.252       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.880       -         
DWACT_ADD_CI_0_TMP[0]                                      Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.265       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.780       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.586       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.101       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.284       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.799       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       A             In      -         10.982      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       Y             Out     0.514     11.496      -         
DWACT_ADD_CI_0_g_array_11_1[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       A             In      -         11.882      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       Y             Out     0.514     12.397      -         
DWACT_ADD_CI_0_g_array_12_4[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        B             In      -         12.718      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        Y             Out     0.937     13.655      -         
I_56                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[11]         NOR2B       A             In      -         13.976      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[11]         NOR2B       Y             Out     0.488     14.465      -         
counterPixelsCaptured_8[11]                                Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[11]             DFN1        D             In      -         14.786      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.325 is 5.943(38.8%) logic and 9.382(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.371
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.410

    Number of logic level(s):                9
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[12] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|clkgenerator_0_clkCameraSS_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           481       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       B             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR3B       Y             Out     0.607     2.703       -         
substate_25_sqmuxa                                         Net         -             -       2.550     -           27        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.252       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.880       -         
DWACT_ADD_CI_0_TMP[0]                                      Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.265       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.780       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.586       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.101       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.284       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.799       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.982      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.496      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        B             In      -         12.303      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        Y             Out     0.937     13.240      -         
I_58                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[12]         NOR2B       A             In      -         13.561      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[12]         NOR2B       Y             Out     0.488     14.049      -         
counterPixelsCaptured_8[12]                                Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[12]             DFN1        D             In      -         14.371      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 14.910 is 5.429(36.4%) logic and 9.481(63.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2   229      1.0      229.0
             AND2A     4      1.0        4.0
              AND3    54      1.0       54.0
               AO1   325      1.0      325.0
              AO17     1      1.0        1.0
              AO1A    35      1.0       35.0
              AO1B    13      1.0       13.0
              AO1C    35      1.0       35.0
              AO1D     7      1.0        7.0
              AOI1    16      1.0       16.0
             AOI1B     8      1.0        8.0
               AX1     2      1.0        2.0
              AX1A     3      1.0        3.0
              AX1B     7      1.0        7.0
              AX1C     1      1.0        1.0
              AX1D     4      1.0        4.0
              AX1E     2      1.0        2.0
              AXO1     1      1.0        1.0
              AXO5     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     8      1.0        8.0
            CLKINT     3      0.0        0.0
               GND    33      0.0        0.0
               INV    70      1.0       70.0
              MIN3     1      1.0        1.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   303      1.0      303.0
              MX2A    10      1.0       10.0
              MX2B    14      1.0       14.0
              MX2C     4      1.0        4.0
             NAND2     8      1.0        8.0
            NAND3A    32      1.0       32.0
              NOR2    99      1.0       99.0
             NOR2A   172      1.0      172.0
             NOR2B   629      1.0      629.0
              NOR3    22      1.0       22.0
             NOR3A    85      1.0       85.0
             NOR3B   106      1.0      106.0
             NOR3C    67      1.0       67.0
               OA1    25      1.0       25.0
              OA1A    27      1.0       27.0
              OA1B     9      1.0        9.0
              OA1C    13      1.0       13.0
              OAI1     6      1.0        6.0
               OR2   140      1.0      140.0
              OR2A    82      1.0       82.0
              OR2B    31      1.0       31.0
               OR3   161      1.0      161.0
              OR3A    16      1.0       16.0
              OR3B     3      1.0        3.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    33      0.0        0.0
               XA1     7      1.0        7.0
              XA1A    12      1.0       12.0
              XA1B     6      1.0        6.0
              XA1C    11      1.0       11.0
             XAI1A     1      1.0        1.0
             XNOR2   206      1.0      206.0
             XNOR3   132      1.0      132.0
               XO1     1      1.0        1.0
              XOR2   513      1.0      513.0
              XOR3    34      1.0       34.0
             ZOR3I     1      1.0        1.0


              DFN1   302      1.0      302.0
            DFN1C0   384      1.0      384.0
            DFN1E0    31      1.0       31.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1   116      1.0      116.0
          DFN1E1C0   201      1.0      201.0
            DFN1P0     8      1.0        8.0
            RAM4K9    16      0.0        0.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL  4995              4906.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     4
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    59
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    93


Core Cells         : 4906 of 11520 (43%)
IO Cells           : 93

  RAM/ROM Usage Summary
Block Rams : 17 of 24 (70%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:17s; Memory used current: 49MB peak: 193MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime
# Tue Jun 18 12:50:44 2013

###########################################################]
