
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Ö
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
í
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
õ
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
l
Command: %s
53*	vivadotcl2D
0synth_design -top classify -part xc7z010clg400-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-349
ó
%s*synth2á
sStarting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:01:54 . Memory (MB): peak = 792.082 ; gain = 147.383
2default:default
÷
synthesizing module '%s'638*oasys2
classify2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
562default:default8@Z8-638
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u12default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
992default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
482default:default8@Z8-638
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
w02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
512default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
n02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
542default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
m02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
572default:default8@Z8-3848
°
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized02default:default2
12default:default2
12default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
482default:default8@Z8-256
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u22default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
1082default:default8@Z8-3491
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u32default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
1172default:default8@Z8-3491
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u42default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
1262default:default8@Z8-3491
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u52default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
1352default:default8@Z8-3491
N
%s*synth2?
+	Parameter N bound to: 16 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
compare2default:default2h
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
292default:default2
u62default:default2
compare2default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
1442default:default8@Z8-3491
ë
%done synthesizing module '%s' (%s#%s)256*oasys2
classify2default:default2
22default:default2
12default:default2i
S/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd2default:default2
562default:default8@Z8-256
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 827.902 ; gain = 183.203
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 827.902 ; gain = 183.203
2default:default
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
n02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
542default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
w02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
512default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2
m02default:default2+
compare__parameterized02default:default2j
T/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd2default:default2
572default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ò
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
ô
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ï
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
y
%s*synth2j
VPart Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1093.078 ; gain = 448.379
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
4
%s*synth2%
Module classify 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module compare__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp0_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\tmp1_reg[5] 2default:default2+
compare__parameterized02default:defaultZ8-3332
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1093.078 ; gain = 448.379
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp1_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp1_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp1_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp1_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u1/tmp1_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u2/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u2/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u2/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u2/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u2/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u3/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u3/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u3/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u3/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u3/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u4/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u4/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u4/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u4/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u4/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u5/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u5/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u5/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u5/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u5/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u6/tmp0_reg[4] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u6/tmp0_reg[3] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u6/tmp0_reg[2] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u6/tmp0_reg[1] 2default:default2
classify2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\u6/tmp0_reg[0] 2default:default2
classify2default:defaultZ8-3332
†
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\tmp13_reg[1] 2default:default2
classify2default:defaultZ8-3332
†
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\tmp13_reg[0] 2default:default2
classify2default:defaultZ8-3332
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     1|
2default:default
;
%s*synth2,
|2     |CARRY4 |    20|
2default:default
;
%s*synth2,
|3     |LUT1   |     6|
2default:default
;
%s*synth2,
|4     |LUT2   |   126|
2default:default
;
%s*synth2,
|5     |LUT3   |    17|
2default:default
;
%s*synth2,
|6     |LUT4   |    16|
2default:default
;
%s*synth2,
|7     |LUT5   |    17|
2default:default
;
%s*synth2,
|8     |LUT6   |     6|
2default:default
;
%s*synth2,
|9     |FDCE   |    56|
2default:default
;
%s*synth2,
|10    |FDRE   |     1|
2default:default
;
%s*synth2,
|11    |IBUF   |    82|
2default:default
;
%s*synth2,
|12    |OBUF   |     1|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
X
%s*synth2I
5+------+---------+--------------------------+------+
2default:default
X
%s*synth2I
5|      |Instance |Module                    |Cells |
2default:default
X
%s*synth2I
5+------+---------+--------------------------+------+
2default:default
X
%s*synth2I
5|1     |top      |                          |   349|
2default:default
X
%s*synth2I
5|2     |  u5     |compare__parameterized0   |    50|
2default:default
X
%s*synth2I
5|3     |  u6     |compare__parameterized0_0 |    51|
2default:default
X
%s*synth2I
5|4     |  u1     |compare__parameterized0_1 |    11|
2default:default
X
%s*synth2I
5|5     |  u2     |compare__parameterized0_2 |    50|
2default:default
X
%s*synth2I
5|6     |  u3     |compare__parameterized0_3 |    50|
2default:default
X
%s*synth2I
5|7     |  u4     |compare__parameterized0_4 |    50|
2default:default
X
%s*synth2I
5+------+---------+--------------------------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 55 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
822default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
192default:default2
552default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:222default:default2
00:00:322default:default2
1473.6132default:default2
734.5272default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1477.637 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Mar 24 18:44:11 20162default:defaultZ17-206