

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Nov 25 00:18:34 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2612|     2612| 26.120 us | 26.120 us |  2612|  2612|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      200|      200|        11|         10|          1|    20|    yes   |
        |- Loop 2  |      201|      201|        12|         10|          1|    20|    yes   |
        |- Loop 3  |     2003|     2003|         9|          5|          1|   400|    yes   |
        |- Loop 4  |      200|      200|        11|         10|          1|    20|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11
  * Pipeline-1: initiation interval (II) = 10, depth = 12
  * Pipeline-2: initiation interval (II) = 5, depth = 9
  * Pipeline-3: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 4
  Pipeline-0 : II = 10, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 10, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-2 : II = 5, D = 9, States = { 27 28 29 30 31 32 33 34 35 }
  Pipeline-3 : II = 10, D = 11, States = { 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 26 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 27 
27 --> 36 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 
36 --> 37 
37 --> 48 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 37 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %a) nounwind, !map !7"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %b) nounwind, !map !13"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %c) nounwind, !map !17"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_buff_0 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 53 'alloca' 'a_buff_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%a_buff_1 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 54 'alloca' 'a_buff_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_buff_2 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 55 'alloca' 'a_buff_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%a_buff_3 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 56 'alloca' 'a_buff_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_buff_4 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 57 'alloca' 'a_buff_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_buff_5 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 58 'alloca' 'a_buff_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%a_buff_6 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 59 'alloca' 'a_buff_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_buff_7 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 60 'alloca' 'a_buff_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_buff_8 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 61 'alloca' 'a_buff_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_buff_9 = alloca [20 x i64], align 8" [mm_mult.cc:11]   --->   Operation 62 'alloca' 'a_buff_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%b_buff = alloca [200 x i64], align 8" [mm_mult.cc:12]   --->   Operation 63 'alloca' 'b_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%c_buff = alloca [400 x i32], align 4" [mm_mult.cc:13]   --->   Operation 64 'alloca' 'c_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %1" [mm_mult.cc:19]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %i_0, -12" [mm_mult.cc:19]   --->   Operation 67 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [mm_mult.cc:19]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader3.preheader, label %hls_label_0" [mm_mult.cc:19]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_0, i4 0)" [mm_mult.cc:22]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln22_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [mm_mult.cc:22]   --->   Operation 72 'bitconcatenate' 'shl_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i7 %shl_ln22_1 to i9" [mm_mult.cc:22]   --->   Operation 73 'zext' 'zext_ln22_21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln22 = add i9 %shl_ln, %zext_ln22_21" [mm_mult.cc:22]   --->   Operation 74 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i9 %add_ln22 to i64" [mm_mult.cc:22]   --->   Operation 75 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_1" [mm_mult.cc:22]   --->   Operation 76 'getelementptr' 'a_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [mm_mult.cc:22]   --->   Operation 77 'load' 'a_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln22 = or i9 %add_ln22, 1" [mm_mult.cc:22]   --->   Operation 78 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i9 %or_ln22 to i64" [mm_mult.cc:22]   --->   Operation 79 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_2" [mm_mult.cc:22]   --->   Operation 80 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [mm_mult.cc:22]   --->   Operation 81 'load' 'a_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [mm_mult.cc:22]   --->   Operation 82 'load' 'a_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [mm_mult.cc:22]   --->   Operation 83 'load' 'a_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i9 %add_ln22, 2" [mm_mult.cc:22]   --->   Operation 84 'or' 'or_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i9 %or_ln22_1 to i64" [mm_mult.cc:22]   --->   Operation 85 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_3" [mm_mult.cc:22]   --->   Operation 86 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [mm_mult.cc:22]   --->   Operation 87 'load' 'a_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i9 %add_ln22, 3" [mm_mult.cc:22]   --->   Operation 88 'or' 'or_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i9 %or_ln22_2 to i64" [mm_mult.cc:22]   --->   Operation 89 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_4" [mm_mult.cc:22]   --->   Operation 90 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [mm_mult.cc:22]   --->   Operation 91 'load' 'a_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [mm_mult.cc:22]   --->   Operation 92 'load' 'a_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [mm_mult.cc:22]   --->   Operation 93 'load' 'a_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln22_1 = add i9 %add_ln22, 4" [mm_mult.cc:22]   --->   Operation 94 'add' 'add_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i9 %add_ln22_1 to i64" [mm_mult.cc:22]   --->   Operation 95 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_5" [mm_mult.cc:22]   --->   Operation 96 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [mm_mult.cc:22]   --->   Operation 97 'load' 'a_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln22_2 = add i9 %add_ln22, 5" [mm_mult.cc:22]   --->   Operation 98 'add' 'add_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i9 %add_ln22_2 to i64" [mm_mult.cc:22]   --->   Operation 99 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_6" [mm_mult.cc:22]   --->   Operation 100 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [mm_mult.cc:22]   --->   Operation 101 'load' 'a_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 102 [1/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [mm_mult.cc:22]   --->   Operation 102 'load' 'a_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [mm_mult.cc:22]   --->   Operation 103 'load' 'a_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln22_3 = add i9 %add_ln22, 6" [mm_mult.cc:22]   --->   Operation 104 'add' 'add_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i9 %add_ln22_3 to i64" [mm_mult.cc:22]   --->   Operation 105 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_7" [mm_mult.cc:22]   --->   Operation 106 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [mm_mult.cc:22]   --->   Operation 107 'load' 'a_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln22_4 = add i9 %add_ln22, 7" [mm_mult.cc:22]   --->   Operation 108 'add' 'add_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i9 %add_ln22_4 to i64" [mm_mult.cc:22]   --->   Operation 109 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_8" [mm_mult.cc:22]   --->   Operation 110 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [mm_mult.cc:22]   --->   Operation 111 'load' 'a_load_7' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [mm_mult.cc:22]   --->   Operation 112 'load' 'a_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [mm_mult.cc:22]   --->   Operation 113 'load' 'a_load_7' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln22_5 = add i9 %add_ln22, 8" [mm_mult.cc:22]   --->   Operation 114 'add' 'add_ln22_5' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i9 %add_ln22_5 to i64" [mm_mult.cc:22]   --->   Operation 115 'zext' 'zext_ln22_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_9" [mm_mult.cc:22]   --->   Operation 116 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [mm_mult.cc:22]   --->   Operation 117 'load' 'a_load_8' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln22_6 = add i9 %add_ln22, 9" [mm_mult.cc:22]   --->   Operation 118 'add' 'add_ln22_6' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i9 %add_ln22_6 to i64" [mm_mult.cc:22]   --->   Operation 119 'zext' 'zext_ln22_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_10" [mm_mult.cc:22]   --->   Operation 120 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [mm_mult.cc:22]   --->   Operation 121 'load' 'a_load_9' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [mm_mult.cc:22]   --->   Operation 122 'load' 'a_load_8' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 123 [1/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [mm_mult.cc:22]   --->   Operation 123 'load' 'a_load_9' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln22_7 = add i9 %add_ln22, 10" [mm_mult.cc:22]   --->   Operation 124 'add' 'add_ln22_7' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i9 %add_ln22_7 to i64" [mm_mult.cc:22]   --->   Operation 125 'zext' 'zext_ln22_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_11" [mm_mult.cc:22]   --->   Operation 126 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [mm_mult.cc:22]   --->   Operation 127 'load' 'a_load_10' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 128 [1/1] (1.82ns)   --->   "%add_ln22_8 = add i9 %add_ln22, 11" [mm_mult.cc:22]   --->   Operation 128 'add' 'add_ln22_8' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i9 %add_ln22_8 to i64" [mm_mult.cc:22]   --->   Operation 129 'zext' 'zext_ln22_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_12" [mm_mult.cc:22]   --->   Operation 130 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [mm_mult.cc:22]   --->   Operation 131 'load' 'a_load_11' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %i_0 to i64" [mm_mult.cc:22]   --->   Operation 132 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%a_buff_0_addr = getelementptr [20 x i64]* %a_buff_0, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 133 'getelementptr' 'a_buff_0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%a_buff_1_addr = getelementptr [20 x i64]* %a_buff_1, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 134 'getelementptr' 'a_buff_1_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 135 [1/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [mm_mult.cc:22]   --->   Operation 135 'load' 'a_load_10' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_10, i32 %a_load)" [mm_mult.cc:22]   --->   Operation 136 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.25ns)   --->   "store i64 %tmp_s, i64* %a_buff_0_addr, align 8" [mm_mult.cc:22]   --->   Operation 137 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 138 [1/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [mm_mult.cc:22]   --->   Operation 138 'load' 'a_load_11' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_11, i32 %a_load_1)" [mm_mult.cc:22]   --->   Operation 139 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (3.25ns)   --->   "store i64 %tmp_1, i64* %a_buff_1_addr, align 8" [mm_mult.cc:22]   --->   Operation 140 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 141 [1/1] (1.82ns)   --->   "%add_ln22_9 = add i9 %add_ln22, 12" [mm_mult.cc:22]   --->   Operation 141 'add' 'add_ln22_9' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i9 %add_ln22_9 to i64" [mm_mult.cc:22]   --->   Operation 142 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_13" [mm_mult.cc:22]   --->   Operation 143 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [mm_mult.cc:22]   --->   Operation 144 'load' 'a_load_12' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 145 [1/1] (1.82ns)   --->   "%add_ln22_10 = add i9 %add_ln22, 13" [mm_mult.cc:22]   --->   Operation 145 'add' 'add_ln22_10' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i9 %add_ln22_10 to i64" [mm_mult.cc:22]   --->   Operation 146 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_14" [mm_mult.cc:22]   --->   Operation 147 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [mm_mult.cc:22]   --->   Operation 148 'load' 'a_load_13' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%a_buff_2_addr = getelementptr [20 x i64]* %a_buff_2, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 149 'getelementptr' 'a_buff_2_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%a_buff_3_addr = getelementptr [20 x i64]* %a_buff_3, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 150 'getelementptr' 'a_buff_3_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [mm_mult.cc:22]   --->   Operation 151 'load' 'a_load_12' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_12, i32 %a_load_2)" [mm_mult.cc:22]   --->   Operation 152 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (3.25ns)   --->   "store i64 %tmp_2, i64* %a_buff_2_addr, align 8" [mm_mult.cc:22]   --->   Operation 153 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 154 [1/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [mm_mult.cc:22]   --->   Operation 154 'load' 'a_load_13' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_13, i32 %a_load_3)" [mm_mult.cc:22]   --->   Operation 155 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (3.25ns)   --->   "store i64 %tmp_3, i64* %a_buff_3_addr, align 8" [mm_mult.cc:22]   --->   Operation 156 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 157 [1/1] (1.82ns)   --->   "%add_ln22_11 = add i9 %add_ln22, 14" [mm_mult.cc:22]   --->   Operation 157 'add' 'add_ln22_11' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i9 %add_ln22_11 to i64" [mm_mult.cc:22]   --->   Operation 158 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_15" [mm_mult.cc:22]   --->   Operation 159 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 160 [2/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [mm_mult.cc:22]   --->   Operation 160 'load' 'a_load_14' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 161 [1/1] (1.82ns)   --->   "%add_ln22_12 = add i9 %add_ln22, 15" [mm_mult.cc:22]   --->   Operation 161 'add' 'add_ln22_12' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i9 %add_ln22_12 to i64" [mm_mult.cc:22]   --->   Operation 162 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_16" [mm_mult.cc:22]   --->   Operation 163 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 164 [2/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [mm_mult.cc:22]   --->   Operation 164 'load' 'a_load_15' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%a_buff_4_addr = getelementptr [20 x i64]* %a_buff_4, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 165 'getelementptr' 'a_buff_4_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%a_buff_5_addr = getelementptr [20 x i64]* %a_buff_5, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 166 'getelementptr' 'a_buff_5_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 167 [1/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [mm_mult.cc:22]   --->   Operation 167 'load' 'a_load_14' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_14, i32 %a_load_4)" [mm_mult.cc:22]   --->   Operation 168 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (3.25ns)   --->   "store i64 %tmp_4, i64* %a_buff_4_addr, align 8" [mm_mult.cc:22]   --->   Operation 169 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 170 [1/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [mm_mult.cc:22]   --->   Operation 170 'load' 'a_load_15' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_15, i32 %a_load_5)" [mm_mult.cc:22]   --->   Operation 171 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (3.25ns)   --->   "store i64 %tmp_5, i64* %a_buff_5_addr, align 8" [mm_mult.cc:22]   --->   Operation 172 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln22_13 = add i9 %add_ln22, 16" [mm_mult.cc:22]   --->   Operation 173 'add' 'add_ln22_13' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i9 %add_ln22_13 to i64" [mm_mult.cc:22]   --->   Operation 174 'zext' 'zext_ln22_17' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_17" [mm_mult.cc:22]   --->   Operation 175 'getelementptr' 'a_addr_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [mm_mult.cc:22]   --->   Operation 176 'load' 'a_load_16' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln22_14 = add i9 %add_ln22, 17" [mm_mult.cc:22]   --->   Operation 177 'add' 'add_ln22_14' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i9 %add_ln22_14 to i64" [mm_mult.cc:22]   --->   Operation 178 'zext' 'zext_ln22_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_18" [mm_mult.cc:22]   --->   Operation 179 'getelementptr' 'a_addr_17' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 180 [2/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [mm_mult.cc:22]   --->   Operation 180 'load' 'a_load_17' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%a_buff_6_addr = getelementptr [20 x i64]* %a_buff_6, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 181 'getelementptr' 'a_buff_6_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%a_buff_7_addr = getelementptr [20 x i64]* %a_buff_7, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 182 'getelementptr' 'a_buff_7_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 183 [1/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [mm_mult.cc:22]   --->   Operation 183 'load' 'a_load_16' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_16, i32 %a_load_6)" [mm_mult.cc:22]   --->   Operation 184 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (3.25ns)   --->   "store i64 %tmp_6, i64* %a_buff_6_addr, align 8" [mm_mult.cc:22]   --->   Operation 185 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 186 [1/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [mm_mult.cc:22]   --->   Operation 186 'load' 'a_load_17' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_17, i32 %a_load_7)" [mm_mult.cc:22]   --->   Operation 187 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (3.25ns)   --->   "store i64 %tmp_7, i64* %a_buff_7_addr, align 8" [mm_mult.cc:22]   --->   Operation 188 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 189 [1/1] (1.82ns)   --->   "%add_ln22_15 = add i9 %add_ln22, 18" [mm_mult.cc:22]   --->   Operation 189 'add' 'add_ln22_15' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i9 %add_ln22_15 to i64" [mm_mult.cc:22]   --->   Operation 190 'zext' 'zext_ln22_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_19" [mm_mult.cc:22]   --->   Operation 191 'getelementptr' 'a_addr_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 192 [2/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [mm_mult.cc:22]   --->   Operation 192 'load' 'a_load_18' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 193 [1/1] (1.82ns)   --->   "%add_ln22_16 = add i9 %add_ln22, 19" [mm_mult.cc:22]   --->   Operation 193 'add' 'add_ln22_16' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i9 %add_ln22_16 to i64" [mm_mult.cc:22]   --->   Operation 194 'zext' 'zext_ln22_20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_20" [mm_mult.cc:22]   --->   Operation 195 'getelementptr' 'a_addr_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 196 [2/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [mm_mult.cc:22]   --->   Operation 196 'load' 'a_load_19' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [mm_mult.cc:19]   --->   Operation 197 'specregionbegin' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:20]   --->   Operation 198 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%a_buff_8_addr = getelementptr [20 x i64]* %a_buff_8, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 199 'getelementptr' 'a_buff_8_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%a_buff_9_addr = getelementptr [20 x i64]* %a_buff_9, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 200 'getelementptr' 'a_buff_9_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 201 [1/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [mm_mult.cc:22]   --->   Operation 201 'load' 'a_load_18' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_18, i32 %a_load_8)" [mm_mult.cc:22]   --->   Operation 202 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %a_buff_8_addr, align 8" [mm_mult.cc:22]   --->   Operation 203 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 204 [1/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [mm_mult.cc:22]   --->   Operation 204 'load' 'a_load_19' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_19, i32 %a_load_9)" [mm_mult.cc:22]   --->   Operation 205 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (3.25ns)   --->   "store i64 %tmp_9, i64* %a_buff_9_addr, align 8" [mm_mult.cc:22]   --->   Operation 206 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [mm_mult.cc:24]   --->   Operation 207 'specregionend' 'empty_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [mm_mult.cc:19]   --->   Operation 208 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.76>
ST_13 : Operation 209 [1/1] (1.76ns)   --->   "br label %.preheader3" [mm_mult.cc:26]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 3> <Delay = 5.07>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_1, %hls_label_1 ], [ 0, %.preheader3.preheader ]"   --->   Operation 210 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %add_ln29_35, %hls_label_1 ], [ 0, %.preheader3.preheader ]" [mm_mult.cc:29]   --->   Operation 211 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i1_0, -12" [mm_mult.cc:26]   --->   Operation 212 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 213 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i1_0, 1" [mm_mult.cc:26]   --->   Operation 214 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader1.preheader, label %hls_label_1" [mm_mult.cc:26]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i1_0, i4 0)" [mm_mult.cc:29]   --->   Operation 216 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln29_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i1_0, i2 0)" [mm_mult.cc:29]   --->   Operation 217 'bitconcatenate' 'shl_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %shl_ln29_1 to i9" [mm_mult.cc:29]   --->   Operation 218 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %shl_ln1, %zext_ln29_1" [mm_mult.cc:29]   --->   Operation 219 'add' 'add_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %add_ln29 to i64" [mm_mult.cc:29]   --->   Operation 220 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29" [mm_mult.cc:29]   --->   Operation 221 'getelementptr' 'b_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 222 [2/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [mm_mult.cc:29]   --->   Operation 222 'load' 'b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_14 : Operation 223 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp ult i5 %i1_0, 10" [mm_mult.cc:29]   --->   Operation 223 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.78ns)   --->   "%add_ln29_17 = add i5 %i1_0, -10" [mm_mult.cc:29]   --->   Operation 224 'add' 'add_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i5 %i1_0, i5 %add_ln29_17" [mm_mult.cc:29]   --->   Operation 225 'select' 'select_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %phi_mul, i32 9)" [mm_mult.cc:29]   --->   Operation 226 'bitselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln29_2 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_13, i5 0)" [mm_mult.cc:29]   --->   Operation 227 'bitconcatenate' 'shl_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%empty_10 = or i6 %shl_ln29_2, 31" [mm_mult.cc:29]   --->   Operation 228 'or' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.42ns)   --->   "%icmp_ln29_1 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 229 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 230 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 231 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i7 %zext_ln29_26, i7 %zext_ln29_27" [mm_mult.cc:29]   --->   Operation 232 'select' 'select_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%select_ln29_2 = select i1 %icmp_ln29_1, i7 %zext_ln29_27, i7 %zext_ln29_26" [mm_mult.cc:29]   --->   Operation 233 'select' 'select_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29_1 = xor i7 %select_ln29_1, 63" [mm_mult.cc:29]   --->   Operation 234 'xor' 'xor_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%zext_ln29_30 = zext i7 %select_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 235 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%zext_ln29_31 = zext i7 %xor_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 236 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%shl_ln29_3 = shl i64 -1, %zext_ln29_30" [mm_mult.cc:29]   --->   Operation 237 'shl' 'shl_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%lshr_ln29 = lshr i64 -1, %zext_ln29_31" [mm_mult.cc:29]   --->   Operation 238 'lshr' 'lshr_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29 = and i64 %shl_ln29_3, %lshr_ln29" [mm_mult.cc:29]   --->   Operation 239 'and' 'and_ln29' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_13, i2 0)" [mm_mult.cc:29]   --->   Operation 240 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i3 %tmp_15 to i8" [mm_mult.cc:29]   --->   Operation 241 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (2.66ns)   --->   "%shl_ln29_4 = shl i8 15, %zext_ln29_32" [mm_mult.cc:29]   --->   Operation 242 'shl' 'shl_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln29 = or i9 %add_ln29, 1" [mm_mult.cc:29]   --->   Operation 243 'or' 'or_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i9 %or_ln29 to i64" [mm_mult.cc:29]   --->   Operation 244 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_3" [mm_mult.cc:29]   --->   Operation 245 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 246 [2/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [mm_mult.cc:29]   --->   Operation 246 'load' 'b_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_14 : Operation 247 [1/1] (1.42ns)   --->   "%icmp_ln29_2 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 247 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 248 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 249 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%select_ln29_5 = select i1 %icmp_ln29_2, i7 %zext_ln29_33, i7 %zext_ln29_34" [mm_mult.cc:29]   --->   Operation 250 'select' 'select_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%select_ln29_6 = select i1 %icmp_ln29_2, i7 %zext_ln29_34, i7 %zext_ln29_33" [mm_mult.cc:29]   --->   Operation 251 'select' 'select_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%xor_ln29_3 = xor i7 %select_ln29_5, 63" [mm_mult.cc:29]   --->   Operation 252 'xor' 'xor_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%zext_ln29_37 = zext i7 %select_ln29_6 to i64" [mm_mult.cc:29]   --->   Operation 253 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%zext_ln29_38 = zext i7 %xor_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 254 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%shl_ln29_6 = shl i64 -1, %zext_ln29_37" [mm_mult.cc:29]   --->   Operation 255 'shl' 'shl_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%lshr_ln29_1 = lshr i64 -1, %zext_ln29_38" [mm_mult.cc:29]   --->   Operation 256 'lshr' 'lshr_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_2 = and i64 %shl_ln29_6, %lshr_ln29_1" [mm_mult.cc:29]   --->   Operation 257 'and' 'and_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (1.42ns)   --->   "%icmp_ln29_3 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 258 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 259 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 260 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%select_ln29_9 = select i1 %icmp_ln29_3, i7 %zext_ln29_39, i7 %zext_ln29_40" [mm_mult.cc:29]   --->   Operation 261 'select' 'select_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%select_ln29_10 = select i1 %icmp_ln29_3, i7 %zext_ln29_40, i7 %zext_ln29_39" [mm_mult.cc:29]   --->   Operation 262 'select' 'select_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%xor_ln29_5 = xor i7 %select_ln29_9, 63" [mm_mult.cc:29]   --->   Operation 263 'xor' 'xor_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%zext_ln29_43 = zext i7 %select_ln29_10 to i64" [mm_mult.cc:29]   --->   Operation 264 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%zext_ln29_44 = zext i7 %xor_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 265 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%shl_ln29_8 = shl i64 -1, %zext_ln29_43" [mm_mult.cc:29]   --->   Operation 266 'shl' 'shl_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%lshr_ln29_2 = lshr i64 -1, %zext_ln29_44" [mm_mult.cc:29]   --->   Operation 267 'lshr' 'lshr_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_4 = and i64 %shl_ln29_8, %lshr_ln29_2" [mm_mult.cc:29]   --->   Operation 268 'and' 'and_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (1.42ns)   --->   "%icmp_ln29_4 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 269 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 270 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 271 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%select_ln29_13 = select i1 %icmp_ln29_4, i7 %zext_ln29_45, i7 %zext_ln29_46" [mm_mult.cc:29]   --->   Operation 272 'select' 'select_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%select_ln29_14 = select i1 %icmp_ln29_4, i7 %zext_ln29_46, i7 %zext_ln29_45" [mm_mult.cc:29]   --->   Operation 273 'select' 'select_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%xor_ln29_7 = xor i7 %select_ln29_13, 63" [mm_mult.cc:29]   --->   Operation 274 'xor' 'xor_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%zext_ln29_49 = zext i7 %select_ln29_14 to i64" [mm_mult.cc:29]   --->   Operation 275 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%zext_ln29_50 = zext i7 %xor_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 276 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%shl_ln29_10 = shl i64 -1, %zext_ln29_49" [mm_mult.cc:29]   --->   Operation 277 'shl' 'shl_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%lshr_ln29_3 = lshr i64 -1, %zext_ln29_50" [mm_mult.cc:29]   --->   Operation 278 'lshr' 'lshr_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_6 = and i64 %shl_ln29_10, %lshr_ln29_3" [mm_mult.cc:29]   --->   Operation 279 'and' 'and_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (1.42ns)   --->   "%icmp_ln29_5 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 280 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 281 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln29_52 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 282 'zext' 'zext_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%select_ln29_17 = select i1 %icmp_ln29_5, i7 %zext_ln29_51, i7 %zext_ln29_52" [mm_mult.cc:29]   --->   Operation 283 'select' 'select_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%select_ln29_18 = select i1 %icmp_ln29_5, i7 %zext_ln29_52, i7 %zext_ln29_51" [mm_mult.cc:29]   --->   Operation 284 'select' 'select_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%xor_ln29_9 = xor i7 %select_ln29_17, 63" [mm_mult.cc:29]   --->   Operation 285 'xor' 'xor_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%zext_ln29_55 = zext i7 %select_ln29_18 to i64" [mm_mult.cc:29]   --->   Operation 286 'zext' 'zext_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%zext_ln29_56 = zext i7 %xor_ln29_9 to i64" [mm_mult.cc:29]   --->   Operation 287 'zext' 'zext_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%shl_ln29_12 = shl i64 -1, %zext_ln29_55" [mm_mult.cc:29]   --->   Operation 288 'shl' 'shl_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%lshr_ln29_4 = lshr i64 -1, %zext_ln29_56" [mm_mult.cc:29]   --->   Operation 289 'lshr' 'lshr_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_8 = and i64 %shl_ln29_12, %lshr_ln29_4" [mm_mult.cc:29]   --->   Operation 290 'and' 'and_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (1.42ns)   --->   "%icmp_ln29_6 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 291 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln29_57 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 292 'zext' 'zext_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln29_58 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 293 'zext' 'zext_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%select_ln29_21 = select i1 %icmp_ln29_6, i7 %zext_ln29_57, i7 %zext_ln29_58" [mm_mult.cc:29]   --->   Operation 294 'select' 'select_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%select_ln29_22 = select i1 %icmp_ln29_6, i7 %zext_ln29_58, i7 %zext_ln29_57" [mm_mult.cc:29]   --->   Operation 295 'select' 'select_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%xor_ln29_11 = xor i7 %select_ln29_21, 63" [mm_mult.cc:29]   --->   Operation 296 'xor' 'xor_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%zext_ln29_61 = zext i7 %select_ln29_22 to i64" [mm_mult.cc:29]   --->   Operation 297 'zext' 'zext_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%zext_ln29_62 = zext i7 %xor_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 298 'zext' 'zext_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%shl_ln29_14 = shl i64 -1, %zext_ln29_61" [mm_mult.cc:29]   --->   Operation 299 'shl' 'shl_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%lshr_ln29_5 = lshr i64 -1, %zext_ln29_62" [mm_mult.cc:29]   --->   Operation 300 'lshr' 'lshr_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_10 = and i64 %shl_ln29_14, %lshr_ln29_5" [mm_mult.cc:29]   --->   Operation 301 'and' 'and_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (1.42ns)   --->   "%icmp_ln29_7 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 302 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln29_63 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 303 'zext' 'zext_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln29_64 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 304 'zext' 'zext_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%select_ln29_25 = select i1 %icmp_ln29_7, i7 %zext_ln29_63, i7 %zext_ln29_64" [mm_mult.cc:29]   --->   Operation 305 'select' 'select_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%select_ln29_26 = select i1 %icmp_ln29_7, i7 %zext_ln29_64, i7 %zext_ln29_63" [mm_mult.cc:29]   --->   Operation 306 'select' 'select_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%xor_ln29_13 = xor i7 %select_ln29_25, 63" [mm_mult.cc:29]   --->   Operation 307 'xor' 'xor_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%zext_ln29_67 = zext i7 %select_ln29_26 to i64" [mm_mult.cc:29]   --->   Operation 308 'zext' 'zext_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%zext_ln29_68 = zext i7 %xor_ln29_13 to i64" [mm_mult.cc:29]   --->   Operation 309 'zext' 'zext_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%shl_ln29_16 = shl i64 -1, %zext_ln29_67" [mm_mult.cc:29]   --->   Operation 310 'shl' 'shl_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%lshr_ln29_6 = lshr i64 -1, %zext_ln29_68" [mm_mult.cc:29]   --->   Operation 311 'lshr' 'lshr_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_12 = and i64 %shl_ln29_16, %lshr_ln29_6" [mm_mult.cc:29]   --->   Operation 312 'and' 'and_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (1.42ns)   --->   "%icmp_ln29_8 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 313 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln29_69 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 314 'zext' 'zext_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln29_70 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 315 'zext' 'zext_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%select_ln29_29 = select i1 %icmp_ln29_8, i7 %zext_ln29_69, i7 %zext_ln29_70" [mm_mult.cc:29]   --->   Operation 316 'select' 'select_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%select_ln29_30 = select i1 %icmp_ln29_8, i7 %zext_ln29_70, i7 %zext_ln29_69" [mm_mult.cc:29]   --->   Operation 317 'select' 'select_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%xor_ln29_15 = xor i7 %select_ln29_29, 63" [mm_mult.cc:29]   --->   Operation 318 'xor' 'xor_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%zext_ln29_73 = zext i7 %select_ln29_30 to i64" [mm_mult.cc:29]   --->   Operation 319 'zext' 'zext_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%zext_ln29_74 = zext i7 %xor_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 320 'zext' 'zext_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%shl_ln29_18 = shl i64 -1, %zext_ln29_73" [mm_mult.cc:29]   --->   Operation 321 'shl' 'shl_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%lshr_ln29_7 = lshr i64 -1, %zext_ln29_74" [mm_mult.cc:29]   --->   Operation 322 'lshr' 'lshr_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_14 = and i64 %shl_ln29_18, %lshr_ln29_7" [mm_mult.cc:29]   --->   Operation 323 'and' 'and_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (1.42ns)   --->   "%icmp_ln29_9 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 324 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln29_75 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 325 'zext' 'zext_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln29_76 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 326 'zext' 'zext_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%select_ln29_33 = select i1 %icmp_ln29_9, i7 %zext_ln29_75, i7 %zext_ln29_76" [mm_mult.cc:29]   --->   Operation 327 'select' 'select_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%select_ln29_34 = select i1 %icmp_ln29_9, i7 %zext_ln29_76, i7 %zext_ln29_75" [mm_mult.cc:29]   --->   Operation 328 'select' 'select_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%xor_ln29_17 = xor i7 %select_ln29_33, 63" [mm_mult.cc:29]   --->   Operation 329 'xor' 'xor_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%zext_ln29_79 = zext i7 %select_ln29_34 to i64" [mm_mult.cc:29]   --->   Operation 330 'zext' 'zext_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%zext_ln29_80 = zext i7 %xor_ln29_17 to i64" [mm_mult.cc:29]   --->   Operation 331 'zext' 'zext_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%shl_ln29_20 = shl i64 -1, %zext_ln29_79" [mm_mult.cc:29]   --->   Operation 332 'shl' 'shl_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%lshr_ln29_8 = lshr i64 -1, %zext_ln29_80" [mm_mult.cc:29]   --->   Operation 333 'lshr' 'lshr_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_16 = and i64 %shl_ln29_20, %lshr_ln29_8" [mm_mult.cc:29]   --->   Operation 334 'and' 'and_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (1.42ns)   --->   "%icmp_ln29_10 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 335 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln29_81 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 336 'zext' 'zext_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln29_82 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 337 'zext' 'zext_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%select_ln29_37 = select i1 %icmp_ln29_10, i7 %zext_ln29_81, i7 %zext_ln29_82" [mm_mult.cc:29]   --->   Operation 338 'select' 'select_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%select_ln29_38 = select i1 %icmp_ln29_10, i7 %zext_ln29_82, i7 %zext_ln29_81" [mm_mult.cc:29]   --->   Operation 339 'select' 'select_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%xor_ln29_19 = xor i7 %select_ln29_37, 63" [mm_mult.cc:29]   --->   Operation 340 'xor' 'xor_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%zext_ln29_85 = zext i7 %select_ln29_38 to i64" [mm_mult.cc:29]   --->   Operation 341 'zext' 'zext_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%zext_ln29_86 = zext i7 %xor_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 342 'zext' 'zext_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%shl_ln29_22 = shl i64 -1, %zext_ln29_85" [mm_mult.cc:29]   --->   Operation 343 'shl' 'shl_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%lshr_ln29_9 = lshr i64 -1, %zext_ln29_86" [mm_mult.cc:29]   --->   Operation 344 'lshr' 'lshr_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_18 = and i64 %shl_ln29_22, %lshr_ln29_9" [mm_mult.cc:29]   --->   Operation 345 'and' 'and_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 7.67>
ST_15 : Operation 346 [1/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [mm_mult.cc:29]   --->   Operation 346 'load' 'b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_15 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%zext_ln29_28 = zext i32 %b_load to i64" [mm_mult.cc:29]   --->   Operation 347 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%xor_ln29 = xor i7 %zext_ln29_26, 63" [mm_mult.cc:29]   --->   Operation 348 'xor' 'xor_ln29' <Predicate = (!icmp_ln26 & icmp_ln29_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%select_ln29_3 = select i1 %icmp_ln29_1, i7 %xor_ln29, i7 %zext_ln29_26" [mm_mult.cc:29]   --->   Operation 349 'select' 'select_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%zext_ln29_29 = zext i7 %select_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 350 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29 = shl i64 %zext_ln29_28, %zext_ln29_29" [mm_mult.cc:29]   --->   Operation 351 'shl' 'shl_ln29' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [mm_mult.cc:29]   --->   Operation 352 'load' 'b_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_15 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%zext_ln29_35 = zext i32 %b_load_1 to i64" [mm_mult.cc:29]   --->   Operation 353 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%xor_ln29_2 = xor i7 %zext_ln29_33, 63" [mm_mult.cc:29]   --->   Operation 354 'xor' 'xor_ln29_2' <Predicate = (!icmp_ln26 & icmp_ln29_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%select_ln29_7 = select i1 %icmp_ln29_2, i7 %xor_ln29_2, i7 %zext_ln29_33" [mm_mult.cc:29]   --->   Operation 355 'select' 'select_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%zext_ln29_36 = zext i7 %select_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 356 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_5 = shl i64 %zext_ln29_35, %zext_ln29_36" [mm_mult.cc:29]   --->   Operation 357 'shl' 'shl_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i9 %add_ln29, 2" [mm_mult.cc:29]   --->   Operation 358 'or' 'or_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i9 %or_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 359 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_4" [mm_mult.cc:29]   --->   Operation 360 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 361 [2/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [mm_mult.cc:29]   --->   Operation 361 'load' 'b_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i9 %add_ln29, 3" [mm_mult.cc:29]   --->   Operation 362 'or' 'or_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i9 %or_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 363 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_5" [mm_mult.cc:29]   --->   Operation 364 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 365 [2/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [mm_mult.cc:29]   --->   Operation 365 'load' 'b_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_15 : Operation 366 [1/1] (1.42ns)   --->   "%icmp_ln29_11 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 366 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln29_87 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 367 'zext' 'zext_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln29_88 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 368 'zext' 'zext_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%select_ln29_41 = select i1 %icmp_ln29_11, i7 %zext_ln29_87, i7 %zext_ln29_88" [mm_mult.cc:29]   --->   Operation 369 'select' 'select_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%select_ln29_42 = select i1 %icmp_ln29_11, i7 %zext_ln29_88, i7 %zext_ln29_87" [mm_mult.cc:29]   --->   Operation 370 'select' 'select_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%xor_ln29_21 = xor i7 %select_ln29_41, 63" [mm_mult.cc:29]   --->   Operation 371 'xor' 'xor_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%zext_ln29_91 = zext i7 %select_ln29_42 to i64" [mm_mult.cc:29]   --->   Operation 372 'zext' 'zext_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%zext_ln29_92 = zext i7 %xor_ln29_21 to i64" [mm_mult.cc:29]   --->   Operation 373 'zext' 'zext_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%shl_ln29_24 = shl i64 -1, %zext_ln29_91" [mm_mult.cc:29]   --->   Operation 374 'shl' 'shl_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%lshr_ln29_10 = lshr i64 -1, %zext_ln29_92" [mm_mult.cc:29]   --->   Operation 375 'lshr' 'lshr_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_20 = and i64 %shl_ln29_24, %lshr_ln29_10" [mm_mult.cc:29]   --->   Operation 376 'and' 'and_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (1.42ns)   --->   "%icmp_ln29_12 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 377 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln29_93 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 378 'zext' 'zext_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln29_94 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 379 'zext' 'zext_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%select_ln29_45 = select i1 %icmp_ln29_12, i7 %zext_ln29_93, i7 %zext_ln29_94" [mm_mult.cc:29]   --->   Operation 380 'select' 'select_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%select_ln29_46 = select i1 %icmp_ln29_12, i7 %zext_ln29_94, i7 %zext_ln29_93" [mm_mult.cc:29]   --->   Operation 381 'select' 'select_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%xor_ln29_23 = xor i7 %select_ln29_45, 63" [mm_mult.cc:29]   --->   Operation 382 'xor' 'xor_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%zext_ln29_97 = zext i7 %select_ln29_46 to i64" [mm_mult.cc:29]   --->   Operation 383 'zext' 'zext_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%zext_ln29_98 = zext i7 %xor_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 384 'zext' 'zext_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%shl_ln29_26 = shl i64 -1, %zext_ln29_97" [mm_mult.cc:29]   --->   Operation 385 'shl' 'shl_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%lshr_ln29_11 = lshr i64 -1, %zext_ln29_98" [mm_mult.cc:29]   --->   Operation 386 'lshr' 'lshr_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_22 = and i64 %shl_ln29_26, %lshr_ln29_11" [mm_mult.cc:29]   --->   Operation 387 'and' 'and_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [1/1] (1.42ns)   --->   "%icmp_ln29_13 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 388 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln29_99 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 389 'zext' 'zext_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln29_100 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 390 'zext' 'zext_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%select_ln29_49 = select i1 %icmp_ln29_13, i7 %zext_ln29_99, i7 %zext_ln29_100" [mm_mult.cc:29]   --->   Operation 391 'select' 'select_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%select_ln29_50 = select i1 %icmp_ln29_13, i7 %zext_ln29_100, i7 %zext_ln29_99" [mm_mult.cc:29]   --->   Operation 392 'select' 'select_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%xor_ln29_25 = xor i7 %select_ln29_49, 63" [mm_mult.cc:29]   --->   Operation 393 'xor' 'xor_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%zext_ln29_103 = zext i7 %select_ln29_50 to i64" [mm_mult.cc:29]   --->   Operation 394 'zext' 'zext_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%zext_ln29_104 = zext i7 %xor_ln29_25 to i64" [mm_mult.cc:29]   --->   Operation 395 'zext' 'zext_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%shl_ln29_28 = shl i64 -1, %zext_ln29_103" [mm_mult.cc:29]   --->   Operation 396 'shl' 'shl_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%lshr_ln29_12 = lshr i64 -1, %zext_ln29_104" [mm_mult.cc:29]   --->   Operation 397 'lshr' 'lshr_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_24 = and i64 %shl_ln29_28, %lshr_ln29_12" [mm_mult.cc:29]   --->   Operation 398 'and' 'and_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 399 [1/1] (1.42ns)   --->   "%icmp_ln29_14 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 399 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln29_105 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 400 'zext' 'zext_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln29_106 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 401 'zext' 'zext_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%select_ln29_53 = select i1 %icmp_ln29_14, i7 %zext_ln29_105, i7 %zext_ln29_106" [mm_mult.cc:29]   --->   Operation 402 'select' 'select_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%select_ln29_54 = select i1 %icmp_ln29_14, i7 %zext_ln29_106, i7 %zext_ln29_105" [mm_mult.cc:29]   --->   Operation 403 'select' 'select_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%xor_ln29_27 = xor i7 %select_ln29_53, 63" [mm_mult.cc:29]   --->   Operation 404 'xor' 'xor_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%zext_ln29_109 = zext i7 %select_ln29_54 to i64" [mm_mult.cc:29]   --->   Operation 405 'zext' 'zext_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%zext_ln29_110 = zext i7 %xor_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 406 'zext' 'zext_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%shl_ln29_30 = shl i64 -1, %zext_ln29_109" [mm_mult.cc:29]   --->   Operation 407 'shl' 'shl_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%lshr_ln29_13 = lshr i64 -1, %zext_ln29_110" [mm_mult.cc:29]   --->   Operation 408 'lshr' 'lshr_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_26 = and i64 %shl_ln29_30, %lshr_ln29_13" [mm_mult.cc:29]   --->   Operation 409 'and' 'and_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (1.42ns)   --->   "%icmp_ln29_15 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 410 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln29_111 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 411 'zext' 'zext_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln29_112 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 412 'zext' 'zext_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%select_ln29_57 = select i1 %icmp_ln29_15, i7 %zext_ln29_111, i7 %zext_ln29_112" [mm_mult.cc:29]   --->   Operation 413 'select' 'select_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%select_ln29_58 = select i1 %icmp_ln29_15, i7 %zext_ln29_112, i7 %zext_ln29_111" [mm_mult.cc:29]   --->   Operation 414 'select' 'select_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%xor_ln29_29 = xor i7 %select_ln29_57, 63" [mm_mult.cc:29]   --->   Operation 415 'xor' 'xor_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%zext_ln29_115 = zext i7 %select_ln29_58 to i64" [mm_mult.cc:29]   --->   Operation 416 'zext' 'zext_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%zext_ln29_116 = zext i7 %xor_ln29_29 to i64" [mm_mult.cc:29]   --->   Operation 417 'zext' 'zext_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%shl_ln29_32 = shl i64 -1, %zext_ln29_115" [mm_mult.cc:29]   --->   Operation 418 'shl' 'shl_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%lshr_ln29_14 = lshr i64 -1, %zext_ln29_116" [mm_mult.cc:29]   --->   Operation 419 'lshr' 'lshr_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 420 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_28 = and i64 %shl_ln29_32, %lshr_ln29_14" [mm_mult.cc:29]   --->   Operation 420 'and' 'and_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (1.42ns)   --->   "%icmp_ln29_16 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 421 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln29_117 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 422 'zext' 'zext_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln29_118 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 423 'zext' 'zext_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%select_ln29_61 = select i1 %icmp_ln29_16, i7 %zext_ln29_117, i7 %zext_ln29_118" [mm_mult.cc:29]   --->   Operation 424 'select' 'select_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%select_ln29_62 = select i1 %icmp_ln29_16, i7 %zext_ln29_118, i7 %zext_ln29_117" [mm_mult.cc:29]   --->   Operation 425 'select' 'select_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%xor_ln29_31 = xor i7 %select_ln29_61, 63" [mm_mult.cc:29]   --->   Operation 426 'xor' 'xor_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%zext_ln29_121 = zext i7 %select_ln29_62 to i64" [mm_mult.cc:29]   --->   Operation 427 'zext' 'zext_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%zext_ln29_122 = zext i7 %xor_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 428 'zext' 'zext_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%shl_ln29_34 = shl i64 -1, %zext_ln29_121" [mm_mult.cc:29]   --->   Operation 429 'shl' 'shl_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%lshr_ln29_15 = lshr i64 -1, %zext_ln29_122" [mm_mult.cc:29]   --->   Operation 430 'lshr' 'lshr_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 431 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_30 = and i64 %shl_ln29_34, %lshr_ln29_15" [mm_mult.cc:29]   --->   Operation 431 'and' 'and_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (1.42ns)   --->   "%icmp_ln29_17 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 432 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln29_123 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 433 'zext' 'zext_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln29_124 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 434 'zext' 'zext_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%select_ln29_65 = select i1 %icmp_ln29_17, i7 %zext_ln29_123, i7 %zext_ln29_124" [mm_mult.cc:29]   --->   Operation 435 'select' 'select_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%select_ln29_66 = select i1 %icmp_ln29_17, i7 %zext_ln29_124, i7 %zext_ln29_123" [mm_mult.cc:29]   --->   Operation 436 'select' 'select_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%xor_ln29_33 = xor i7 %select_ln29_65, 63" [mm_mult.cc:29]   --->   Operation 437 'xor' 'xor_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%zext_ln29_127 = zext i7 %select_ln29_66 to i64" [mm_mult.cc:29]   --->   Operation 438 'zext' 'zext_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%zext_ln29_128 = zext i7 %xor_ln29_33 to i64" [mm_mult.cc:29]   --->   Operation 439 'zext' 'zext_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%shl_ln29_36 = shl i64 -1, %zext_ln29_127" [mm_mult.cc:29]   --->   Operation 440 'shl' 'shl_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%lshr_ln29_16 = lshr i64 -1, %zext_ln29_128" [mm_mult.cc:29]   --->   Operation 441 'lshr' 'lshr_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_32 = and i64 %shl_ln29_36, %lshr_ln29_16" [mm_mult.cc:29]   --->   Operation 442 'and' 'and_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/1] (1.42ns)   --->   "%icmp_ln29_18 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 443 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln29_129 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 444 'zext' 'zext_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln29_130 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 445 'zext' 'zext_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%select_ln29_69 = select i1 %icmp_ln29_18, i7 %zext_ln29_129, i7 %zext_ln29_130" [mm_mult.cc:29]   --->   Operation 446 'select' 'select_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%select_ln29_70 = select i1 %icmp_ln29_18, i7 %zext_ln29_130, i7 %zext_ln29_129" [mm_mult.cc:29]   --->   Operation 447 'select' 'select_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%xor_ln29_35 = xor i7 %select_ln29_69, 63" [mm_mult.cc:29]   --->   Operation 448 'xor' 'xor_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%zext_ln29_133 = zext i7 %select_ln29_70 to i64" [mm_mult.cc:29]   --->   Operation 449 'zext' 'zext_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%zext_ln29_134 = zext i7 %xor_ln29_35 to i64" [mm_mult.cc:29]   --->   Operation 450 'zext' 'zext_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%shl_ln29_38 = shl i64 -1, %zext_ln29_133" [mm_mult.cc:29]   --->   Operation 451 'shl' 'shl_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%lshr_ln29_17 = lshr i64 -1, %zext_ln29_134" [mm_mult.cc:29]   --->   Operation 452 'lshr' 'lshr_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_34 = and i64 %shl_ln29_38, %lshr_ln29_17" [mm_mult.cc:29]   --->   Operation 453 'and' 'and_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 7.67>
ST_16 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln29, i4 0)" [mm_mult.cc:29]   --->   Operation 454 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln29, i2 0)" [mm_mult.cc:29]   --->   Operation 455 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i7 %tmp_12 to i9" [mm_mult.cc:29]   --->   Operation 456 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (1.82ns)   --->   "%add_ln29_18 = add i9 %zext_ln29_2, %tmp_11" [mm_mult.cc:29]   --->   Operation 457 'add' 'add_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i9 %add_ln29_18 to i64" [mm_mult.cc:29]   --->   Operation 458 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%b_buff_addr = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_22" [mm_mult.cc:29]   --->   Operation 459 'getelementptr' 'b_buff_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln29_3 = or i9 %add_ln29_18, 1" [mm_mult.cc:29]   --->   Operation 460 'or' 'or_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i9 %or_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 461 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%b_buff_addr_1 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_23" [mm_mult.cc:29]   --->   Operation 462 'getelementptr' 'b_buff_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%tmp_14 = call i64 @llvm.part.select.i64(i64 %shl_ln29, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 463 'partselect' 'tmp_14' <Predicate = (!icmp_ln26 & icmp_ln29_1)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%select_ln29_4 = select i1 %icmp_ln29_1, i64 %tmp_14, i64 %shl_ln29" [mm_mult.cc:29]   --->   Operation 464 'select' 'select_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 465 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_1 = and i64 %select_ln29_4, %and_ln29" [mm_mult.cc:29]   --->   Operation 465 'and' 'and_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 466 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr, i64 %and_ln29_1, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 466 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%tmp_16 = call i64 @llvm.part.select.i64(i64 %shl_ln29_5, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 467 'partselect' 'tmp_16' <Predicate = (!icmp_ln26 & icmp_ln29_2)> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%select_ln29_8 = select i1 %icmp_ln29_2, i64 %tmp_16, i64 %shl_ln29_5" [mm_mult.cc:29]   --->   Operation 468 'select' 'select_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 469 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_3 = and i64 %select_ln29_8, %and_ln29_2" [mm_mult.cc:29]   --->   Operation 469 'and' 'and_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 470 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_1, i64 %and_ln29_3, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 470 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 471 [1/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [mm_mult.cc:29]   --->   Operation 471 'load' 'b_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%zext_ln29_41 = zext i32 %b_load_2 to i64" [mm_mult.cc:29]   --->   Operation 472 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%xor_ln29_4 = xor i7 %zext_ln29_39, 63" [mm_mult.cc:29]   --->   Operation 473 'xor' 'xor_ln29_4' <Predicate = (!icmp_ln26 & icmp_ln29_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%select_ln29_11 = select i1 %icmp_ln29_3, i7 %xor_ln29_4, i7 %zext_ln29_39" [mm_mult.cc:29]   --->   Operation 474 'select' 'select_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%zext_ln29_42 = zext i7 %select_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 475 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 476 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_7 = shl i64 %zext_ln29_41, %zext_ln29_42" [mm_mult.cc:29]   --->   Operation 476 'shl' 'shl_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [mm_mult.cc:29]   --->   Operation 477 'load' 'b_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%zext_ln29_47 = zext i32 %b_load_3 to i64" [mm_mult.cc:29]   --->   Operation 478 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%xor_ln29_6 = xor i7 %zext_ln29_45, 63" [mm_mult.cc:29]   --->   Operation 479 'xor' 'xor_ln29_6' <Predicate = (!icmp_ln26 & icmp_ln29_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%select_ln29_15 = select i1 %icmp_ln29_4, i7 %xor_ln29_6, i7 %zext_ln29_45" [mm_mult.cc:29]   --->   Operation 480 'select' 'select_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%zext_ln29_48 = zext i7 %select_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 481 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 482 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_9 = shl i64 %zext_ln29_47, %zext_ln29_48" [mm_mult.cc:29]   --->   Operation 482 'shl' 'shl_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 483 [1/1] (1.82ns)   --->   "%add_ln29_1 = add i9 %add_ln29, 4" [mm_mult.cc:29]   --->   Operation 483 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i9 %add_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 484 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_6" [mm_mult.cc:29]   --->   Operation 485 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 486 [2/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [mm_mult.cc:29]   --->   Operation 486 'load' 'b_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 487 [1/1] (1.82ns)   --->   "%add_ln29_2 = add i9 %add_ln29, 5" [mm_mult.cc:29]   --->   Operation 487 'add' 'add_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i9 %add_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 488 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_7" [mm_mult.cc:29]   --->   Operation 489 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 490 [2/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [mm_mult.cc:29]   --->   Operation 490 'load' 'b_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 17 <SV = 6> <Delay = 7.67>
ST_17 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln29_4 = or i9 %add_ln29_18, 2" [mm_mult.cc:29]   --->   Operation 491 'or' 'or_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i9 %or_ln29_4 to i64" [mm_mult.cc:29]   --->   Operation 492 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 493 [1/1] (0.00ns)   --->   "%b_buff_addr_2 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_24" [mm_mult.cc:29]   --->   Operation 493 'getelementptr' 'b_buff_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln29_5 = or i9 %add_ln29_18, 3" [mm_mult.cc:29]   --->   Operation 494 'or' 'or_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i9 %or_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 495 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 496 [1/1] (0.00ns)   --->   "%b_buff_addr_3 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_25" [mm_mult.cc:29]   --->   Operation 496 'getelementptr' 'b_buff_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%tmp_17 = call i64 @llvm.part.select.i64(i64 %shl_ln29_7, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 497 'partselect' 'tmp_17' <Predicate = (!icmp_ln26 & icmp_ln29_3)> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%select_ln29_12 = select i1 %icmp_ln29_3, i64 %tmp_17, i64 %shl_ln29_7" [mm_mult.cc:29]   --->   Operation 498 'select' 'select_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 499 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_5 = and i64 %select_ln29_12, %and_ln29_4" [mm_mult.cc:29]   --->   Operation 499 'and' 'and_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 500 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_2, i64 %and_ln29_5, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 500 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%tmp_18 = call i64 @llvm.part.select.i64(i64 %shl_ln29_9, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 501 'partselect' 'tmp_18' <Predicate = (!icmp_ln26 & icmp_ln29_4)> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%select_ln29_16 = select i1 %icmp_ln29_4, i64 %tmp_18, i64 %shl_ln29_9" [mm_mult.cc:29]   --->   Operation 502 'select' 'select_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 503 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_7 = and i64 %select_ln29_16, %and_ln29_6" [mm_mult.cc:29]   --->   Operation 503 'and' 'and_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 504 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_3, i64 %and_ln29_7, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 504 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 505 [1/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [mm_mult.cc:29]   --->   Operation 505 'load' 'b_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%zext_ln29_53 = zext i32 %b_load_4 to i64" [mm_mult.cc:29]   --->   Operation 506 'zext' 'zext_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%xor_ln29_8 = xor i7 %zext_ln29_51, 63" [mm_mult.cc:29]   --->   Operation 507 'xor' 'xor_ln29_8' <Predicate = (!icmp_ln26 & icmp_ln29_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%select_ln29_19 = select i1 %icmp_ln29_5, i7 %xor_ln29_8, i7 %zext_ln29_51" [mm_mult.cc:29]   --->   Operation 508 'select' 'select_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%zext_ln29_54 = zext i7 %select_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 509 'zext' 'zext_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_11 = shl i64 %zext_ln29_53, %zext_ln29_54" [mm_mult.cc:29]   --->   Operation 510 'shl' 'shl_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 511 [1/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [mm_mult.cc:29]   --->   Operation 511 'load' 'b_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%zext_ln29_59 = zext i32 %b_load_5 to i64" [mm_mult.cc:29]   --->   Operation 512 'zext' 'zext_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%xor_ln29_10 = xor i7 %zext_ln29_57, 63" [mm_mult.cc:29]   --->   Operation 513 'xor' 'xor_ln29_10' <Predicate = (!icmp_ln26 & icmp_ln29_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%select_ln29_23 = select i1 %icmp_ln29_6, i7 %xor_ln29_10, i7 %zext_ln29_57" [mm_mult.cc:29]   --->   Operation 514 'select' 'select_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%zext_ln29_60 = zext i7 %select_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 515 'zext' 'zext_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_13 = shl i64 %zext_ln29_59, %zext_ln29_60" [mm_mult.cc:29]   --->   Operation 516 'shl' 'shl_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 517 [1/1] (1.82ns)   --->   "%add_ln29_3 = add i9 %add_ln29, 6" [mm_mult.cc:29]   --->   Operation 517 'add' 'add_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i9 %add_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 518 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 519 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_8" [mm_mult.cc:29]   --->   Operation 519 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 520 [2/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [mm_mult.cc:29]   --->   Operation 520 'load' 'b_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 521 [1/1] (1.82ns)   --->   "%add_ln29_4 = add i9 %add_ln29, 7" [mm_mult.cc:29]   --->   Operation 521 'add' 'add_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i9 %add_ln29_4 to i64" [mm_mult.cc:29]   --->   Operation 522 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 523 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_9" [mm_mult.cc:29]   --->   Operation 523 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 524 [2/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [mm_mult.cc:29]   --->   Operation 524 'load' 'b_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 18 <SV = 7> <Delay = 7.67>
ST_18 : Operation 525 [1/1] (1.82ns)   --->   "%add_ln29_19 = add i9 %add_ln29_18, 4" [mm_mult.cc:29]   --->   Operation 525 'add' 'add_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i9 %add_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 526 'sext' 'sext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%b_buff_addr_4 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29" [mm_mult.cc:29]   --->   Operation 527 'getelementptr' 'b_buff_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (1.82ns)   --->   "%add_ln29_20 = add i9 %add_ln29_18, 5" [mm_mult.cc:29]   --->   Operation 528 'add' 'add_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i9 %add_ln29_20 to i64" [mm_mult.cc:29]   --->   Operation 529 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%b_buff_addr_5 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_1" [mm_mult.cc:29]   --->   Operation 530 'getelementptr' 'b_buff_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%tmp_19 = call i64 @llvm.part.select.i64(i64 %shl_ln29_11, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 531 'partselect' 'tmp_19' <Predicate = (!icmp_ln26 & icmp_ln29_5)> <Delay = 0.00>
ST_18 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%select_ln29_20 = select i1 %icmp_ln29_5, i64 %tmp_19, i64 %shl_ln29_11" [mm_mult.cc:29]   --->   Operation 532 'select' 'select_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 533 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_9 = and i64 %select_ln29_20, %and_ln29_8" [mm_mult.cc:29]   --->   Operation 533 'and' 'and_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 534 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_4, i64 %and_ln29_9, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 534 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_18 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%tmp_20 = call i64 @llvm.part.select.i64(i64 %shl_ln29_13, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 535 'partselect' 'tmp_20' <Predicate = (!icmp_ln26 & icmp_ln29_6)> <Delay = 0.00>
ST_18 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%select_ln29_24 = select i1 %icmp_ln29_6, i64 %tmp_20, i64 %shl_ln29_13" [mm_mult.cc:29]   --->   Operation 536 'select' 'select_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 537 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_11 = and i64 %select_ln29_24, %and_ln29_10" [mm_mult.cc:29]   --->   Operation 537 'and' 'and_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 538 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_5, i64 %and_ln29_11, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 538 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_18 : Operation 539 [1/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [mm_mult.cc:29]   --->   Operation 539 'load' 'b_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_18 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%zext_ln29_65 = zext i32 %b_load_6 to i64" [mm_mult.cc:29]   --->   Operation 540 'zext' 'zext_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%xor_ln29_12 = xor i7 %zext_ln29_63, 63" [mm_mult.cc:29]   --->   Operation 541 'xor' 'xor_ln29_12' <Predicate = (!icmp_ln26 & icmp_ln29_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%select_ln29_27 = select i1 %icmp_ln29_7, i7 %xor_ln29_12, i7 %zext_ln29_63" [mm_mult.cc:29]   --->   Operation 542 'select' 'select_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%zext_ln29_66 = zext i7 %select_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 543 'zext' 'zext_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 544 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_15 = shl i64 %zext_ln29_65, %zext_ln29_66" [mm_mult.cc:29]   --->   Operation 544 'shl' 'shl_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 545 [1/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [mm_mult.cc:29]   --->   Operation 545 'load' 'b_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_18 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%zext_ln29_71 = zext i32 %b_load_7 to i64" [mm_mult.cc:29]   --->   Operation 546 'zext' 'zext_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%xor_ln29_14 = xor i7 %zext_ln29_69, 63" [mm_mult.cc:29]   --->   Operation 547 'xor' 'xor_ln29_14' <Predicate = (!icmp_ln26 & icmp_ln29_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%select_ln29_31 = select i1 %icmp_ln29_8, i7 %xor_ln29_14, i7 %zext_ln29_69" [mm_mult.cc:29]   --->   Operation 548 'select' 'select_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%zext_ln29_72 = zext i7 %select_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 549 'zext' 'zext_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 550 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_17 = shl i64 %zext_ln29_71, %zext_ln29_72" [mm_mult.cc:29]   --->   Operation 550 'shl' 'shl_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 551 [1/1] (1.82ns)   --->   "%add_ln29_5 = add i9 %add_ln29, 8" [mm_mult.cc:29]   --->   Operation 551 'add' 'add_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i9 %add_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 552 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_10" [mm_mult.cc:29]   --->   Operation 553 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 554 [2/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [mm_mult.cc:29]   --->   Operation 554 'load' 'b_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_18 : Operation 555 [1/1] (1.82ns)   --->   "%add_ln29_6 = add i9 %add_ln29, 9" [mm_mult.cc:29]   --->   Operation 555 'add' 'add_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i9 %add_ln29_6 to i64" [mm_mult.cc:29]   --->   Operation 556 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_11" [mm_mult.cc:29]   --->   Operation 557 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 558 [2/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [mm_mult.cc:29]   --->   Operation 558 'load' 'b_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 19 <SV = 8> <Delay = 7.67>
ST_19 : Operation 559 [1/1] (1.82ns)   --->   "%add_ln29_21 = add i9 %add_ln29_18, 6" [mm_mult.cc:29]   --->   Operation 559 'add' 'add_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i9 %add_ln29_21 to i64" [mm_mult.cc:29]   --->   Operation 560 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 561 [1/1] (0.00ns)   --->   "%b_buff_addr_6 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_2" [mm_mult.cc:29]   --->   Operation 561 'getelementptr' 'b_buff_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 562 [1/1] (1.82ns)   --->   "%add_ln29_22 = add i9 %add_ln29_18, 7" [mm_mult.cc:29]   --->   Operation 562 'add' 'add_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i9 %add_ln29_22 to i64" [mm_mult.cc:29]   --->   Operation 563 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (0.00ns)   --->   "%b_buff_addr_7 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_3" [mm_mult.cc:29]   --->   Operation 564 'getelementptr' 'b_buff_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%tmp_21 = call i64 @llvm.part.select.i64(i64 %shl_ln29_15, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 565 'partselect' 'tmp_21' <Predicate = (!icmp_ln26 & icmp_ln29_7)> <Delay = 0.00>
ST_19 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%select_ln29_28 = select i1 %icmp_ln29_7, i64 %tmp_21, i64 %shl_ln29_15" [mm_mult.cc:29]   --->   Operation 566 'select' 'select_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 567 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_13 = and i64 %select_ln29_28, %and_ln29_12" [mm_mult.cc:29]   --->   Operation 567 'and' 'and_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 568 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_6, i64 %and_ln29_13, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 568 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_19 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%tmp_22 = call i64 @llvm.part.select.i64(i64 %shl_ln29_17, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 569 'partselect' 'tmp_22' <Predicate = (!icmp_ln26 & icmp_ln29_8)> <Delay = 0.00>
ST_19 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%select_ln29_32 = select i1 %icmp_ln29_8, i64 %tmp_22, i64 %shl_ln29_17" [mm_mult.cc:29]   --->   Operation 570 'select' 'select_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 571 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_15 = and i64 %select_ln29_32, %and_ln29_14" [mm_mult.cc:29]   --->   Operation 571 'and' 'and_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 572 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_7, i64 %and_ln29_15, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 572 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_19 : Operation 573 [1/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [mm_mult.cc:29]   --->   Operation 573 'load' 'b_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_19 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%zext_ln29_77 = zext i32 %b_load_8 to i64" [mm_mult.cc:29]   --->   Operation 574 'zext' 'zext_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%xor_ln29_16 = xor i7 %zext_ln29_75, 63" [mm_mult.cc:29]   --->   Operation 575 'xor' 'xor_ln29_16' <Predicate = (!icmp_ln26 & icmp_ln29_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%select_ln29_35 = select i1 %icmp_ln29_9, i7 %xor_ln29_16, i7 %zext_ln29_75" [mm_mult.cc:29]   --->   Operation 576 'select' 'select_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%zext_ln29_78 = zext i7 %select_ln29_35 to i64" [mm_mult.cc:29]   --->   Operation 577 'zext' 'zext_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_19 = shl i64 %zext_ln29_77, %zext_ln29_78" [mm_mult.cc:29]   --->   Operation 578 'shl' 'shl_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 579 [1/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [mm_mult.cc:29]   --->   Operation 579 'load' 'b_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_19 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%zext_ln29_83 = zext i32 %b_load_9 to i64" [mm_mult.cc:29]   --->   Operation 580 'zext' 'zext_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%xor_ln29_18 = xor i7 %zext_ln29_81, 63" [mm_mult.cc:29]   --->   Operation 581 'xor' 'xor_ln29_18' <Predicate = (!icmp_ln26 & icmp_ln29_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%select_ln29_39 = select i1 %icmp_ln29_10, i7 %xor_ln29_18, i7 %zext_ln29_81" [mm_mult.cc:29]   --->   Operation 582 'select' 'select_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%zext_ln29_84 = zext i7 %select_ln29_39 to i64" [mm_mult.cc:29]   --->   Operation 583 'zext' 'zext_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 584 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_21 = shl i64 %zext_ln29_83, %zext_ln29_84" [mm_mult.cc:29]   --->   Operation 584 'shl' 'shl_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 585 [1/1] (1.82ns)   --->   "%add_ln29_7 = add i9 %add_ln29, 10" [mm_mult.cc:29]   --->   Operation 585 'add' 'add_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i9 %add_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 586 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_12" [mm_mult.cc:29]   --->   Operation 587 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 588 [2/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [mm_mult.cc:29]   --->   Operation 588 'load' 'b_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_19 : Operation 589 [1/1] (1.82ns)   --->   "%add_ln29_8 = add i9 %add_ln29, 11" [mm_mult.cc:29]   --->   Operation 589 'add' 'add_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i9 %add_ln29_8 to i64" [mm_mult.cc:29]   --->   Operation 590 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_13" [mm_mult.cc:29]   --->   Operation 591 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 592 [2/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [mm_mult.cc:29]   --->   Operation 592 'load' 'b_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 20 <SV = 9> <Delay = 7.67>
ST_20 : Operation 593 [1/1] (1.82ns)   --->   "%add_ln29_23 = add i9 %add_ln29_18, 8" [mm_mult.cc:29]   --->   Operation 593 'add' 'add_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i9 %add_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 594 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 595 [1/1] (0.00ns)   --->   "%b_buff_addr_8 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_4" [mm_mult.cc:29]   --->   Operation 595 'getelementptr' 'b_buff_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 596 [1/1] (1.82ns)   --->   "%add_ln29_24 = add i9 %add_ln29_18, 9" [mm_mult.cc:29]   --->   Operation 596 'add' 'add_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i9 %add_ln29_24 to i64" [mm_mult.cc:29]   --->   Operation 597 'sext' 'sext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 598 [1/1] (0.00ns)   --->   "%b_buff_addr_9 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_5" [mm_mult.cc:29]   --->   Operation 598 'getelementptr' 'b_buff_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%tmp_23 = call i64 @llvm.part.select.i64(i64 %shl_ln29_19, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 599 'partselect' 'tmp_23' <Predicate = (!icmp_ln26 & icmp_ln29_9)> <Delay = 0.00>
ST_20 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%select_ln29_36 = select i1 %icmp_ln29_9, i64 %tmp_23, i64 %shl_ln29_19" [mm_mult.cc:29]   --->   Operation 600 'select' 'select_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 601 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_17 = and i64 %select_ln29_36, %and_ln29_16" [mm_mult.cc:29]   --->   Operation 601 'and' 'and_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 602 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_8, i64 %and_ln29_17, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 602 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%tmp_24 = call i64 @llvm.part.select.i64(i64 %shl_ln29_21, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 603 'partselect' 'tmp_24' <Predicate = (!icmp_ln26 & icmp_ln29_10)> <Delay = 0.00>
ST_20 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%select_ln29_40 = select i1 %icmp_ln29_10, i64 %tmp_24, i64 %shl_ln29_21" [mm_mult.cc:29]   --->   Operation 604 'select' 'select_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 605 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_19 = and i64 %select_ln29_40, %and_ln29_18" [mm_mult.cc:29]   --->   Operation 605 'and' 'and_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 606 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_9, i64 %and_ln29_19, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 606 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 607 [1/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [mm_mult.cc:29]   --->   Operation 607 'load' 'b_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%zext_ln29_89 = zext i32 %b_load_10 to i64" [mm_mult.cc:29]   --->   Operation 608 'zext' 'zext_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%xor_ln29_20 = xor i7 %zext_ln29_87, 63" [mm_mult.cc:29]   --->   Operation 609 'xor' 'xor_ln29_20' <Predicate = (!icmp_ln26 & icmp_ln29_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%select_ln29_43 = select i1 %icmp_ln29_11, i7 %xor_ln29_20, i7 %zext_ln29_87" [mm_mult.cc:29]   --->   Operation 610 'select' 'select_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%zext_ln29_90 = zext i7 %select_ln29_43 to i64" [mm_mult.cc:29]   --->   Operation 611 'zext' 'zext_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 612 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_23 = shl i64 %zext_ln29_89, %zext_ln29_90" [mm_mult.cc:29]   --->   Operation 612 'shl' 'shl_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 613 [1/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [mm_mult.cc:29]   --->   Operation 613 'load' 'b_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%zext_ln29_95 = zext i32 %b_load_11 to i64" [mm_mult.cc:29]   --->   Operation 614 'zext' 'zext_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%xor_ln29_22 = xor i7 %zext_ln29_93, 63" [mm_mult.cc:29]   --->   Operation 615 'xor' 'xor_ln29_22' <Predicate = (!icmp_ln26 & icmp_ln29_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%select_ln29_47 = select i1 %icmp_ln29_12, i7 %xor_ln29_22, i7 %zext_ln29_93" [mm_mult.cc:29]   --->   Operation 616 'select' 'select_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%zext_ln29_96 = zext i7 %select_ln29_47 to i64" [mm_mult.cc:29]   --->   Operation 617 'zext' 'zext_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 618 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_25 = shl i64 %zext_ln29_95, %zext_ln29_96" [mm_mult.cc:29]   --->   Operation 618 'shl' 'shl_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 619 [1/1] (1.82ns)   --->   "%add_ln29_9 = add i9 %add_ln29, 12" [mm_mult.cc:29]   --->   Operation 619 'add' 'add_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i9 %add_ln29_9 to i64" [mm_mult.cc:29]   --->   Operation 620 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_14" [mm_mult.cc:29]   --->   Operation 621 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 622 [2/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [mm_mult.cc:29]   --->   Operation 622 'load' 'b_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_20 : Operation 623 [1/1] (1.82ns)   --->   "%add_ln29_10 = add i9 %add_ln29, 13" [mm_mult.cc:29]   --->   Operation 623 'add' 'add_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i9 %add_ln29_10 to i64" [mm_mult.cc:29]   --->   Operation 624 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_15" [mm_mult.cc:29]   --->   Operation 625 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 626 [2/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [mm_mult.cc:29]   --->   Operation 626 'load' 'b_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 21 <SV = 10> <Delay = 7.67>
ST_21 : Operation 627 [1/1] (1.82ns)   --->   "%add_ln29_25 = add i9 %add_ln29_18, 10" [mm_mult.cc:29]   --->   Operation 627 'add' 'add_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i9 %add_ln29_25 to i64" [mm_mult.cc:29]   --->   Operation 628 'sext' 'sext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%b_buff_addr_10 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_6" [mm_mult.cc:29]   --->   Operation 629 'getelementptr' 'b_buff_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (1.82ns)   --->   "%add_ln29_26 = add i9 %add_ln29_18, 11" [mm_mult.cc:29]   --->   Operation 630 'add' 'add_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i9 %add_ln29_26 to i64" [mm_mult.cc:29]   --->   Operation 631 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 632 [1/1] (0.00ns)   --->   "%b_buff_addr_11 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_7" [mm_mult.cc:29]   --->   Operation 632 'getelementptr' 'b_buff_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%tmp_25 = call i64 @llvm.part.select.i64(i64 %shl_ln29_23, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 633 'partselect' 'tmp_25' <Predicate = (!icmp_ln26 & icmp_ln29_11)> <Delay = 0.00>
ST_21 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%select_ln29_44 = select i1 %icmp_ln29_11, i64 %tmp_25, i64 %shl_ln29_23" [mm_mult.cc:29]   --->   Operation 634 'select' 'select_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 635 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_21 = and i64 %select_ln29_44, %and_ln29_20" [mm_mult.cc:29]   --->   Operation 635 'and' 'and_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 636 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_10, i64 %and_ln29_21, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 636 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%tmp_26 = call i64 @llvm.part.select.i64(i64 %shl_ln29_25, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 637 'partselect' 'tmp_26' <Predicate = (!icmp_ln26 & icmp_ln29_12)> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%select_ln29_48 = select i1 %icmp_ln29_12, i64 %tmp_26, i64 %shl_ln29_25" [mm_mult.cc:29]   --->   Operation 638 'select' 'select_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 639 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_23 = and i64 %select_ln29_48, %and_ln29_22" [mm_mult.cc:29]   --->   Operation 639 'and' 'and_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 640 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_11, i64 %and_ln29_23, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 640 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 641 [1/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [mm_mult.cc:29]   --->   Operation 641 'load' 'b_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%zext_ln29_101 = zext i32 %b_load_12 to i64" [mm_mult.cc:29]   --->   Operation 642 'zext' 'zext_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%xor_ln29_24 = xor i7 %zext_ln29_99, 63" [mm_mult.cc:29]   --->   Operation 643 'xor' 'xor_ln29_24' <Predicate = (!icmp_ln26 & icmp_ln29_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%select_ln29_51 = select i1 %icmp_ln29_13, i7 %xor_ln29_24, i7 %zext_ln29_99" [mm_mult.cc:29]   --->   Operation 644 'select' 'select_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%zext_ln29_102 = zext i7 %select_ln29_51 to i64" [mm_mult.cc:29]   --->   Operation 645 'zext' 'zext_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 646 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_27 = shl i64 %zext_ln29_101, %zext_ln29_102" [mm_mult.cc:29]   --->   Operation 646 'shl' 'shl_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 647 [1/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [mm_mult.cc:29]   --->   Operation 647 'load' 'b_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%zext_ln29_107 = zext i32 %b_load_13 to i64" [mm_mult.cc:29]   --->   Operation 648 'zext' 'zext_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%xor_ln29_26 = xor i7 %zext_ln29_105, 63" [mm_mult.cc:29]   --->   Operation 649 'xor' 'xor_ln29_26' <Predicate = (!icmp_ln26 & icmp_ln29_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%select_ln29_55 = select i1 %icmp_ln29_14, i7 %xor_ln29_26, i7 %zext_ln29_105" [mm_mult.cc:29]   --->   Operation 650 'select' 'select_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%zext_ln29_108 = zext i7 %select_ln29_55 to i64" [mm_mult.cc:29]   --->   Operation 651 'zext' 'zext_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 652 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_29 = shl i64 %zext_ln29_107, %zext_ln29_108" [mm_mult.cc:29]   --->   Operation 652 'shl' 'shl_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 653 [1/1] (1.82ns)   --->   "%add_ln29_11 = add i9 %add_ln29, 14" [mm_mult.cc:29]   --->   Operation 653 'add' 'add_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i9 %add_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 654 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 655 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_16" [mm_mult.cc:29]   --->   Operation 655 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 656 [2/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [mm_mult.cc:29]   --->   Operation 656 'load' 'b_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 657 [1/1] (1.82ns)   --->   "%add_ln29_12 = add i9 %add_ln29, 15" [mm_mult.cc:29]   --->   Operation 657 'add' 'add_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i9 %add_ln29_12 to i64" [mm_mult.cc:29]   --->   Operation 658 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 659 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_17" [mm_mult.cc:29]   --->   Operation 659 'getelementptr' 'b_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 660 [2/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [mm_mult.cc:29]   --->   Operation 660 'load' 'b_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 22 <SV = 11> <Delay = 7.67>
ST_22 : Operation 661 [1/1] (1.82ns)   --->   "%add_ln29_27 = add i9 %add_ln29_18, 12" [mm_mult.cc:29]   --->   Operation 661 'add' 'add_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i9 %add_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 662 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%b_buff_addr_12 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_8" [mm_mult.cc:29]   --->   Operation 663 'getelementptr' 'b_buff_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (1.82ns)   --->   "%add_ln29_28 = add i9 %add_ln29_18, 13" [mm_mult.cc:29]   --->   Operation 664 'add' 'add_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i9 %add_ln29_28 to i64" [mm_mult.cc:29]   --->   Operation 665 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%b_buff_addr_13 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_9" [mm_mult.cc:29]   --->   Operation 666 'getelementptr' 'b_buff_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%tmp_27 = call i64 @llvm.part.select.i64(i64 %shl_ln29_27, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 667 'partselect' 'tmp_27' <Predicate = (!icmp_ln26 & icmp_ln29_13)> <Delay = 0.00>
ST_22 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%select_ln29_52 = select i1 %icmp_ln29_13, i64 %tmp_27, i64 %shl_ln29_27" [mm_mult.cc:29]   --->   Operation 668 'select' 'select_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 669 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_25 = and i64 %select_ln29_52, %and_ln29_24" [mm_mult.cc:29]   --->   Operation 669 'and' 'and_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 670 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_12, i64 %and_ln29_25, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 670 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%tmp_28 = call i64 @llvm.part.select.i64(i64 %shl_ln29_29, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 671 'partselect' 'tmp_28' <Predicate = (!icmp_ln26 & icmp_ln29_14)> <Delay = 0.00>
ST_22 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%select_ln29_56 = select i1 %icmp_ln29_14, i64 %tmp_28, i64 %shl_ln29_29" [mm_mult.cc:29]   --->   Operation 672 'select' 'select_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 673 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_27 = and i64 %select_ln29_56, %and_ln29_26" [mm_mult.cc:29]   --->   Operation 673 'and' 'and_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 674 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_13, i64 %and_ln29_27, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 674 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 675 [1/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [mm_mult.cc:29]   --->   Operation 675 'load' 'b_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%zext_ln29_113 = zext i32 %b_load_14 to i64" [mm_mult.cc:29]   --->   Operation 676 'zext' 'zext_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%xor_ln29_28 = xor i7 %zext_ln29_111, 63" [mm_mult.cc:29]   --->   Operation 677 'xor' 'xor_ln29_28' <Predicate = (!icmp_ln26 & icmp_ln29_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%select_ln29_59 = select i1 %icmp_ln29_15, i7 %xor_ln29_28, i7 %zext_ln29_111" [mm_mult.cc:29]   --->   Operation 678 'select' 'select_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%zext_ln29_114 = zext i7 %select_ln29_59 to i64" [mm_mult.cc:29]   --->   Operation 679 'zext' 'zext_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 680 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_31 = shl i64 %zext_ln29_113, %zext_ln29_114" [mm_mult.cc:29]   --->   Operation 680 'shl' 'shl_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 681 [1/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [mm_mult.cc:29]   --->   Operation 681 'load' 'b_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%zext_ln29_119 = zext i32 %b_load_15 to i64" [mm_mult.cc:29]   --->   Operation 682 'zext' 'zext_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%xor_ln29_30 = xor i7 %zext_ln29_117, 63" [mm_mult.cc:29]   --->   Operation 683 'xor' 'xor_ln29_30' <Predicate = (!icmp_ln26 & icmp_ln29_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%select_ln29_63 = select i1 %icmp_ln29_16, i7 %xor_ln29_30, i7 %zext_ln29_117" [mm_mult.cc:29]   --->   Operation 684 'select' 'select_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%zext_ln29_120 = zext i7 %select_ln29_63 to i64" [mm_mult.cc:29]   --->   Operation 685 'zext' 'zext_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 686 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_33 = shl i64 %zext_ln29_119, %zext_ln29_120" [mm_mult.cc:29]   --->   Operation 686 'shl' 'shl_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 687 [1/1] (1.82ns)   --->   "%add_ln29_13 = add i9 %add_ln29, 16" [mm_mult.cc:29]   --->   Operation 687 'add' 'add_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i9 %add_ln29_13 to i64" [mm_mult.cc:29]   --->   Operation 688 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_18" [mm_mult.cc:29]   --->   Operation 689 'getelementptr' 'b_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 690 [2/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [mm_mult.cc:29]   --->   Operation 690 'load' 'b_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 691 [1/1] (1.82ns)   --->   "%add_ln29_14 = add i9 %add_ln29, 17" [mm_mult.cc:29]   --->   Operation 691 'add' 'add_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i9 %add_ln29_14 to i64" [mm_mult.cc:29]   --->   Operation 692 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_19" [mm_mult.cc:29]   --->   Operation 693 'getelementptr' 'b_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 694 [2/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [mm_mult.cc:29]   --->   Operation 694 'load' 'b_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 23 <SV = 12> <Delay = 7.67>
ST_23 : Operation 695 [1/1] (1.63ns)   --->   "%add_ln29_35 = add i11 %phi_mul, 52" [mm_mult.cc:29]   --->   Operation 695 'add' 'add_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 696 [1/1] (1.82ns)   --->   "%add_ln29_29 = add i9 %add_ln29_18, 14" [mm_mult.cc:29]   --->   Operation 696 'add' 'add_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i9 %add_ln29_29 to i64" [mm_mult.cc:29]   --->   Operation 697 'sext' 'sext_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 698 [1/1] (0.00ns)   --->   "%b_buff_addr_14 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_10" [mm_mult.cc:29]   --->   Operation 698 'getelementptr' 'b_buff_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 699 [1/1] (1.82ns)   --->   "%add_ln29_30 = add i9 %add_ln29_18, 15" [mm_mult.cc:29]   --->   Operation 699 'add' 'add_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i9 %add_ln29_30 to i64" [mm_mult.cc:29]   --->   Operation 700 'sext' 'sext_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 701 [1/1] (0.00ns)   --->   "%b_buff_addr_15 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_11" [mm_mult.cc:29]   --->   Operation 701 'getelementptr' 'b_buff_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%tmp_29 = call i64 @llvm.part.select.i64(i64 %shl_ln29_31, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 702 'partselect' 'tmp_29' <Predicate = (!icmp_ln26 & icmp_ln29_15)> <Delay = 0.00>
ST_23 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%select_ln29_60 = select i1 %icmp_ln29_15, i64 %tmp_29, i64 %shl_ln29_31" [mm_mult.cc:29]   --->   Operation 703 'select' 'select_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 704 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_29 = and i64 %select_ln29_60, %and_ln29_28" [mm_mult.cc:29]   --->   Operation 704 'and' 'and_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 705 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_14, i64 %and_ln29_29, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 705 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_23 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%tmp_30 = call i64 @llvm.part.select.i64(i64 %shl_ln29_33, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 706 'partselect' 'tmp_30' <Predicate = (!icmp_ln26 & icmp_ln29_16)> <Delay = 0.00>
ST_23 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%select_ln29_64 = select i1 %icmp_ln29_16, i64 %tmp_30, i64 %shl_ln29_33" [mm_mult.cc:29]   --->   Operation 707 'select' 'select_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 708 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_31 = and i64 %select_ln29_64, %and_ln29_30" [mm_mult.cc:29]   --->   Operation 708 'and' 'and_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 709 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_15, i64 %and_ln29_31, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 709 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_23 : Operation 710 [1/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [mm_mult.cc:29]   --->   Operation 710 'load' 'b_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_23 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%zext_ln29_125 = zext i32 %b_load_16 to i64" [mm_mult.cc:29]   --->   Operation 711 'zext' 'zext_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%xor_ln29_32 = xor i7 %zext_ln29_123, 63" [mm_mult.cc:29]   --->   Operation 712 'xor' 'xor_ln29_32' <Predicate = (!icmp_ln26 & icmp_ln29_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%select_ln29_67 = select i1 %icmp_ln29_17, i7 %xor_ln29_32, i7 %zext_ln29_123" [mm_mult.cc:29]   --->   Operation 713 'select' 'select_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%zext_ln29_126 = zext i7 %select_ln29_67 to i64" [mm_mult.cc:29]   --->   Operation 714 'zext' 'zext_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_35 = shl i64 %zext_ln29_125, %zext_ln29_126" [mm_mult.cc:29]   --->   Operation 715 'shl' 'shl_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 716 [1/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [mm_mult.cc:29]   --->   Operation 716 'load' 'b_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_23 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%zext_ln29_131 = zext i32 %b_load_17 to i64" [mm_mult.cc:29]   --->   Operation 717 'zext' 'zext_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%xor_ln29_34 = xor i7 %zext_ln29_129, 63" [mm_mult.cc:29]   --->   Operation 718 'xor' 'xor_ln29_34' <Predicate = (!icmp_ln26 & icmp_ln29_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%select_ln29_71 = select i1 %icmp_ln29_18, i7 %xor_ln29_34, i7 %zext_ln29_129" [mm_mult.cc:29]   --->   Operation 719 'select' 'select_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%zext_ln29_132 = zext i7 %select_ln29_71 to i64" [mm_mult.cc:29]   --->   Operation 720 'zext' 'zext_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_37 = shl i64 %zext_ln29_131, %zext_ln29_132" [mm_mult.cc:29]   --->   Operation 721 'shl' 'shl_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 722 [1/1] (1.82ns)   --->   "%add_ln29_15 = add i9 %add_ln29, 18" [mm_mult.cc:29]   --->   Operation 722 'add' 'add_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i9 %add_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 723 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 724 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_20" [mm_mult.cc:29]   --->   Operation 724 'getelementptr' 'b_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 725 [2/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [mm_mult.cc:29]   --->   Operation 725 'load' 'b_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_23 : Operation 726 [1/1] (1.82ns)   --->   "%add_ln29_16 = add i9 %add_ln29, 19" [mm_mult.cc:29]   --->   Operation 726 'add' 'add_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i9 %add_ln29_16 to i64" [mm_mult.cc:29]   --->   Operation 727 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 728 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_21" [mm_mult.cc:29]   --->   Operation 728 'getelementptr' 'b_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 729 [2/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [mm_mult.cc:29]   --->   Operation 729 'load' 'b_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 24 <SV = 13> <Delay = 7.67>
ST_24 : Operation 730 [1/1] (1.82ns)   --->   "%add_ln29_31 = add i9 %add_ln29_18, 16" [mm_mult.cc:29]   --->   Operation 730 'add' 'add_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i9 %add_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 731 'sext' 'sext_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 732 [1/1] (0.00ns)   --->   "%b_buff_addr_16 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_12" [mm_mult.cc:29]   --->   Operation 732 'getelementptr' 'b_buff_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 733 [1/1] (1.82ns)   --->   "%add_ln29_32 = add i9 %add_ln29_18, 17" [mm_mult.cc:29]   --->   Operation 733 'add' 'add_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i9 %add_ln29_32 to i64" [mm_mult.cc:29]   --->   Operation 734 'sext' 'sext_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 735 [1/1] (0.00ns)   --->   "%b_buff_addr_17 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_13" [mm_mult.cc:29]   --->   Operation 735 'getelementptr' 'b_buff_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%tmp_33 = call i64 @llvm.part.select.i64(i64 %shl_ln29_35, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 736 'partselect' 'tmp_33' <Predicate = (!icmp_ln26 & icmp_ln29_17)> <Delay = 0.00>
ST_24 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%select_ln29_68 = select i1 %icmp_ln29_17, i64 %tmp_33, i64 %shl_ln29_35" [mm_mult.cc:29]   --->   Operation 737 'select' 'select_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 738 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_33 = and i64 %select_ln29_68, %and_ln29_32" [mm_mult.cc:29]   --->   Operation 738 'and' 'and_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 739 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_16, i64 %and_ln29_33, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 739 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_24 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%tmp_34 = call i64 @llvm.part.select.i64(i64 %shl_ln29_37, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 740 'partselect' 'tmp_34' <Predicate = (!icmp_ln26 & icmp_ln29_18)> <Delay = 0.00>
ST_24 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%select_ln29_72 = select i1 %icmp_ln29_18, i64 %tmp_34, i64 %shl_ln29_37" [mm_mult.cc:29]   --->   Operation 741 'select' 'select_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 742 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_35 = and i64 %select_ln29_72, %and_ln29_34" [mm_mult.cc:29]   --->   Operation 742 'and' 'and_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 743 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_17, i64 %and_ln29_35, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 743 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_24 : Operation 744 [1/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [mm_mult.cc:29]   --->   Operation 744 'load' 'b_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_24 : Operation 745 [1/1] (1.42ns)   --->   "%icmp_ln29_19 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 745 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln29_135 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 746 'zext' 'zext_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%zext_ln29_137 = zext i32 %b_load_18 to i64" [mm_mult.cc:29]   --->   Operation 747 'zext' 'zext_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%xor_ln29_36 = xor i7 %zext_ln29_135, 63" [mm_mult.cc:29]   --->   Operation 748 'xor' 'xor_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%select_ln29_75 = select i1 %icmp_ln29_19, i7 %xor_ln29_36, i7 %zext_ln29_135" [mm_mult.cc:29]   --->   Operation 749 'select' 'select_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%zext_ln29_138 = zext i7 %select_ln29_75 to i64" [mm_mult.cc:29]   --->   Operation 750 'zext' 'zext_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_39 = shl i64 %zext_ln29_137, %zext_ln29_138" [mm_mult.cc:29]   --->   Operation 751 'shl' 'shl_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 752 [1/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [mm_mult.cc:29]   --->   Operation 752 'load' 'b_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_24 : Operation 753 [1/1] (1.42ns)   --->   "%icmp_ln29_20 = icmp ugt i6 %shl_ln29_2, %empty_10" [mm_mult.cc:29]   --->   Operation 753 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln29_141 = zext i6 %shl_ln29_2 to i7" [mm_mult.cc:29]   --->   Operation 754 'zext' 'zext_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%zext_ln29_143 = zext i32 %b_load_19 to i64" [mm_mult.cc:29]   --->   Operation 755 'zext' 'zext_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%xor_ln29_38 = xor i7 %zext_ln29_141, 63" [mm_mult.cc:29]   --->   Operation 756 'xor' 'xor_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%select_ln29_79 = select i1 %icmp_ln29_20, i7 %xor_ln29_38, i7 %zext_ln29_141" [mm_mult.cc:29]   --->   Operation 757 'select' 'select_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%zext_ln29_144 = zext i7 %select_ln29_79 to i64" [mm_mult.cc:29]   --->   Operation 758 'zext' 'zext_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 759 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_41 = shl i64 %zext_ln29_143, %zext_ln29_144" [mm_mult.cc:29]   --->   Operation 759 'shl' 'shl_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 7.77>
ST_25 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [mm_mult.cc:26]   --->   Operation 760 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:27]   --->   Operation 761 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 762 [1/1] (1.82ns)   --->   "%add_ln29_33 = add i9 %add_ln29_18, 18" [mm_mult.cc:29]   --->   Operation 762 'add' 'add_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i9 %add_ln29_33 to i64" [mm_mult.cc:29]   --->   Operation 763 'sext' 'sext_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 764 [1/1] (0.00ns)   --->   "%b_buff_addr_18 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_14" [mm_mult.cc:29]   --->   Operation 764 'getelementptr' 'b_buff_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 765 [1/1] (1.82ns)   --->   "%add_ln29_34 = add i9 %add_ln29_18, 19" [mm_mult.cc:29]   --->   Operation 765 'add' 'add_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i9 %add_ln29_34 to i64" [mm_mult.cc:29]   --->   Operation 766 'sext' 'sext_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 767 [1/1] (0.00ns)   --->   "%b_buff_addr_19 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_15" [mm_mult.cc:29]   --->   Operation 767 'getelementptr' 'b_buff_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 768 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 769 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 770 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 771 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 772 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 773 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 774 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 775 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 775 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 776 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 777 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 778 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 778 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 779 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 780 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 780 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 781 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 782 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 783 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 784 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 785 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 785 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln29_136 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 786 'zext' 'zext_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%select_ln29_73 = select i1 %icmp_ln29_19, i7 %zext_ln29_135, i7 %zext_ln29_136" [mm_mult.cc:29]   --->   Operation 787 'select' 'select_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%select_ln29_74 = select i1 %icmp_ln29_19, i7 %zext_ln29_136, i7 %zext_ln29_135" [mm_mult.cc:29]   --->   Operation 788 'select' 'select_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%xor_ln29_37 = xor i7 %select_ln29_73, 63" [mm_mult.cc:29]   --->   Operation 789 'xor' 'xor_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%zext_ln29_139 = zext i7 %select_ln29_74 to i64" [mm_mult.cc:29]   --->   Operation 790 'zext' 'zext_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%zext_ln29_140 = zext i7 %xor_ln29_37 to i64" [mm_mult.cc:29]   --->   Operation 791 'zext' 'zext_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%tmp_35 = call i64 @llvm.part.select.i64(i64 %shl_ln29_39, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 792 'partselect' 'tmp_35' <Predicate = (!icmp_ln26 & icmp_ln29_19)> <Delay = 0.00>
ST_25 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%select_ln29_76 = select i1 %icmp_ln29_19, i64 %tmp_35, i64 %shl_ln29_39" [mm_mult.cc:29]   --->   Operation 793 'select' 'select_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%shl_ln29_40 = shl i64 -1, %zext_ln29_139" [mm_mult.cc:29]   --->   Operation 794 'shl' 'shl_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%lshr_ln29_18 = lshr i64 -1, %zext_ln29_140" [mm_mult.cc:29]   --->   Operation 795 'lshr' 'lshr_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 796 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_36 = and i64 %shl_ln29_40, %lshr_ln29_18" [mm_mult.cc:29]   --->   Operation 796 'and' 'and_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 797 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_37 = and i64 %select_ln29_76, %and_ln29_36" [mm_mult.cc:29]   --->   Operation 797 'and' 'and_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 798 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 799 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_18, i64 %and_ln29_37, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 799 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_25 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln29_142 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 800 'zext' 'zext_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%select_ln29_77 = select i1 %icmp_ln29_20, i7 %zext_ln29_141, i7 %zext_ln29_142" [mm_mult.cc:29]   --->   Operation 801 'select' 'select_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%select_ln29_78 = select i1 %icmp_ln29_20, i7 %zext_ln29_142, i7 %zext_ln29_141" [mm_mult.cc:29]   --->   Operation 802 'select' 'select_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%xor_ln29_39 = xor i7 %select_ln29_77, 63" [mm_mult.cc:29]   --->   Operation 803 'xor' 'xor_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%zext_ln29_145 = zext i7 %select_ln29_78 to i64" [mm_mult.cc:29]   --->   Operation 804 'zext' 'zext_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%zext_ln29_146 = zext i7 %xor_ln29_39 to i64" [mm_mult.cc:29]   --->   Operation 805 'zext' 'zext_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%tmp_36 = call i64 @llvm.part.select.i64(i64 %shl_ln29_41, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 806 'partselect' 'tmp_36' <Predicate = (!icmp_ln26 & icmp_ln29_20)> <Delay = 0.00>
ST_25 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%select_ln29_80 = select i1 %icmp_ln29_20, i64 %tmp_36, i64 %shl_ln29_41" [mm_mult.cc:29]   --->   Operation 807 'select' 'select_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%shl_ln29_42 = shl i64 -1, %zext_ln29_145" [mm_mult.cc:29]   --->   Operation 808 'shl' 'shl_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%lshr_ln29_19 = lshr i64 -1, %zext_ln29_146" [mm_mult.cc:29]   --->   Operation 809 'lshr' 'lshr_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 810 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_38 = and i64 %shl_ln29_42, %lshr_ln29_19" [mm_mult.cc:29]   --->   Operation 810 'and' 'and_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 811 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_39 = and i64 %select_ln29_80, %and_ln29_38" [mm_mult.cc:29]   --->   Operation 811 'and' 'and_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 812 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 812 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 813 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_19, i64 %and_ln29_39, i8 %shl_ln29_4) nounwind" [mm_mult.cc:29]   --->   Operation 813 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_25 : Operation 814 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_10) nounwind" [mm_mult.cc:31]   --->   Operation 814 'specregionend' 'empty_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader3" [mm_mult.cc:26]   --->   Operation 815 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 1.76>
ST_26 : Operation 816 [1/1] (1.76ns)   --->   "br label %.preheader1" [mm_mult.cc:34]   --->   Operation 816 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 5> <Delay = 7.65>
ST_27 : Operation 817 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %add_ln34, %hls_label_2 ], [ 0, %.preheader1.preheader ]" [mm_mult.cc:34]   --->   Operation 817 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 818 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ %select_ln41_2, %hls_label_2 ], [ 0, %.preheader1.preheader ]" [mm_mult.cc:41]   --->   Operation 818 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 819 [1/1] (0.00ns)   --->   "%o_0 = phi i5 [ %o, %hls_label_2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 819 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 820 [1/1] (1.66ns)   --->   "%icmp_ln34 = icmp eq i9 %indvar_flatten, -112" [mm_mult.cc:34]   --->   Operation 820 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 821 [1/1] (1.82ns)   --->   "%add_ln34 = add i9 %indvar_flatten, 1" [mm_mult.cc:34]   --->   Operation 821 'add' 'add_ln34' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 822 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %hls_label_2" [mm_mult.cc:34]   --->   Operation 822 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 823 [1/1] (1.78ns)   --->   "%m = add i5 1, %m_0" [mm_mult.cc:34]   --->   Operation 823 'add' 'm' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 824 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %o_0, -12" [mm_mult.cc:36]   --->   Operation 824 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [1/1] (1.21ns)   --->   "%select_ln41 = select i1 %icmp_ln36, i5 0, i5 %o_0" [mm_mult.cc:41]   --->   Operation 825 'select' 'select_ln41' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 826 [1/1] (1.21ns)   --->   "%select_ln41_2 = select i1 %icmp_ln36, i5 %m, i5 %m_0" [mm_mult.cc:41]   --->   Operation 826 'select' 'select_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %select_ln41_2 to i64" [mm_mult.cc:41]   --->   Operation 827 'zext' 'zext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%a_buff_0_addr_1 = getelementptr [20 x i64]* %a_buff_0, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 828 'getelementptr' 'a_buff_0_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 829 [2/2] (3.25ns)   --->   "%a_buff_0_load = load i64* %a_buff_0_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 829 'load' 'a_buff_0_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 830 [1/1] (0.00ns)   --->   "%a_buff_1_addr_1 = getelementptr [20 x i64]* %a_buff_1, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 830 'getelementptr' 'a_buff_1_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 831 [2/2] (3.25ns)   --->   "%a_buff_1_load = load i64* %a_buff_1_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 831 'load' 'a_buff_1_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 832 [1/1] (0.00ns)   --->   "%a_buff_2_addr_1 = getelementptr [20 x i64]* %a_buff_2, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 832 'getelementptr' 'a_buff_2_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 833 [2/2] (3.25ns)   --->   "%a_buff_2_load = load i64* %a_buff_2_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 833 'load' 'a_buff_2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 834 [1/1] (0.00ns)   --->   "%a_buff_3_addr_1 = getelementptr [20 x i64]* %a_buff_3, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 834 'getelementptr' 'a_buff_3_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 835 [2/2] (3.25ns)   --->   "%a_buff_3_load = load i64* %a_buff_3_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 835 'load' 'a_buff_3_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 836 [1/1] (0.00ns)   --->   "%a_buff_4_addr_1 = getelementptr [20 x i64]* %a_buff_4, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 836 'getelementptr' 'a_buff_4_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 837 [2/2] (3.25ns)   --->   "%a_buff_4_load = load i64* %a_buff_4_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 837 'load' 'a_buff_4_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "%a_buff_5_addr_1 = getelementptr [20 x i64]* %a_buff_5, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 838 'getelementptr' 'a_buff_5_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 839 [2/2] (3.25ns)   --->   "%a_buff_5_load = load i64* %a_buff_5_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 839 'load' 'a_buff_5_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 840 [1/1] (0.00ns)   --->   "%a_buff_6_addr_1 = getelementptr [20 x i64]* %a_buff_6, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 840 'getelementptr' 'a_buff_6_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 841 [2/2] (3.25ns)   --->   "%a_buff_6_load = load i64* %a_buff_6_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 841 'load' 'a_buff_6_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%a_buff_7_addr_1 = getelementptr [20 x i64]* %a_buff_7, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 842 'getelementptr' 'a_buff_7_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 843 [2/2] (3.25ns)   --->   "%a_buff_7_load = load i64* %a_buff_7_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 843 'load' 'a_buff_7_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%a_buff_8_addr_1 = getelementptr [20 x i64]* %a_buff_8, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 844 'getelementptr' 'a_buff_8_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 845 [2/2] (3.25ns)   --->   "%a_buff_8_load = load i64* %a_buff_8_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 845 'load' 'a_buff_8_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 846 [1/1] (0.00ns)   --->   "%a_buff_9_addr_1 = getelementptr [20 x i64]* %a_buff_9, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 846 'getelementptr' 'a_buff_9_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 847 [2/2] (3.25ns)   --->   "%a_buff_9_load = load i64* %a_buff_9_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 847 'load' 'a_buff_9_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %select_ln41 to i64" [mm_mult.cc:41]   --->   Operation 848 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i5 %select_ln41 to i6" [mm_mult.cc:41]   --->   Operation 849 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 850 [1/1] (0.00ns)   --->   "%b_buff_addr_20 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_1" [mm_mult.cc:41]   --->   Operation 850 'getelementptr' 'b_buff_addr_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 851 [1/1] (1.82ns)   --->   "%add_ln41_19 = add i6 20, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 851 'add' 'add_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i6 %add_ln41_19 to i64" [mm_mult.cc:41]   --->   Operation 852 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 853 [1/1] (0.00ns)   --->   "%b_buff_addr_21 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 853 'getelementptr' 'b_buff_addr_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 854 [2/2] (3.25ns)   --->   "%b_buff_load = load i64* %b_buff_addr_20, align 8" [mm_mult.cc:41]   --->   Operation 854 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 855 [2/2] (3.25ns)   --->   "%b_buff_load_1 = load i64* %b_buff_addr_21, align 8" [mm_mult.cc:41]   --->   Operation 855 'load' 'b_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 28 <SV = 6> <Delay = 5.12>
ST_28 : Operation 856 [1/2] (3.25ns)   --->   "%a_buff_0_load = load i64* %a_buff_0_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 856 'load' 'a_buff_0_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 857 [1/2] (3.25ns)   --->   "%a_buff_1_load = load i64* %a_buff_1_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 857 'load' 'a_buff_1_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 858 [1/2] (3.25ns)   --->   "%a_buff_2_load = load i64* %a_buff_2_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 858 'load' 'a_buff_2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 859 [1/2] (3.25ns)   --->   "%a_buff_3_load = load i64* %a_buff_3_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 859 'load' 'a_buff_3_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 860 [1/2] (3.25ns)   --->   "%a_buff_4_load = load i64* %a_buff_4_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 860 'load' 'a_buff_4_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 861 [1/2] (3.25ns)   --->   "%a_buff_5_load = load i64* %a_buff_5_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 861 'load' 'a_buff_5_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 862 [1/2] (3.25ns)   --->   "%a_buff_6_load = load i64* %a_buff_6_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 862 'load' 'a_buff_6_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 863 [1/2] (3.25ns)   --->   "%a_buff_7_load = load i64* %a_buff_7_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 863 'load' 'a_buff_7_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 864 [1/2] (3.25ns)   --->   "%a_buff_8_load = load i64* %a_buff_8_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 864 'load' 'a_buff_8_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 865 [1/2] (3.25ns)   --->   "%a_buff_9_load = load i64* %a_buff_9_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 865 'load' 'a_buff_9_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i5 %select_ln41 to i7" [mm_mult.cc:41]   --->   Operation 866 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (1.87ns)   --->   "%add_ln41_21 = add i7 60, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 867 'add' 'add_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i7 %add_ln41_21 to i64" [mm_mult.cc:41]   --->   Operation 868 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%b_buff_addr_23 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_8" [mm_mult.cc:41]   --->   Operation 869 'getelementptr' 'b_buff_addr_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (1.87ns)   --->   "%add_ln41_22 = add i7 -48, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 870 'add' 'add_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i7 %add_ln41_22 to i64" [mm_mult.cc:41]   --->   Operation 871 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (0.00ns)   --->   "%b_buff_addr_24 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_9" [mm_mult.cc:41]   --->   Operation 872 'getelementptr' 'b_buff_addr_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %a_buff_0_load to i32" [mm_mult.cc:41]   --->   Operation 873 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 874 [1/2] (3.25ns)   --->   "%b_buff_load = load i64* %b_buff_addr_20, align 8" [mm_mult.cc:41]   --->   Operation 874 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %b_buff_load to i32" [mm_mult.cc:41]   --->   Operation 875 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %a_buff_1_load to i32" [mm_mult.cc:41]   --->   Operation 876 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 877 [1/2] (3.25ns)   --->   "%b_buff_load_1 = load i64* %b_buff_addr_21, align 8" [mm_mult.cc:41]   --->   Operation 877 'load' 'b_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i64 %b_buff_load_1 to i32" [mm_mult.cc:41]   --->   Operation 878 'trunc' 'trunc_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i64 %a_buff_2_load to i32" [mm_mult.cc:41]   --->   Operation 879 'trunc' 'trunc_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i64 %a_buff_3_load to i32" [mm_mult.cc:41]   --->   Operation 880 'trunc' 'trunc_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 881 [2/2] (3.25ns)   --->   "%b_buff_load_3 = load i64* %b_buff_addr_23, align 8" [mm_mult.cc:41]   --->   Operation 881 'load' 'b_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = trunc i64 %a_buff_4_load to i32" [mm_mult.cc:41]   --->   Operation 882 'trunc' 'trunc_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 883 [2/2] (3.25ns)   --->   "%b_buff_load_4 = load i64* %b_buff_addr_24, align 8" [mm_mult.cc:41]   --->   Operation 883 'load' 'b_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = trunc i64 %a_buff_5_load to i32" [mm_mult.cc:41]   --->   Operation 884 'trunc' 'trunc_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = trunc i64 %a_buff_6_load to i32" [mm_mult.cc:41]   --->   Operation 885 'trunc' 'trunc_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln41_14 = trunc i64 %a_buff_7_load to i32" [mm_mult.cc:41]   --->   Operation 886 'trunc' 'trunc_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln41_16 = trunc i64 %a_buff_8_load to i32" [mm_mult.cc:41]   --->   Operation 887 'trunc' 'trunc_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln41_18 = trunc i64 %a_buff_9_load to i32" [mm_mult.cc:41]   --->   Operation 888 'trunc' 'trunc_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_0_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 889 'partselect' 'tmp_40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 890 'partselect' 'tmp_41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_1_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 891 'partselect' 'tmp_42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_1, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 892 'partselect' 'tmp_43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_2_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 893 'partselect' 'tmp_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_3_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 894 'partselect' 'tmp_46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_4_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 895 'partselect' 'tmp_48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_5_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 896 'partselect' 'tmp_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_6_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 897 'partselect' 'tmp_52' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_7_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 898 'partselect' 'tmp_54' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_8_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 899 'partselect' 'tmp_56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_9_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 900 'partselect' 'tmp_58' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 8.51>
ST_29 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i5 %select_ln41 to i8" [mm_mult.cc:41]   --->   Operation 901 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 902 [1/1] (1.87ns)   --->   "%add_ln41_20 = add i7 40, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 902 'add' 'add_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i7 %add_ln41_20 to i64" [mm_mult.cc:41]   --->   Operation 903 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 904 [1/1] (0.00ns)   --->   "%b_buff_addr_22 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 904 'getelementptr' 'b_buff_addr_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 905 [1/1] (1.91ns)   --->   "%add_ln41_23 = add i8 100, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 905 'add' 'add_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i8 %add_ln41_23 to i64" [mm_mult.cc:41]   --->   Operation 906 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (0.00ns)   --->   "%b_buff_addr_25 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_10" [mm_mult.cc:41]   --->   Operation 907 'getelementptr' 'b_buff_addr_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 908 [1/1] (8.51ns)   --->   "%mul_ln41 = mul nsw i32 %trunc_ln41_1, %trunc_ln41" [mm_mult.cc:41]   --->   Operation 908 'mul' 'mul_ln41' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 909 [1/1] (8.51ns)   --->   "%mul_ln41_1 = mul nsw i32 %trunc_ln41_3, %trunc_ln41_2" [mm_mult.cc:41]   --->   Operation 909 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 910 [2/2] (3.25ns)   --->   "%b_buff_load_2 = load i64* %b_buff_addr_22, align 8" [mm_mult.cc:41]   --->   Operation 910 'load' 'b_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_29 : Operation 911 [1/2] (3.25ns)   --->   "%b_buff_load_3 = load i64* %b_buff_addr_23, align 8" [mm_mult.cc:41]   --->   Operation 911 'load' 'b_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = trunc i64 %b_buff_load_3 to i32" [mm_mult.cc:41]   --->   Operation 912 'trunc' 'trunc_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 913 [1/2] (3.25ns)   --->   "%b_buff_load_4 = load i64* %b_buff_addr_24, align 8" [mm_mult.cc:41]   --->   Operation 913 'load' 'b_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_29 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = trunc i64 %b_buff_load_4 to i32" [mm_mult.cc:41]   --->   Operation 914 'trunc' 'trunc_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 915 [2/2] (3.25ns)   --->   "%b_buff_load_5 = load i64* %b_buff_addr_25, align 8" [mm_mult.cc:41]   --->   Operation 915 'load' 'b_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_29 : Operation 916 [1/1] (8.51ns)   --->   "%mul_ln41_10 = mul nsw i32 %tmp_41, %tmp_40" [mm_mult.cc:41]   --->   Operation 916 'mul' 'mul_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [1/1] (8.51ns)   --->   "%mul_ln41_11 = mul nsw i32 %tmp_43, %tmp_42" [mm_mult.cc:41]   --->   Operation 917 'mul' 'mul_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_3, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 918 'partselect' 'tmp_47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_4, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 919 'partselect' 'tmp_49' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 8.51>
ST_30 : Operation 920 [1/1] (1.91ns)   --->   "%add_ln41_24 = add i8 120, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 920 'add' 'add_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i8 %add_ln41_24 to i64" [mm_mult.cc:41]   --->   Operation 921 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 922 [1/1] (0.00ns)   --->   "%b_buff_addr_26 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_11" [mm_mult.cc:41]   --->   Operation 922 'getelementptr' 'b_buff_addr_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 923 [1/1] (1.91ns)   --->   "%add_ln41_25 = add i8 -116, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 923 'add' 'add_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i8 %add_ln41_25 to i64" [mm_mult.cc:41]   --->   Operation 924 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 925 [1/1] (0.00ns)   --->   "%b_buff_addr_27 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_12" [mm_mult.cc:41]   --->   Operation 925 'getelementptr' 'b_buff_addr_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 926 [1/2] (3.25ns)   --->   "%b_buff_load_2 = load i64* %b_buff_addr_22, align 8" [mm_mult.cc:41]   --->   Operation 926 'load' 'b_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_30 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = trunc i64 %b_buff_load_2 to i32" [mm_mult.cc:41]   --->   Operation 927 'trunc' 'trunc_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 928 [1/1] (8.51ns)   --->   "%mul_ln41_3 = mul nsw i32 %trunc_ln41_7, %trunc_ln41_6" [mm_mult.cc:41]   --->   Operation 928 'mul' 'mul_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 929 [1/1] (8.51ns)   --->   "%mul_ln41_4 = mul nsw i32 %trunc_ln41_9, %trunc_ln41_8" [mm_mult.cc:41]   --->   Operation 929 'mul' 'mul_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 930 [1/2] (3.25ns)   --->   "%b_buff_load_5 = load i64* %b_buff_addr_25, align 8" [mm_mult.cc:41]   --->   Operation 930 'load' 'b_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_30 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = trunc i64 %b_buff_load_5 to i32" [mm_mult.cc:41]   --->   Operation 931 'trunc' 'trunc_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 932 [2/2] (3.25ns)   --->   "%b_buff_load_6 = load i64* %b_buff_addr_26, align 8" [mm_mult.cc:41]   --->   Operation 932 'load' 'b_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_30 : Operation 933 [2/2] (3.25ns)   --->   "%b_buff_load_7 = load i64* %b_buff_addr_27, align 8" [mm_mult.cc:41]   --->   Operation 933 'load' 'b_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_30 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_2, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 934 'partselect' 'tmp_45' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 935 [1/1] (8.51ns)   --->   "%mul_ln41_13 = mul nsw i32 %tmp_47, %tmp_46" [mm_mult.cc:41]   --->   Operation 935 'mul' 'mul_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 936 [1/1] (8.51ns)   --->   "%mul_ln41_14 = mul nsw i32 %tmp_49, %tmp_48" [mm_mult.cc:41]   --->   Operation 936 'mul' 'mul_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_5, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 937 'partselect' 'tmp_51' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 938 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %mul_ln41_1, %mul_ln41" [mm_mult.cc:41]   --->   Operation 938 'add' 'add_ln41' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 939 [1/1] (2.55ns)   --->   "%add_ln41_9 = add i32 %mul_ln41_11, %mul_ln41_10" [mm_mult.cc:41]   --->   Operation 939 'add' 'add_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 8.51>
ST_31 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 5, i5 %select_ln41)" [mm_mult.cc:41]   --->   Operation 940 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 941 [1/1] (0.00ns)   --->   "%b_buff_addr_28 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %tmp_39" [mm_mult.cc:41]   --->   Operation 941 'getelementptr' 'b_buff_addr_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 942 [1/1] (1.91ns)   --->   "%add_ln41_26 = add i8 -76, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 942 'add' 'add_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i8 %add_ln41_26 to i64" [mm_mult.cc:41]   --->   Operation 943 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%b_buff_addr_29 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_13" [mm_mult.cc:41]   --->   Operation 944 'getelementptr' 'b_buff_addr_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (8.51ns)   --->   "%mul_ln41_2 = mul nsw i32 %trunc_ln41_5, %trunc_ln41_4" [mm_mult.cc:41]   --->   Operation 945 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 946 [1/1] (8.51ns)   --->   "%mul_ln41_5 = mul nsw i32 %trunc_ln41_11, %trunc_ln41_10" [mm_mult.cc:41]   --->   Operation 946 'mul' 'mul_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 947 [1/2] (3.25ns)   --->   "%b_buff_load_6 = load i64* %b_buff_addr_26, align 8" [mm_mult.cc:41]   --->   Operation 947 'load' 'b_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_31 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = trunc i64 %b_buff_load_6 to i32" [mm_mult.cc:41]   --->   Operation 948 'trunc' 'trunc_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 949 [1/2] (3.25ns)   --->   "%b_buff_load_7 = load i64* %b_buff_addr_27, align 8" [mm_mult.cc:41]   --->   Operation 949 'load' 'b_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_31 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln41_15 = trunc i64 %b_buff_load_7 to i32" [mm_mult.cc:41]   --->   Operation 950 'trunc' 'trunc_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 951 [2/2] (3.25ns)   --->   "%b_buff_load_8 = load i64* %b_buff_addr_28, align 8" [mm_mult.cc:41]   --->   Operation 951 'load' 'b_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_31 : Operation 952 [2/2] (3.25ns)   --->   "%b_buff_load_9 = load i64* %b_buff_addr_29, align 8" [mm_mult.cc:41]   --->   Operation 952 'load' 'b_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_31 : Operation 953 [1/1] (8.51ns)   --->   "%mul_ln41_12 = mul nsw i32 %tmp_45, %tmp_44" [mm_mult.cc:41]   --->   Operation 953 'mul' 'mul_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 954 [1/1] (8.51ns)   --->   "%mul_ln41_15 = mul nsw i32 %tmp_51, %tmp_50" [mm_mult.cc:41]   --->   Operation 954 'mul' 'mul_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_6, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 955 'partselect' 'tmp_53' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_7, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 956 'partselect' 'tmp_55' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 957 [1/1] (2.55ns)   --->   "%add_ln41_1 = add i32 %mul_ln41_4, %mul_ln41_3" [mm_mult.cc:41]   --->   Operation 957 'add' 'add_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 958 [1/1] (2.55ns)   --->   "%add_ln41_10 = add i32 %mul_ln41_14, %mul_ln41_13" [mm_mult.cc:41]   --->   Operation 958 'add' 'add_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 959 [1/1] (1.78ns)   --->   "%o = add i5 1, %select_ln41" [mm_mult.cc:36]   --->   Operation 959 'add' 'o' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 8.51>
ST_32 : Operation 960 [1/1] (8.51ns)   --->   "%mul_ln41_6 = mul nsw i32 %trunc_ln41_13, %trunc_ln41_12" [mm_mult.cc:41]   --->   Operation 960 'mul' 'mul_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 961 [1/1] (8.51ns)   --->   "%mul_ln41_7 = mul nsw i32 %trunc_ln41_15, %trunc_ln41_14" [mm_mult.cc:41]   --->   Operation 961 'mul' 'mul_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 962 [1/2] (3.25ns)   --->   "%b_buff_load_8 = load i64* %b_buff_addr_28, align 8" [mm_mult.cc:41]   --->   Operation 962 'load' 'b_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_32 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln41_17 = trunc i64 %b_buff_load_8 to i32" [mm_mult.cc:41]   --->   Operation 963 'trunc' 'trunc_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 964 [1/2] (3.25ns)   --->   "%b_buff_load_9 = load i64* %b_buff_addr_29, align 8" [mm_mult.cc:41]   --->   Operation 964 'load' 'b_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln41_19 = trunc i64 %b_buff_load_9 to i32" [mm_mult.cc:41]   --->   Operation 965 'trunc' 'trunc_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (8.51ns)   --->   "%mul_ln41_16 = mul nsw i32 %tmp_53, %tmp_52" [mm_mult.cc:41]   --->   Operation 966 'mul' 'mul_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 967 [1/1] (8.51ns)   --->   "%mul_ln41_17 = mul nsw i32 %tmp_55, %tmp_54" [mm_mult.cc:41]   --->   Operation 967 'mul' 'mul_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_8, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 968 'partselect' 'tmp_57' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_9, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 969 'partselect' 'tmp_59' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_2 = add i32 %mul_ln41_2, %add_ln41_1" [mm_mult.cc:41]   --->   Operation 970 'add' 'add_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 971 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_3 = add i32 %add_ln41, %add_ln41_2" [mm_mult.cc:41]   --->   Operation 971 'add' 'add_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_11 = add i32 %mul_ln41_12, %add_ln41_10" [mm_mult.cc:41]   --->   Operation 972 'add' 'add_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 973 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_12 = add i32 %add_ln41_9, %add_ln41_11" [mm_mult.cc:41]   --->   Operation 973 'add' 'add_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 11> <Delay = 8.51>
ST_33 : Operation 974 [1/1] (8.51ns)   --->   "%mul_ln41_8 = mul nsw i32 %trunc_ln41_17, %trunc_ln41_16" [mm_mult.cc:41]   --->   Operation 974 'mul' 'mul_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 975 [1/1] (8.51ns)   --->   "%mul_ln41_9 = mul nsw i32 %trunc_ln41_19, %trunc_ln41_18" [mm_mult.cc:41]   --->   Operation 975 'mul' 'mul_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 976 [1/1] (8.51ns)   --->   "%mul_ln41_18 = mul nsw i32 %tmp_57, %tmp_56" [mm_mult.cc:41]   --->   Operation 976 'mul' 'mul_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 977 [1/1] (8.51ns)   --->   "%mul_ln41_19 = mul nsw i32 %tmp_59, %tmp_58" [mm_mult.cc:41]   --->   Operation 977 'mul' 'mul_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln41_4 = add i32 %mul_ln41_6, %mul_ln41_5" [mm_mult.cc:41]   --->   Operation 978 'add' 'add_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 979 [1/1] (2.55ns)   --->   "%add_ln41_13 = add i32 %mul_ln41_16, %mul_ln41_15" [mm_mult.cc:41]   --->   Operation 979 'add' 'add_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 8.74>
ST_34 : Operation 980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_5 = add i32 %mul_ln41_9, %mul_ln41_8" [mm_mult.cc:41]   --->   Operation 980 'add' 'add_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 981 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_6 = add i32 %mul_ln41_7, %add_ln41_5" [mm_mult.cc:41]   --->   Operation 981 'add' 'add_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_7 = add i32 %add_ln41_4, %add_ln41_6" [mm_mult.cc:41]   --->   Operation 982 'add' 'add_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 983 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_8 = add i32 %add_ln41_3, %add_ln41_7" [mm_mult.cc:41]   --->   Operation 983 'add' 'add_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 984 [1/1] (2.55ns)   --->   "%add_ln41_14 = add i32 %mul_ln41_19, %mul_ln41_18" [mm_mult.cc:41]   --->   Operation 984 'add' 'add_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_15 = add i32 %mul_ln41_17, %add_ln41_14" [mm_mult.cc:41]   --->   Operation 985 'add' 'add_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 986 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_16 = add i32 %add_ln41_13, %add_ln41_15" [mm_mult.cc:41]   --->   Operation 986 'add' 'add_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 13> <Delay = 7.62>
ST_35 : Operation 987 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 987 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln41_2, i4 0)" [mm_mult.cc:43]   --->   Operation 988 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %tmp_37 to i10" [mm_mult.cc:43]   --->   Operation 989 'zext' 'zext_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_38 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln41_2, i2 0)" [mm_mult.cc:43]   --->   Operation 990 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i7 %tmp_38 to i10" [mm_mult.cc:43]   --->   Operation 991 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43 = add i10 %zext_ln43_1, %zext_ln43" [mm_mult.cc:43]   --->   Operation 992 'add' 'add_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [mm_mult.cc:36]   --->   Operation 993 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:37]   --->   Operation 994 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i5 %select_ln41 to i10" [mm_mult.cc:41]   --->   Operation 995 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 996 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln43_1 = add i10 %add_ln43, %zext_ln41_2" [mm_mult.cc:43]   --->   Operation 996 'add' 'add_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i10 %add_ln43_1 to i64" [mm_mult.cc:43]   --->   Operation 997 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 998 [1/1] (0.00ns)   --->   "%c_buff_addr_1 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln43_2" [mm_mult.cc:43]   --->   Operation 998 'getelementptr' 'c_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_17 = add i32 %add_ln41_12, %add_ln41_16" [mm_mult.cc:41]   --->   Operation 999 'add' 'add_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1000 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_18 = add nsw i32 %add_ln41_8, %add_ln41_17" [mm_mult.cc:41]   --->   Operation 1000 'add' 'add_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1001 [1/1] (3.25ns)   --->   "store i32 %add_ln41_18, i32* %c_buff_addr_1, align 4" [mm_mult.cc:43]   --->   Operation 1001 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_35 : Operation 1002 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind" [mm_mult.cc:44]   --->   Operation 1002 'specregionend' 'empty_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1003 [1/1] (0.00ns)   --->   "br label %.preheader1" [mm_mult.cc:36]   --->   Operation 1003 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 36 <SV = 6> <Delay = 1.76>
ST_36 : Operation 1004 [1/1] (1.76ns)   --->   "br label %.preheader" [mm_mult.cc:48]   --->   Operation 1004 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 7> <Delay = 5.07>
ST_37 : Operation 1005 [1/1] (0.00ns)   --->   "%i3_0 = phi i5 [ %i_2, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 1005 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1006 [1/1] (1.36ns)   --->   "%icmp_ln48 = icmp eq i5 %i3_0, -12" [mm_mult.cc:48]   --->   Operation 1006 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1007 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1007 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1008 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i3_0, 1" [mm_mult.cc:48]   --->   Operation 1008 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1009 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %hls_label_3" [mm_mult.cc:48]   --->   Operation 1009 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_60 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i3_0, i4 0)" [mm_mult.cc:51]   --->   Operation 1010 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %tmp_60 to i10" [mm_mult.cc:51]   --->   Operation 1011 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i3_0, i2 0)" [mm_mult.cc:51]   --->   Operation 1012 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i7 %tmp_61 to i10" [mm_mult.cc:51]   --->   Operation 1013 'zext' 'zext_ln51_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1014 [1/1] (1.82ns)   --->   "%add_ln51_17 = add i10 %zext_ln51_22, %zext_ln51" [mm_mult.cc:51]   --->   Operation 1014 'add' 'add_ln51_17' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i10 %add_ln51_17 to i64" [mm_mult.cc:51]   --->   Operation 1015 'zext' 'zext_ln51_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1016 [1/1] (0.00ns)   --->   "%c_buff_addr = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_23" [mm_mult.cc:51]   --->   Operation 1016 'getelementptr' 'c_buff_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1017 [1/1] (0.00ns)   --->   "%or_ln51_3 = or i10 %add_ln51_17, 1" [mm_mult.cc:51]   --->   Operation 1017 'or' 'or_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i10 %or_ln51_3 to i64" [mm_mult.cc:51]   --->   Operation 1018 'zext' 'zext_ln51_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1019 [1/1] (0.00ns)   --->   "%c_buff_addr_20 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_24" [mm_mult.cc:51]   --->   Operation 1019 'getelementptr' 'c_buff_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i7 %tmp_61 to i9" [mm_mult.cc:51]   --->   Operation 1020 'zext' 'zext_ln51_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_37 : Operation 1021 [1/1] (1.82ns)   --->   "%add_ln51 = add i9 %zext_ln51_21, %tmp_60" [mm_mult.cc:51]   --->   Operation 1021 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1022 [2/2] (3.25ns)   --->   "%c_buff_load = load i32* %c_buff_addr, align 16" [mm_mult.cc:51]   --->   Operation 1022 'load' 'c_buff_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_37 : Operation 1023 [2/2] (3.25ns)   --->   "%c_buff_load_1 = load i32* %c_buff_addr_20, align 4" [mm_mult.cc:51]   --->   Operation 1023 'load' 'c_buff_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 38 <SV = 8> <Delay = 6.50>
ST_38 : Operation 1024 [1/1] (0.00ns)   --->   "%or_ln51_4 = or i10 %add_ln51_17, 2" [mm_mult.cc:51]   --->   Operation 1024 'or' 'or_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i10 %or_ln51_4 to i64" [mm_mult.cc:51]   --->   Operation 1025 'zext' 'zext_ln51_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1026 [1/1] (0.00ns)   --->   "%c_buff_addr_2 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_25" [mm_mult.cc:51]   --->   Operation 1026 'getelementptr' 'c_buff_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1027 [1/1] (0.00ns)   --->   "%or_ln51_5 = or i10 %add_ln51_17, 3" [mm_mult.cc:51]   --->   Operation 1027 'or' 'or_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i10 %or_ln51_5 to i64" [mm_mult.cc:51]   --->   Operation 1028 'zext' 'zext_ln51_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%c_buff_addr_3 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_26" [mm_mult.cc:51]   --->   Operation 1029 'getelementptr' 'c_buff_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1030 [1/2] (3.25ns)   --->   "%c_buff_load = load i32* %c_buff_addr, align 16" [mm_mult.cc:51]   --->   Operation 1030 'load' 'c_buff_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i9 %add_ln51 to i64" [mm_mult.cc:51]   --->   Operation 1031 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1032 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_1" [mm_mult.cc:51]   --->   Operation 1032 'getelementptr' 'c_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1033 [1/1] (3.25ns)   --->   "store i32 %c_buff_load, i32* %c_addr, align 4" [mm_mult.cc:51]   --->   Operation 1033 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 1034 [1/2] (3.25ns)   --->   "%c_buff_load_1 = load i32* %c_buff_addr_20, align 4" [mm_mult.cc:51]   --->   Operation 1034 'load' 'c_buff_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 1035 [1/1] (0.00ns)   --->   "%or_ln51 = or i9 %add_ln51, 1" [mm_mult.cc:51]   --->   Operation 1035 'or' 'or_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i9 %or_ln51 to i64" [mm_mult.cc:51]   --->   Operation 1036 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1037 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_2" [mm_mult.cc:51]   --->   Operation 1037 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 1038 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_1, i32* %c_addr_1, align 4" [mm_mult.cc:51]   --->   Operation 1038 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 1039 [2/2] (3.25ns)   --->   "%c_buff_load_2 = load i32* %c_buff_addr_2, align 8" [mm_mult.cc:51]   --->   Operation 1039 'load' 'c_buff_load_2' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_38 : Operation 1040 [2/2] (3.25ns)   --->   "%c_buff_load_3 = load i32* %c_buff_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 1040 'load' 'c_buff_load_3' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 39 <SV = 9> <Delay = 6.50>
ST_39 : Operation 1041 [1/1] (1.73ns)   --->   "%add_ln51_18 = add i10 %add_ln51_17, 4" [mm_mult.cc:51]   --->   Operation 1041 'add' 'add_ln51_18' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i10 %add_ln51_18 to i64" [mm_mult.cc:51]   --->   Operation 1042 'sext' 'sext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1043 [1/1] (0.00ns)   --->   "%c_buff_addr_4 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51" [mm_mult.cc:51]   --->   Operation 1043 'getelementptr' 'c_buff_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1044 [1/1] (1.73ns)   --->   "%add_ln51_19 = add i10 %add_ln51_17, 5" [mm_mult.cc:51]   --->   Operation 1044 'add' 'add_ln51_19' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i10 %add_ln51_19 to i64" [mm_mult.cc:51]   --->   Operation 1045 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1046 [1/1] (0.00ns)   --->   "%c_buff_addr_5 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_1" [mm_mult.cc:51]   --->   Operation 1046 'getelementptr' 'c_buff_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1047 [1/2] (3.25ns)   --->   "%c_buff_load_2 = load i32* %c_buff_addr_2, align 8" [mm_mult.cc:51]   --->   Operation 1047 'load' 'c_buff_load_2' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 1048 [1/1] (0.00ns)   --->   "%or_ln51_1 = or i9 %add_ln51, 2" [mm_mult.cc:51]   --->   Operation 1048 'or' 'or_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i9 %or_ln51_1 to i64" [mm_mult.cc:51]   --->   Operation 1049 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1050 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_3" [mm_mult.cc:51]   --->   Operation 1050 'getelementptr' 'c_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1051 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_2, i32* %c_addr_2, align 4" [mm_mult.cc:51]   --->   Operation 1051 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 1052 [1/2] (3.25ns)   --->   "%c_buff_load_3 = load i32* %c_buff_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 1052 'load' 'c_buff_load_3' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 1053 [1/1] (0.00ns)   --->   "%or_ln51_2 = or i9 %add_ln51, 3" [mm_mult.cc:51]   --->   Operation 1053 'or' 'or_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i9 %or_ln51_2 to i64" [mm_mult.cc:51]   --->   Operation 1054 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1055 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_4" [mm_mult.cc:51]   --->   Operation 1055 'getelementptr' 'c_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 1056 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_3, i32* %c_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 1056 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 1057 [2/2] (3.25ns)   --->   "%c_buff_load_4 = load i32* %c_buff_addr_4, align 16" [mm_mult.cc:51]   --->   Operation 1057 'load' 'c_buff_load_4' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 1058 [2/2] (3.25ns)   --->   "%c_buff_load_5 = load i32* %c_buff_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 1058 'load' 'c_buff_load_5' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 40 <SV = 10> <Delay = 6.50>
ST_40 : Operation 1059 [1/1] (1.73ns)   --->   "%add_ln51_20 = add i10 %add_ln51_17, 6" [mm_mult.cc:51]   --->   Operation 1059 'add' 'add_ln51_20' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln51_2 = sext i10 %add_ln51_20 to i64" [mm_mult.cc:51]   --->   Operation 1060 'sext' 'sext_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1061 [1/1] (0.00ns)   --->   "%c_buff_addr_6 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_2" [mm_mult.cc:51]   --->   Operation 1061 'getelementptr' 'c_buff_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1062 [1/1] (1.73ns)   --->   "%add_ln51_21 = add i10 %add_ln51_17, 7" [mm_mult.cc:51]   --->   Operation 1062 'add' 'add_ln51_21' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln51_3 = sext i10 %add_ln51_21 to i64" [mm_mult.cc:51]   --->   Operation 1063 'sext' 'sext_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1064 [1/1] (0.00ns)   --->   "%c_buff_addr_7 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_3" [mm_mult.cc:51]   --->   Operation 1064 'getelementptr' 'c_buff_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1065 [1/2] (3.25ns)   --->   "%c_buff_load_4 = load i32* %c_buff_addr_4, align 16" [mm_mult.cc:51]   --->   Operation 1065 'load' 'c_buff_load_4' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 1066 [1/1] (1.82ns)   --->   "%add_ln51_1 = add i9 %add_ln51, 4" [mm_mult.cc:51]   --->   Operation 1066 'add' 'add_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i9 %add_ln51_1 to i64" [mm_mult.cc:51]   --->   Operation 1067 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1068 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_5" [mm_mult.cc:51]   --->   Operation 1068 'getelementptr' 'c_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1069 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_4, i32* %c_addr_4, align 4" [mm_mult.cc:51]   --->   Operation 1069 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 1070 [1/2] (3.25ns)   --->   "%c_buff_load_5 = load i32* %c_buff_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 1070 'load' 'c_buff_load_5' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 1071 [1/1] (1.82ns)   --->   "%add_ln51_2 = add i9 %add_ln51, 5" [mm_mult.cc:51]   --->   Operation 1071 'add' 'add_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i9 %add_ln51_2 to i64" [mm_mult.cc:51]   --->   Operation 1072 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1073 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_6" [mm_mult.cc:51]   --->   Operation 1073 'getelementptr' 'c_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_40 : Operation 1074 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_5, i32* %c_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 1074 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 1075 [2/2] (3.25ns)   --->   "%c_buff_load_6 = load i32* %c_buff_addr_6, align 8" [mm_mult.cc:51]   --->   Operation 1075 'load' 'c_buff_load_6' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 1076 [2/2] (3.25ns)   --->   "%c_buff_load_7 = load i32* %c_buff_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 1076 'load' 'c_buff_load_7' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 41 <SV = 11> <Delay = 6.50>
ST_41 : Operation 1077 [1/1] (1.73ns)   --->   "%add_ln51_22 = add i10 %add_ln51_17, 8" [mm_mult.cc:51]   --->   Operation 1077 'add' 'add_ln51_22' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln51_4 = sext i10 %add_ln51_22 to i64" [mm_mult.cc:51]   --->   Operation 1078 'sext' 'sext_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1079 [1/1] (0.00ns)   --->   "%c_buff_addr_8 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_4" [mm_mult.cc:51]   --->   Operation 1079 'getelementptr' 'c_buff_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1080 [1/1] (1.73ns)   --->   "%add_ln51_23 = add i10 %add_ln51_17, 9" [mm_mult.cc:51]   --->   Operation 1080 'add' 'add_ln51_23' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln51_5 = sext i10 %add_ln51_23 to i64" [mm_mult.cc:51]   --->   Operation 1081 'sext' 'sext_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1082 [1/1] (0.00ns)   --->   "%c_buff_addr_9 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_5" [mm_mult.cc:51]   --->   Operation 1082 'getelementptr' 'c_buff_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1083 [1/2] (3.25ns)   --->   "%c_buff_load_6 = load i32* %c_buff_addr_6, align 8" [mm_mult.cc:51]   --->   Operation 1083 'load' 'c_buff_load_6' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_41 : Operation 1084 [1/1] (1.82ns)   --->   "%add_ln51_3 = add i9 %add_ln51, 6" [mm_mult.cc:51]   --->   Operation 1084 'add' 'add_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i9 %add_ln51_3 to i64" [mm_mult.cc:51]   --->   Operation 1085 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1086 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_7" [mm_mult.cc:51]   --->   Operation 1086 'getelementptr' 'c_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1087 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_6, i32* %c_addr_6, align 4" [mm_mult.cc:51]   --->   Operation 1087 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_41 : Operation 1088 [1/2] (3.25ns)   --->   "%c_buff_load_7 = load i32* %c_buff_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 1088 'load' 'c_buff_load_7' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_41 : Operation 1089 [1/1] (1.82ns)   --->   "%add_ln51_4 = add i9 %add_ln51, 7" [mm_mult.cc:51]   --->   Operation 1089 'add' 'add_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i9 %add_ln51_4 to i64" [mm_mult.cc:51]   --->   Operation 1090 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1091 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_8" [mm_mult.cc:51]   --->   Operation 1091 'getelementptr' 'c_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 1092 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_7, i32* %c_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 1092 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_41 : Operation 1093 [2/2] (3.25ns)   --->   "%c_buff_load_8 = load i32* %c_buff_addr_8, align 16" [mm_mult.cc:51]   --->   Operation 1093 'load' 'c_buff_load_8' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_41 : Operation 1094 [2/2] (3.25ns)   --->   "%c_buff_load_9 = load i32* %c_buff_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 1094 'load' 'c_buff_load_9' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 42 <SV = 12> <Delay = 6.50>
ST_42 : Operation 1095 [1/1] (1.73ns)   --->   "%add_ln51_24 = add i10 %add_ln51_17, 10" [mm_mult.cc:51]   --->   Operation 1095 'add' 'add_ln51_24' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln51_6 = sext i10 %add_ln51_24 to i64" [mm_mult.cc:51]   --->   Operation 1096 'sext' 'sext_ln51_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1097 [1/1] (0.00ns)   --->   "%c_buff_addr_10 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_6" [mm_mult.cc:51]   --->   Operation 1097 'getelementptr' 'c_buff_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1098 [1/1] (1.73ns)   --->   "%add_ln51_25 = add i10 %add_ln51_17, 11" [mm_mult.cc:51]   --->   Operation 1098 'add' 'add_ln51_25' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln51_7 = sext i10 %add_ln51_25 to i64" [mm_mult.cc:51]   --->   Operation 1099 'sext' 'sext_ln51_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1100 [1/1] (0.00ns)   --->   "%c_buff_addr_11 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_7" [mm_mult.cc:51]   --->   Operation 1100 'getelementptr' 'c_buff_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1101 [1/2] (3.25ns)   --->   "%c_buff_load_8 = load i32* %c_buff_addr_8, align 16" [mm_mult.cc:51]   --->   Operation 1101 'load' 'c_buff_load_8' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_42 : Operation 1102 [1/1] (1.82ns)   --->   "%add_ln51_5 = add i9 %add_ln51, 8" [mm_mult.cc:51]   --->   Operation 1102 'add' 'add_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i9 %add_ln51_5 to i64" [mm_mult.cc:51]   --->   Operation 1103 'zext' 'zext_ln51_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1104 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_9" [mm_mult.cc:51]   --->   Operation 1104 'getelementptr' 'c_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1105 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_8, i32* %c_addr_8, align 4" [mm_mult.cc:51]   --->   Operation 1105 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_42 : Operation 1106 [1/2] (3.25ns)   --->   "%c_buff_load_9 = load i32* %c_buff_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 1106 'load' 'c_buff_load_9' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_42 : Operation 1107 [1/1] (1.82ns)   --->   "%add_ln51_6 = add i9 %add_ln51, 9" [mm_mult.cc:51]   --->   Operation 1107 'add' 'add_ln51_6' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i9 %add_ln51_6 to i64" [mm_mult.cc:51]   --->   Operation 1108 'zext' 'zext_ln51_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1109 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_10" [mm_mult.cc:51]   --->   Operation 1109 'getelementptr' 'c_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1110 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_9, i32* %c_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 1110 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_42 : Operation 1111 [2/2] (3.25ns)   --->   "%c_buff_load_10 = load i32* %c_buff_addr_10, align 8" [mm_mult.cc:51]   --->   Operation 1111 'load' 'c_buff_load_10' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_42 : Operation 1112 [2/2] (3.25ns)   --->   "%c_buff_load_11 = load i32* %c_buff_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 1112 'load' 'c_buff_load_11' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 43 <SV = 13> <Delay = 6.50>
ST_43 : Operation 1113 [1/1] (1.73ns)   --->   "%add_ln51_26 = add i10 %add_ln51_17, 12" [mm_mult.cc:51]   --->   Operation 1113 'add' 'add_ln51_26' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln51_8 = sext i10 %add_ln51_26 to i64" [mm_mult.cc:51]   --->   Operation 1114 'sext' 'sext_ln51_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1115 [1/1] (0.00ns)   --->   "%c_buff_addr_12 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_8" [mm_mult.cc:51]   --->   Operation 1115 'getelementptr' 'c_buff_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1116 [1/1] (1.73ns)   --->   "%add_ln51_27 = add i10 %add_ln51_17, 13" [mm_mult.cc:51]   --->   Operation 1116 'add' 'add_ln51_27' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln51_9 = sext i10 %add_ln51_27 to i64" [mm_mult.cc:51]   --->   Operation 1117 'sext' 'sext_ln51_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1118 [1/1] (0.00ns)   --->   "%c_buff_addr_13 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_9" [mm_mult.cc:51]   --->   Operation 1118 'getelementptr' 'c_buff_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1119 [1/2] (3.25ns)   --->   "%c_buff_load_10 = load i32* %c_buff_addr_10, align 8" [mm_mult.cc:51]   --->   Operation 1119 'load' 'c_buff_load_10' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_43 : Operation 1120 [1/1] (1.82ns)   --->   "%add_ln51_7 = add i9 %add_ln51, 10" [mm_mult.cc:51]   --->   Operation 1120 'add' 'add_ln51_7' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i9 %add_ln51_7 to i64" [mm_mult.cc:51]   --->   Operation 1121 'zext' 'zext_ln51_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1122 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_11" [mm_mult.cc:51]   --->   Operation 1122 'getelementptr' 'c_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1123 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_10, i32* %c_addr_10, align 4" [mm_mult.cc:51]   --->   Operation 1123 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_43 : Operation 1124 [1/2] (3.25ns)   --->   "%c_buff_load_11 = load i32* %c_buff_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 1124 'load' 'c_buff_load_11' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_43 : Operation 1125 [1/1] (1.82ns)   --->   "%add_ln51_8 = add i9 %add_ln51, 11" [mm_mult.cc:51]   --->   Operation 1125 'add' 'add_ln51_8' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i9 %add_ln51_8 to i64" [mm_mult.cc:51]   --->   Operation 1126 'zext' 'zext_ln51_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1127 [1/1] (0.00ns)   --->   "%c_addr_11 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_12" [mm_mult.cc:51]   --->   Operation 1127 'getelementptr' 'c_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 1128 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_11, i32* %c_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 1128 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_43 : Operation 1129 [2/2] (3.25ns)   --->   "%c_buff_load_12 = load i32* %c_buff_addr_12, align 16" [mm_mult.cc:51]   --->   Operation 1129 'load' 'c_buff_load_12' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_43 : Operation 1130 [2/2] (3.25ns)   --->   "%c_buff_load_13 = load i32* %c_buff_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 1130 'load' 'c_buff_load_13' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 44 <SV = 14> <Delay = 6.50>
ST_44 : Operation 1131 [1/1] (1.73ns)   --->   "%add_ln51_28 = add i10 %add_ln51_17, 14" [mm_mult.cc:51]   --->   Operation 1131 'add' 'add_ln51_28' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln51_10 = sext i10 %add_ln51_28 to i64" [mm_mult.cc:51]   --->   Operation 1132 'sext' 'sext_ln51_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1133 [1/1] (0.00ns)   --->   "%c_buff_addr_14 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_10" [mm_mult.cc:51]   --->   Operation 1133 'getelementptr' 'c_buff_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1134 [1/1] (1.73ns)   --->   "%add_ln51_29 = add i10 %add_ln51_17, 15" [mm_mult.cc:51]   --->   Operation 1134 'add' 'add_ln51_29' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln51_11 = sext i10 %add_ln51_29 to i64" [mm_mult.cc:51]   --->   Operation 1135 'sext' 'sext_ln51_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1136 [1/1] (0.00ns)   --->   "%c_buff_addr_15 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_11" [mm_mult.cc:51]   --->   Operation 1136 'getelementptr' 'c_buff_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1137 [1/2] (3.25ns)   --->   "%c_buff_load_12 = load i32* %c_buff_addr_12, align 16" [mm_mult.cc:51]   --->   Operation 1137 'load' 'c_buff_load_12' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_44 : Operation 1138 [1/1] (1.82ns)   --->   "%add_ln51_9 = add i9 %add_ln51, 12" [mm_mult.cc:51]   --->   Operation 1138 'add' 'add_ln51_9' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i9 %add_ln51_9 to i64" [mm_mult.cc:51]   --->   Operation 1139 'zext' 'zext_ln51_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1140 [1/1] (0.00ns)   --->   "%c_addr_12 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_13" [mm_mult.cc:51]   --->   Operation 1140 'getelementptr' 'c_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1141 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_12, i32* %c_addr_12, align 4" [mm_mult.cc:51]   --->   Operation 1141 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_44 : Operation 1142 [1/2] (3.25ns)   --->   "%c_buff_load_13 = load i32* %c_buff_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 1142 'load' 'c_buff_load_13' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_44 : Operation 1143 [1/1] (1.82ns)   --->   "%add_ln51_10 = add i9 %add_ln51, 13" [mm_mult.cc:51]   --->   Operation 1143 'add' 'add_ln51_10' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i9 %add_ln51_10 to i64" [mm_mult.cc:51]   --->   Operation 1144 'zext' 'zext_ln51_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1145 [1/1] (0.00ns)   --->   "%c_addr_13 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_14" [mm_mult.cc:51]   --->   Operation 1145 'getelementptr' 'c_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_44 : Operation 1146 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_13, i32* %c_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 1146 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_44 : Operation 1147 [2/2] (3.25ns)   --->   "%c_buff_load_14 = load i32* %c_buff_addr_14, align 8" [mm_mult.cc:51]   --->   Operation 1147 'load' 'c_buff_load_14' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_44 : Operation 1148 [2/2] (3.25ns)   --->   "%c_buff_load_15 = load i32* %c_buff_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 1148 'load' 'c_buff_load_15' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 45 <SV = 15> <Delay = 6.50>
ST_45 : Operation 1149 [1/1] (1.73ns)   --->   "%add_ln51_30 = add i10 %add_ln51_17, 16" [mm_mult.cc:51]   --->   Operation 1149 'add' 'add_ln51_30' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln51_12 = sext i10 %add_ln51_30 to i64" [mm_mult.cc:51]   --->   Operation 1150 'sext' 'sext_ln51_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1151 [1/1] (0.00ns)   --->   "%c_buff_addr_16 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_12" [mm_mult.cc:51]   --->   Operation 1151 'getelementptr' 'c_buff_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1152 [1/1] (1.73ns)   --->   "%add_ln51_31 = add i10 %add_ln51_17, 17" [mm_mult.cc:51]   --->   Operation 1152 'add' 'add_ln51_31' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln51_13 = sext i10 %add_ln51_31 to i64" [mm_mult.cc:51]   --->   Operation 1153 'sext' 'sext_ln51_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1154 [1/1] (0.00ns)   --->   "%c_buff_addr_17 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_13" [mm_mult.cc:51]   --->   Operation 1154 'getelementptr' 'c_buff_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1155 [1/2] (3.25ns)   --->   "%c_buff_load_14 = load i32* %c_buff_addr_14, align 8" [mm_mult.cc:51]   --->   Operation 1155 'load' 'c_buff_load_14' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 1156 [1/1] (1.82ns)   --->   "%add_ln51_11 = add i9 %add_ln51, 14" [mm_mult.cc:51]   --->   Operation 1156 'add' 'add_ln51_11' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i9 %add_ln51_11 to i64" [mm_mult.cc:51]   --->   Operation 1157 'zext' 'zext_ln51_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1158 [1/1] (0.00ns)   --->   "%c_addr_14 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_15" [mm_mult.cc:51]   --->   Operation 1158 'getelementptr' 'c_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1159 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_14, i32* %c_addr_14, align 4" [mm_mult.cc:51]   --->   Operation 1159 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 1160 [1/2] (3.25ns)   --->   "%c_buff_load_15 = load i32* %c_buff_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 1160 'load' 'c_buff_load_15' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 1161 [1/1] (1.82ns)   --->   "%add_ln51_12 = add i9 %add_ln51, 15" [mm_mult.cc:51]   --->   Operation 1161 'add' 'add_ln51_12' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i9 %add_ln51_12 to i64" [mm_mult.cc:51]   --->   Operation 1162 'zext' 'zext_ln51_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1163 [1/1] (0.00ns)   --->   "%c_addr_15 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_16" [mm_mult.cc:51]   --->   Operation 1163 'getelementptr' 'c_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 1164 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_15, i32* %c_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 1164 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 1165 [2/2] (3.25ns)   --->   "%c_buff_load_16 = load i32* %c_buff_addr_16, align 16" [mm_mult.cc:51]   --->   Operation 1165 'load' 'c_buff_load_16' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 1166 [2/2] (3.25ns)   --->   "%c_buff_load_17 = load i32* %c_buff_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 1166 'load' 'c_buff_load_17' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 46 <SV = 16> <Delay = 6.50>
ST_46 : Operation 1167 [1/1] (1.73ns)   --->   "%add_ln51_32 = add i10 %add_ln51_17, 18" [mm_mult.cc:51]   --->   Operation 1167 'add' 'add_ln51_32' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln51_14 = sext i10 %add_ln51_32 to i64" [mm_mult.cc:51]   --->   Operation 1168 'sext' 'sext_ln51_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1169 [1/1] (0.00ns)   --->   "%c_buff_addr_18 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_14" [mm_mult.cc:51]   --->   Operation 1169 'getelementptr' 'c_buff_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1170 [1/1] (1.73ns)   --->   "%add_ln51_33 = add i10 %add_ln51_17, 19" [mm_mult.cc:51]   --->   Operation 1170 'add' 'add_ln51_33' <Predicate = (!icmp_ln48)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln51_15 = sext i10 %add_ln51_33 to i64" [mm_mult.cc:51]   --->   Operation 1171 'sext' 'sext_ln51_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1172 [1/1] (0.00ns)   --->   "%c_buff_addr_19 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_15" [mm_mult.cc:51]   --->   Operation 1172 'getelementptr' 'c_buff_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1173 [1/2] (3.25ns)   --->   "%c_buff_load_16 = load i32* %c_buff_addr_16, align 16" [mm_mult.cc:51]   --->   Operation 1173 'load' 'c_buff_load_16' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 1174 [1/1] (1.82ns)   --->   "%add_ln51_13 = add i9 %add_ln51, 16" [mm_mult.cc:51]   --->   Operation 1174 'add' 'add_ln51_13' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i9 %add_ln51_13 to i64" [mm_mult.cc:51]   --->   Operation 1175 'zext' 'zext_ln51_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1176 [1/1] (0.00ns)   --->   "%c_addr_16 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_17" [mm_mult.cc:51]   --->   Operation 1176 'getelementptr' 'c_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1177 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_16, i32* %c_addr_16, align 4" [mm_mult.cc:51]   --->   Operation 1177 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 1178 [1/2] (3.25ns)   --->   "%c_buff_load_17 = load i32* %c_buff_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 1178 'load' 'c_buff_load_17' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 1179 [1/1] (1.82ns)   --->   "%add_ln51_14 = add i9 %add_ln51, 17" [mm_mult.cc:51]   --->   Operation 1179 'add' 'add_ln51_14' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i9 %add_ln51_14 to i64" [mm_mult.cc:51]   --->   Operation 1180 'zext' 'zext_ln51_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1181 [1/1] (0.00ns)   --->   "%c_addr_17 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_18" [mm_mult.cc:51]   --->   Operation 1181 'getelementptr' 'c_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 1182 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_17, i32* %c_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 1182 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 1183 [2/2] (3.25ns)   --->   "%c_buff_load_18 = load i32* %c_buff_addr_18, align 8" [mm_mult.cc:51]   --->   Operation 1183 'load' 'c_buff_load_18' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 1184 [2/2] (3.25ns)   --->   "%c_buff_load_19 = load i32* %c_buff_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 1184 'load' 'c_buff_load_19' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 47 <SV = 17> <Delay = 6.50>
ST_47 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [mm_mult.cc:48]   --->   Operation 1185 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:49]   --->   Operation 1186 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1187 [1/2] (3.25ns)   --->   "%c_buff_load_18 = load i32* %c_buff_addr_18, align 8" [mm_mult.cc:51]   --->   Operation 1187 'load' 'c_buff_load_18' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_47 : Operation 1188 [1/1] (1.82ns)   --->   "%add_ln51_15 = add i9 %add_ln51, 18" [mm_mult.cc:51]   --->   Operation 1188 'add' 'add_ln51_15' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i9 %add_ln51_15 to i64" [mm_mult.cc:51]   --->   Operation 1189 'zext' 'zext_ln51_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1190 [1/1] (0.00ns)   --->   "%c_addr_18 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_19" [mm_mult.cc:51]   --->   Operation 1190 'getelementptr' 'c_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1191 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_18, i32* %c_addr_18, align 4" [mm_mult.cc:51]   --->   Operation 1191 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_47 : Operation 1192 [1/2] (3.25ns)   --->   "%c_buff_load_19 = load i32* %c_buff_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 1192 'load' 'c_buff_load_19' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_47 : Operation 1193 [1/1] (1.82ns)   --->   "%add_ln51_16 = add i9 %add_ln51, 19" [mm_mult.cc:51]   --->   Operation 1193 'add' 'add_ln51_16' <Predicate = (!icmp_ln48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i9 %add_ln51_16 to i64" [mm_mult.cc:51]   --->   Operation 1194 'zext' 'zext_ln51_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1195 [1/1] (0.00ns)   --->   "%c_addr_19 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_20" [mm_mult.cc:51]   --->   Operation 1195 'getelementptr' 'c_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1196 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_19, i32* %c_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 1196 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_47 : Operation 1197 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_31) nounwind" [mm_mult.cc:53]   --->   Operation 1197 'specregionend' 'empty_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_47 : Operation 1198 [1/1] (0.00ns)   --->   "br label %.preheader" [mm_mult.cc:48]   --->   Operation 1198 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 48 <SV = 8> <Delay = 0.00>
ST_48 : Operation 1199 [1/1] (0.00ns)   --->   "ret void" [mm_mult.cc:54]   --->   Operation 1199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:19) [22]  (1.77 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mm_mult.cc:19) [22]  (0 ns)
	'add' operation ('add_ln22', mm_mult.cc:22) [33]  (1.82 ns)
	'getelementptr' operation ('a_addr', mm_mult.cc:22) [36]  (0 ns)
	'load' operation ('a_load', mm_mult.cc:22) on array 'a' [37]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_load', mm_mult.cc:22) on array 'a' [37]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln22_1', mm_mult.cc:22) [54]  (1.82 ns)
	'getelementptr' operation ('a_addr_4', mm_mult.cc:22) [56]  (0 ns)
	'load' operation ('a_load_4', mm_mult.cc:22) on array 'a' [57]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln22_3', mm_mult.cc:22) [64]  (1.82 ns)
	'getelementptr' operation ('a_addr_6', mm_mult.cc:22) [66]  (0 ns)
	'load' operation ('a_load_6', mm_mult.cc:22) on array 'a' [67]  (3.25 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln22_5', mm_mult.cc:22) [74]  (1.82 ns)
	'getelementptr' operation ('a_addr_8', mm_mult.cc:22) [76]  (0 ns)
	'load' operation ('a_load_8', mm_mult.cc:22) on array 'a' [77]  (3.25 ns)

 <State 7>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln22_7', mm_mult.cc:22) [84]  (1.82 ns)
	'getelementptr' operation ('a_addr_10', mm_mult.cc:22) [86]  (0 ns)
	'load' operation ('a_load_10', mm_mult.cc:22) on array 'a' [87]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_10', mm_mult.cc:22) on array 'a' [87]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_s', mm_mult.cc:22 on array 'a_buff[0]', mm_mult.cc:11 [89]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_12', mm_mult.cc:22) on array 'a' [99]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_2', mm_mult.cc:22 on array 'a_buff[2]', mm_mult.cc:11 [101]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_14', mm_mult.cc:22) on array 'a' [111]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_4', mm_mult.cc:22 on array 'a_buff[4]', mm_mult.cc:11 [113]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_16', mm_mult.cc:22) on array 'a' [123]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_6', mm_mult.cc:22 on array 'a_buff[6]', mm_mult.cc:11 [125]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_18', mm_mult.cc:22) on array 'a' [135]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_8', mm_mult.cc:22 on array 'a_buff[8]', mm_mult.cc:11 [137]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:26) [149]  (1.77 ns)

 <State 14>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mm_mult.cc:26) [149]  (0 ns)
	'add' operation ('add_ln29', mm_mult.cc:29) [161]  (1.82 ns)
	'getelementptr' operation ('b_addr', mm_mult.cc:29) [163]  (0 ns)
	'load' operation ('b_load', mm_mult.cc:29) on array 'b' [164]  (3.25 ns)

 <State 15>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load', mm_mult.cc:29) on array 'b' [164]  (3.25 ns)
	'shl' operation ('shl_ln29', mm_mult.cc:29) [247]  (4.42 ns)

 <State 16>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_2', mm_mult.cc:29) on array 'b' [287]  (3.25 ns)
	'shl' operation ('shl_ln29_7', mm_mult.cc:29) [300]  (4.42 ns)

 <State 17>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_4', mm_mult.cc:29) on array 'b' [337]  (3.25 ns)
	'shl' operation ('shl_ln29_11', mm_mult.cc:29) [350]  (4.42 ns)

 <State 18>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_6', mm_mult.cc:29) on array 'b' [387]  (3.25 ns)
	'shl' operation ('shl_ln29_15', mm_mult.cc:29) [400]  (4.42 ns)

 <State 19>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_8', mm_mult.cc:29) on array 'b' [437]  (3.25 ns)
	'shl' operation ('shl_ln29_19', mm_mult.cc:29) [450]  (4.42 ns)

 <State 20>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_10', mm_mult.cc:29) on array 'b' [487]  (3.25 ns)
	'shl' operation ('shl_ln29_23', mm_mult.cc:29) [500]  (4.42 ns)

 <State 21>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_12', mm_mult.cc:29) on array 'b' [537]  (3.25 ns)
	'shl' operation ('shl_ln29_27', mm_mult.cc:29) [550]  (4.42 ns)

 <State 22>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_14', mm_mult.cc:29) on array 'b' [587]  (3.25 ns)
	'shl' operation ('shl_ln29_31', mm_mult.cc:29) [600]  (4.42 ns)

 <State 23>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_16', mm_mult.cc:29) on array 'b' [637]  (3.25 ns)
	'shl' operation ('shl_ln29_35', mm_mult.cc:29) [650]  (4.42 ns)

 <State 24>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_18', mm_mult.cc:29) on array 'b' [687]  (3.25 ns)
	'shl' operation ('shl_ln29_39', mm_mult.cc:29) [700]  (4.42 ns)

 <State 25>: 7.78ns
The critical path consists of the following:
	'select' operation ('select_ln29_74', mm_mult.cc:29) [694]  (0 ns)
	'shl' operation ('shl_ln29_40', mm_mult.cc:29) [703]  (0 ns)
	'and' operation ('and_ln29_36', mm_mult.cc:29) [705]  (3.04 ns)
	'and' operation ('and_ln29_37', mm_mult.cc:29) [706]  (1.48 ns)
	'store' operation ('store_ln29', mm_mult.cc:29) of constant <constant:_ssdm_op_Write.bram.i64> on array 'b_buff', mm_mult.cc:12 [708]  (3.25 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', mm_mult.cc:34) with incoming values : ('add_ln34', mm_mult.cc:34) [739]  (1.77 ns)

 <State 27>: 7.66ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', mm_mult.cc:36) [741]  (0 ns)
	'icmp' operation ('icmp_ln36', mm_mult.cc:36) [748]  (1.36 ns)
	'select' operation ('select_ln41', mm_mult.cc:41) [749]  (1.22 ns)
	'add' operation ('add_ln41_19', mm_mult.cc:41) [785]  (1.83 ns)
	'getelementptr' operation ('b_buff_addr_21', mm_mult.cc:41) [787]  (0 ns)
	'load' operation ('b_buff_load_1', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 [819]  (3.25 ns)

 <State 28>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln41_21', mm_mult.cc:41) [791]  (1.87 ns)
	'getelementptr' operation ('b_buff_addr_23', mm_mult.cc:41) [793]  (0 ns)
	'load' operation ('b_buff_load_3', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 [827]  (3.25 ns)

 <State 29>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', mm_mult.cc:41) [817]  (8.51 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_3', mm_mult.cc:41) [829]  (8.51 ns)

 <State 31>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_2', mm_mult.cc:41) [825]  (8.51 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_6', mm_mult.cc:41) [841]  (8.51 ns)

 <State 33>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_8', mm_mult.cc:41) [849]  (8.51 ns)

 <State 34>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln41_5', mm_mult.cc:41) [889]  (0 ns)
	'add' operation ('add_ln41_6', mm_mult.cc:41) [890]  (4.37 ns)
	'add' operation ('add_ln41_7', mm_mult.cc:41) [891]  (0 ns)
	'add' operation ('add_ln41_8', mm_mult.cc:41) [892]  (4.37 ns)

 <State 35>: 7.62ns
The critical path consists of the following:
	'add' operation ('add_ln41_17', mm_mult.cc:41) [901]  (0 ns)
	'add' operation ('add_ln41_18', mm_mult.cc:41) [902]  (4.37 ns)
	'store' operation ('store_ln43', mm_mult.cc:43) of variable 'add_ln41_18', mm_mult.cc:41 on array 'c_buff', mm_mult.cc:13 [903]  (3.25 ns)

 <State 36>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:48) [910]  (1.77 ns)

 <State 37>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mm_mult.cc:48) [910]  (0 ns)
	'add' operation ('add_ln51_17', mm_mult.cc:51) [922]  (1.82 ns)
	'getelementptr' operation ('c_buff_addr', mm_mult.cc:51) [924]  (0 ns)
	'load' operation ('c_buff_load', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [984]  (3.25 ns)

 <State 38>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [984]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load', mm_mult.cc:51 on array 'c' [987]  (3.25 ns)

 <State 39>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_2', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [993]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_2', mm_mult.cc:51 on array 'c' [997]  (3.25 ns)

 <State 40>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_4', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1003]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_4', mm_mult.cc:51 on array 'c' [1007]  (3.25 ns)

 <State 41>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_6', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1013]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_6', mm_mult.cc:51 on array 'c' [1017]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_8', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1023]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_8', mm_mult.cc:51 on array 'c' [1027]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_10', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1033]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_10', mm_mult.cc:51 on array 'c' [1037]  (3.25 ns)

 <State 44>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_12', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1043]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_12', mm_mult.cc:51 on array 'c' [1047]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_14', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1053]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_14', mm_mult.cc:51 on array 'c' [1057]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_16', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1063]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_16', mm_mult.cc:51 on array 'c' [1067]  (3.25 ns)

 <State 47>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_18', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [1073]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_18', mm_mult.cc:51 on array 'c' [1077]  (3.25 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
