# vsim -c top_tb -do "run -all; quit;" 
# Start time: 14:26:40 on Apr 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: testbench.sv(147): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.adpcm_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.adpcm_pkg(fast)
# Loading work.top_tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test adpcm_test...
#                  270
#                  290
#                  310
#                  330
#                  350
#                  370
#                  390
#                  410
# UVM_INFO testbench.sv(152) @ 410: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 0
#                  650
#                  670
#                  690
#                  710
#                  730
#                  750
#                  770
#                  790
# UVM_INFO testbench.sv(152) @ 790: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 1
#                  930
#                  950
#                  970
#                  990
#                 1010
#                 1030
#                 1050
#                 1070
# UVM_INFO testbench.sv(152) @ 1070: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 2
#                 1170
#                 1190
#                 1210
#                 1230
#                 1250
#                 1270
#                 1290
#                 1310
# UVM_INFO testbench.sv(152) @ 1310: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 3
#                 1650
#                 1670
#                 1690
#                 1710
#                 1730
#                 1750
#                 1770
#                 1790
# UVM_INFO testbench.sv(152) @ 1790: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 4
#                 1970
#                 1990
#                 2010
#                 2030
#                 2050
#                 2070
#                 2090
#                 2110
# UVM_INFO testbench.sv(152) @ 2110: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 5
#                 2330
#                 2350
#                 2370
#                 2390
#                 2410
#                 2430
#                 2450
#                 2470
# UVM_INFO testbench.sv(152) @ 2470: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 6
#                 2690
#                 2710
#                 2730
#                 2750
#                 2770
#                 2790
#                 2810
#                 2830
# UVM_INFO testbench.sv(152) @ 2830: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 7
#                 3190
#                 3210
#                 3230
#                 3250
#                 3270
#                 3290
#                 3310
#                 3330
# UVM_INFO testbench.sv(152) @ 3330: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 8
#                 3710
#                 3730
#                 3750
#                 3770
#                 3790
#                 3810
#                 3830
#                 3850
# UVM_INFO testbench.sv(152) @ 3850: uvm_test_top.m_sequencer@@test_seq [ADPCM_TX_SEQ_BODY] Transmitted frame 9
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 3850: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [ADPCM_TX_SEQ_BODY]    10
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3850 ns  Iteration: 61  Instance: /top_tb
# End time: 14:26:43 on Apr 15,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
