#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; PWM_FAST_PWMUDB
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_FAST_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_FAST_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_FAST_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_FAST_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_FAST_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; PWM_SLOW_PWMUDB
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_SLOW_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_SLOW_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_SLOW_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; Clock_32k
Clock_32k__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_32k__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_32k__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_32k__CFG2_SRC_SEL_MASK EQU 0x07
Clock_32k__INDEX EQU 0x00
Clock_32k__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_32k__PM_ACT_MSK EQU 0x01
Clock_32k__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_32k__PM_STBY_MSK EQU 0x01

; LED3_P6_2
LED3_P6_2__0__MASK EQU 0x04
LED3_P6_2__0__PC EQU CYREG_PRT6_PC2
LED3_P6_2__0__PORT EQU 6
LED3_P6_2__0__SHIFT EQU 2
LED3_P6_2__AG EQU CYREG_PRT6_AG
LED3_P6_2__AMUX EQU CYREG_PRT6_AMUX
LED3_P6_2__BIE EQU CYREG_PRT6_BIE
LED3_P6_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3_P6_2__BYP EQU CYREG_PRT6_BYP
LED3_P6_2__CTL EQU CYREG_PRT6_CTL
LED3_P6_2__DM0 EQU CYREG_PRT6_DM0
LED3_P6_2__DM1 EQU CYREG_PRT6_DM1
LED3_P6_2__DM2 EQU CYREG_PRT6_DM2
LED3_P6_2__DR EQU CYREG_PRT6_DR
LED3_P6_2__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3_P6_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3_P6_2__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3_P6_2__MASK EQU 0x04
LED3_P6_2__PORT EQU 6
LED3_P6_2__PRT EQU CYREG_PRT6_PRT
LED3_P6_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3_P6_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3_P6_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3_P6_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3_P6_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3_P6_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3_P6_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3_P6_2__PS EQU CYREG_PRT6_PS
LED3_P6_2__SHIFT EQU 2
LED3_P6_2__SLW EQU CYREG_PRT6_SLW

; LED4_P6_3
LED4_P6_3__0__MASK EQU 0x08
LED4_P6_3__0__PC EQU CYREG_PRT6_PC3
LED4_P6_3__0__PORT EQU 6
LED4_P6_3__0__SHIFT EQU 3
LED4_P6_3__AG EQU CYREG_PRT6_AG
LED4_P6_3__AMUX EQU CYREG_PRT6_AMUX
LED4_P6_3__BIE EQU CYREG_PRT6_BIE
LED4_P6_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4_P6_3__BYP EQU CYREG_PRT6_BYP
LED4_P6_3__CTL EQU CYREG_PRT6_CTL
LED4_P6_3__DM0 EQU CYREG_PRT6_DM0
LED4_P6_3__DM1 EQU CYREG_PRT6_DM1
LED4_P6_3__DM2 EQU CYREG_PRT6_DM2
LED4_P6_3__DR EQU CYREG_PRT6_DR
LED4_P6_3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4_P6_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4_P6_3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4_P6_3__MASK EQU 0x08
LED4_P6_3__PORT EQU 6
LED4_P6_3__PRT EQU CYREG_PRT6_PRT
LED4_P6_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4_P6_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4_P6_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4_P6_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4_P6_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4_P6_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4_P6_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4_P6_3__PS EQU CYREG_PRT6_PS
LED4_P6_3__SHIFT EQU 3
LED4_P6_3__SLW EQU CYREG_PRT6_SLW

; RTC_1_isr
RTC_1_isr__ES2_PATCH EQU 0
RTC_1_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
RTC_1_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
RTC_1_isr__INTC_MASK EQU 0x01
RTC_1_isr__INTC_NUMBER EQU 0
RTC_1_isr__INTC_PRIOR_NUM EQU 7
RTC_1_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
RTC_1_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
RTC_1_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
RTC_1_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; SW2_P6_1
SW2_P6_1__0__MASK EQU 0x02
SW2_P6_1__0__PC EQU CYREG_PRT6_PC1
SW2_P6_1__0__PORT EQU 6
SW2_P6_1__0__SHIFT EQU 1
SW2_P6_1__AG EQU CYREG_PRT6_AG
SW2_P6_1__AMUX EQU CYREG_PRT6_AMUX
SW2_P6_1__BIE EQU CYREG_PRT6_BIE
SW2_P6_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2_P6_1__BYP EQU CYREG_PRT6_BYP
SW2_P6_1__CTL EQU CYREG_PRT6_CTL
SW2_P6_1__DM0 EQU CYREG_PRT6_DM0
SW2_P6_1__DM1 EQU CYREG_PRT6_DM1
SW2_P6_1__DM2 EQU CYREG_PRT6_DM2
SW2_P6_1__DR EQU CYREG_PRT6_DR
SW2_P6_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2_P6_1__INTSTAT EQU CYREG_PICU6_INTSTAT
SW2_P6_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2_P6_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2_P6_1__MASK EQU 0x02
SW2_P6_1__PORT EQU 6
SW2_P6_1__PRT EQU CYREG_PRT6_PRT
SW2_P6_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2_P6_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2_P6_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2_P6_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2_P6_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2_P6_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2_P6_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2_P6_1__PS EQU CYREG_PRT6_PS
SW2_P6_1__SHIFT EQU 1
SW2_P6_1__SLW EQU CYREG_PRT6_SLW
SW2_P6_1__SNAP EQU CYREG_PICU6_SNAP

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
