#[doc = "Register `CLK_GATE` reader"]
pub type R = crate::R<CLK_GATE_SPEC>;
#[doc = "Register `CLK_GATE` writer"]
pub type W = crate::W<CLK_GATE_SPEC>;
#[doc = "Field `CLK_EN` reader - set this bit to enable clock gate"]
pub type CLK_EN_R = crate::BitReader;
#[doc = "Field `CLK_EN` writer - set this bit to enable clock gate"]
pub type CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `VAD_CG_FORCE_ON` reader - VAD clock gate force on register"]
pub type VAD_CG_FORCE_ON_R = crate::BitReader;
#[doc = "Field `VAD_CG_FORCE_ON` writer - VAD clock gate force on register"]
pub type VAD_CG_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RX_MEM_CG_FORCE_ON` reader - I2S rx mem clock gate force on register"]
pub type RX_MEM_CG_FORCE_ON_R = crate::BitReader;
#[doc = "Field `RX_MEM_CG_FORCE_ON` writer - I2S rx mem clock gate force on register"]
pub type RX_MEM_CG_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RX_REG_CG_FORCE_ON` reader - I2S rx reg clock gate force on register"]
pub type RX_REG_CG_FORCE_ON_R = crate::BitReader;
#[doc = "Field `RX_REG_CG_FORCE_ON` writer - I2S rx reg clock gate force on register"]
pub type RX_REG_CG_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - set this bit to enable clock gate"]
    #[inline(always)]
    pub fn clk_en(&self) -> CLK_EN_R {
        CLK_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - VAD clock gate force on register"]
    #[inline(always)]
    pub fn vad_cg_force_on(&self) -> VAD_CG_FORCE_ON_R {
        VAD_CG_FORCE_ON_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - I2S rx mem clock gate force on register"]
    #[inline(always)]
    pub fn rx_mem_cg_force_on(&self) -> RX_MEM_CG_FORCE_ON_R {
        RX_MEM_CG_FORCE_ON_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - I2S rx reg clock gate force on register"]
    #[inline(always)]
    pub fn rx_reg_cg_force_on(&self) -> RX_REG_CG_FORCE_ON_R {
        RX_REG_CG_FORCE_ON_R::new(((self.bits >> 3) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CLK_GATE")
            .field("clk_en", &self.clk_en())
            .field("vad_cg_force_on", &self.vad_cg_force_on())
            .field("rx_mem_cg_force_on", &self.rx_mem_cg_force_on())
            .field("rx_reg_cg_force_on", &self.rx_reg_cg_force_on())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - set this bit to enable clock gate"]
    #[inline(always)]
    pub fn clk_en(&mut self) -> CLK_EN_W<CLK_GATE_SPEC> {
        CLK_EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - VAD clock gate force on register"]
    #[inline(always)]
    pub fn vad_cg_force_on(&mut self) -> VAD_CG_FORCE_ON_W<CLK_GATE_SPEC> {
        VAD_CG_FORCE_ON_W::new(self, 1)
    }
    #[doc = "Bit 2 - I2S rx mem clock gate force on register"]
    #[inline(always)]
    pub fn rx_mem_cg_force_on(&mut self) -> RX_MEM_CG_FORCE_ON_W<CLK_GATE_SPEC> {
        RX_MEM_CG_FORCE_ON_W::new(self, 2)
    }
    #[doc = "Bit 3 - I2S rx reg clock gate force on register"]
    #[inline(always)]
    pub fn rx_reg_cg_force_on(&mut self) -> RX_REG_CG_FORCE_ON_W<CLK_GATE_SPEC> {
        RX_REG_CG_FORCE_ON_W::new(self, 3)
    }
}
#[doc = "Clock gate register\n\nYou can [`read`](crate::Reg::read) this register and get [`clk_gate::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`clk_gate::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CLK_GATE_SPEC;
impl crate::RegisterSpec for CLK_GATE_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`clk_gate::R`](R) reader structure"]
impl crate::Readable for CLK_GATE_SPEC {}
#[doc = "`write(|w| ..)` method takes [`clk_gate::W`](W) writer structure"]
impl crate::Writable for CLK_GATE_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CLK_GATE to value 0x0a"]
impl crate::Resettable for CLK_GATE_SPEC {
    const RESET_VALUE: u32 = 0x0a;
}
