m255
K3
13
cModel Technology
Z0 dH:\Programs\Quartus\13.0sp1
vAbs
Z1 !s100 camG[f>?4fg<0gOf41HVI0
Z2 IGFND8He<[28?dOgOb[EDU2
Z3 VS51NYO`igCjeL]o4V;1Dk3
Z4 dH:\University\term7\FPGA\CA\2\Codes\edge_detection\simulation
Z5 w1674748098
Z6 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v
Z7 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v|
Z10 o-work work -O0
n@abs
Z11 !s108 1674854404.121000
Z12 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v|
!i10b 1
!s85 0
!s101 -O0
vCounterDualPort
Z13 !s100 LV?ONVYbl85a<9ed?L`L72
Z14 IjJ4OAD0S_LYR?]?;BO1GH3
Z15 Vbb[7V2TcRkIR8hIJ<m52S0
R4
Z16 w1674733730
Z17 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/CounterDualPort.v
Z18 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/CounterDualPort.v
L0 1
R8
r1
31
Z19 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/CounterDualPort.v|
R10
Z20 n@counter@dual@port
Z21 !s108 1674854403.763000
Z22 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/CounterDualPort.v|
!i10b 1
!s85 0
!s101 -O0
vCounterDualPort_tb
Z23 !s100 8DS1NOFQi02C03;`UaIgm0
Z24 IAA6oCNenB_cjeW^z=FOei0
Z25 V<L_o@YTOn8?IHb^K?[>on0
R4
Z26 w1674734280
Z27 8H:/University/term7/FPGA/CA/2/Codes/utils/test/CounterDualPort_tb.v
Z28 FH:/University/term7/FPGA/CA/2/Codes/utils/test/CounterDualPort_tb.v
L0 1
R8
r1
31
Z29 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/test/CounterDualPort_tb.v|
R10
Z30 n@counter@dual@port_tb
Z31 !s108 1674854404.210000
Z32 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/test/CounterDualPort_tb.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector
Z33 !s100 H<`QJAihO6iLzZ2gCT4kL3
Z34 I9HDnES_l;^NEei4R[J5kH0
Z35 V35noWGC3@XjFON]UONULH2
R4
Z36 w1674804656
Z37 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector.v
Z38 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector.v
L0 1
R8
r1
31
Z39 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector.v|
R10
Z40 n@edge@detector
Z41 !s108 1674854403.406000
Z42 !s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector_Controller
Z43 !s100 1hoAji=<Dj<GbF12MzBSD0
Z44 IVElD8b9ZZC^_gloSCYBCR0
Z45 Vm>28@MK@omGhELYI@FaLa2
R4
Z46 w1674750390
Z47 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Controller.v
Z48 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Controller.v
L0 1
R8
r1
31
Z49 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Controller.v|
R10
Z50 n@edge@detector_@controller
Z51 !s108 1674854403.314000
Z52 !s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector_Datapath
Z53 IgP;QNA@1[N?eQCC>9`FVF1
Z54 ViiTcg:ZYn^Uh?>7LU:1^z0
R4
Z55 w1674854338
Z56 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v
Z57 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v
L0 1
R8
r1
31
Z58 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v|
R10
Z59 n@edge@detector_@datapath
Z60 !s100 SWjXoShh^oJdhDEUm]zP]3
Z61 !s108 1674854403.215000
Z62 !s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector_Kernel
Z63 !s100 8OJ2Jf4PkE2BAd7ni:aY@3
Z64 IOVhUec7EJMFA;`e8@7SQJ3
Z65 VX_c5Z>k>ZNJ`HFToL0PR60
R4
Z66 w1674851440
Z67 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Kernel.v
Z68 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Kernel.v
L0 1
R8
r1
31
Z69 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Kernel.v|
R10
Z70 n@edge@detector_@kernel
Z71 !s108 1674854403.585000
Z72 !s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Kernel.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector_MemImgAdrGen
Z73 !s100 XOAX6CH`M4z_W>2Z;HP]J1
Z74 IaBiRd_5jAEiS^_ThY=mU41
Z75 V;M@Z`IegVJSS4`_e0jNok0
R4
Z76 w1674850430
Z77 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v
Z78 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v
L0 1
R8
r1
31
Z79 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v|
R10
Z80 n@edge@detector_@mem@img@adr@gen
Z81 !s108 1674854403.497000
Z82 !s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v|
!i10b 1
!s85 0
!s101 -O0
vEdgeDetector_tb
!i10b 1
Z83 !s100 6GoM6iS4e9c]hI[62jnKE0
Z84 IZ=F2YfF1f5WKo3gi2fA7`2
Z85 VZ[oEA5^dZh2Sk>JMnViVa0
R4
Z86 w1674804976
Z87 8H:/University/term7/FPGA/CA/2/Codes/edge_detection/test/EdgeDetector_tb.v
Z88 FH:/University/term7/FPGA/CA/2/Codes/edge_detection/test/EdgeDetector_tb.v
L0 1
R8
r1
!s85 0
31
!s108 1674854404.475000
!s107 H:/University/term7/FPGA/CA/2/Codes/edge_detection/test/EdgeDetector_tb.v|
Z89 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/edge_detection/test/EdgeDetector_tb.v|
!s101 -O0
R10
Z90 n@edge@detector_tb
vMac
Z91 !s100 `f8NZ7Y^FBIBoYoC_N50R3
Z92 I`?4CR:DGFJea:3KV>JQ3J2
Z93 V_WnVJle3_RFlF82[l@CnS3
R4
Z94 w1674744918
Z95 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v
Z96 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v
L0 1
R8
r1
31
Z97 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v|
R10
n@mac
Z98 !s108 1674854403.933000
Z99 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v|
!i10b 1
!s85 0
!s101 -O0
vMemory
Z100 !s100 5@M@BERiL=eNR`=R3MHj80
Z101 Im?EA82JeHoGFh7mMfne<I3
Z102 VoaZQE;f1=S3L5JJ?_jT;U3
R4
Z103 w1674735690
Z104 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v
Z105 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v
L0 1
R8
r1
31
Z106 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v|
R10
Z107 n@memory
Z108 !s108 1674854404.020000
Z109 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v|
!i10b 1
!s85 0
!s101 -O0
vMux2
Z110 !s100 T;G6Ia1CjRYdH?h90lXhh2
Z111 I5CG2]gUiN;_o@JnFSOk2T0
Z112 VS^IVAT;EjjZcSc3XSi@P00
R4
Z113 w1674735072
Z114 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mux2.v
Z115 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mux2.v
L0 1
R8
r1
31
Z116 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mux2.v|
R10
Z117 n@mux2
Z118 !s108 1674854403.851000
Z119 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mux2.v|
!i10b 1
!s85 0
!s101 -O0
vRegister
Z120 !s100 _gX1^O0PkeloQO?`Cof=T0
Z121 Ik?N`g2YAfSNzAIbi0mi@V3
Z122 VJgORYWRECNT5LiP4;Hzc11
R4
Z123 w1674568710
Z124 8H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Register.v
Z125 FH:/University/term7/FPGA/CA/2/Codes/utils/hdl/Register.v
L0 1
R8
r1
31
Z126 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Register.v|
R10
Z127 n@register
Z128 !s108 1674854403.673000
Z129 !s107 H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray
Z130 IHX]BO`D0f=mhZYDOJ2T@N3
Z131 V`7z04D:>:ST]XnG0C;c1]1
R4
Z132 w1674659766
Z133 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/hdl/Rgb2Gray.v
Z134 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/hdl/Rgb2Gray.v
L0 1
R8
r1
31
R10
Z135 n@rgb2@gray
Z136 !s100 Q9KLgZliSQEH;I3SL1K590
Z137 !s108 1674854404.295000
Z138 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/hdl/Rgb2Gray.v|
Z139 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/hdl/Rgb2Gray.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_Controller
Z140 !s100 XQWOC5EWAdP[DAHY`QozM3
Z141 I6>6RF8^5n8I_c8A_G1CQ23
Z142 VSz>ofCPB0FJaJ4GLZWPPe1
R4
Z143 w1674567808
Z144 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Controller.v
Z145 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Controller.v
L0 1
R8
r1
31
Z146 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Controller.v|
R10
Z147 n@rgb2@gray_@controller
Z148 !s108 1674854402.875000
Z149 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_Datapath
Z150 !s100 W5z?j8hMmEROj6VCPnNCM2
Z151 I^h[@A7H`]]>MZJ2QJV`aY3
Z152 V?zC3?bVbF<>ZWH]dhJ5if2
R4
Z153 w1674661670
Z154 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Datapath.v
Z155 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Datapath.v
L0 1
R8
r1
31
Z156 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Datapath.v|
R10
Z157 n@rgb2@gray_@datapath
Z158 !s108 1674854402.423000
Z159 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray_seq/hdl/Rgb2Gray_Datapath.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_tb
Z160 I`9hoblXAZm6PBf1`IjG;40
Z161 VT8L@OGRn9WLHTOOIB^glP3
R4
Z162 w1674571554
Z163 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/test/Rgb2Gray_tb.v
Z164 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/test/Rgb2Gray_tb.v
L0 1
R8
r1
31
R10
Z165 n@rgb2@gray_tb
!i10b 1
Z166 !s100 4kSjVC5l2Kh]JQH@iVd;X3
!s85 0
Z167 !s108 1674854404.393000
Z168 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/test/Rgb2Gray_tb.v|
Z169 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray_comb/test/Rgb2Gray_tb.v|
!s101 -O0
