EESchema Schematic File Version 2  date Thursday, March 21, 2013 06:04:59 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 15
Title "Daisho Project Main Board"
Date "22 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	11300 6500 10300 6500
Wire Wire Line
	10300 7200 11300 7200
Wire Wire Line
	2100 3100 2900 3100
Wire Wire Line
	13100 1600 13500 1600
Wire Wire Line
	13500 1600 13500 1000
Wire Wire Line
	13500 1000 2600 1000
Wire Wire Line
	2600 1000 2600 1900
Wire Wire Line
	2600 1900 2100 1900
Connection ~ 8900 1500
Wire Wire Line
	8900 1500 8900 1200
Wire Wire Line
	8900 1200 13300 1200
Wire Wire Line
	13300 1200 13300 1500
Wire Wire Line
	13300 1500 13100 1500
Wire Wire Line
	10300 5700 11300 5700
Wire Bus Line
	8500 2900 9100 2900
Wire Wire Line
	8500 3100 9100 3100
Wire Wire Line
	8500 2800 9100 2800
Wire Wire Line
	2500 1500 2500 1800
Wire Wire Line
	2500 1500 9100 1500
Wire Bus Line
	10300 2400 11900 2400
Wire Bus Line
	10300 7100 11300 7100
Wire Bus Line
	6000 5400 6800 5400
Wire Bus Line
	6000 5900 6800 5900
Wire Wire Line
	6000 6400 6800 6400
Wire Wire Line
	6000 6200 6800 6200
Wire Wire Line
	6000 5800 6800 5800
Wire Wire Line
	6000 5500 6800 5500
Wire Wire Line
	6000 4900 6800 4900
Wire Wire Line
	6000 5200 6800 5200
Wire Wire Line
	6000 2800 6800 2800
Wire Bus Line
	6000 2900 6800 2900
Wire Wire Line
	2900 4400 2100 4400
Wire Wire Line
	2900 4100 2100 4100
Wire Wire Line
	2900 3800 2100 3800
Wire Wire Line
	2500 1800 2100 1800
Wire Wire Line
	6000 3500 6800 3500
Wire Bus Line
	6000 3400 6800 3400
Wire Wire Line
	11900 2000 10300 2000
Wire Wire Line
	10300 1500 11900 1500
Wire Wire Line
	10300 1600 11900 1600
Wire Wire Line
	10300 1900 11900 1900
Wire Bus Line
	6000 3300 6800 3300
Wire Wire Line
	6000 3200 6800 3200
Wire Wire Line
	2100 3300 2900 3300
Wire Wire Line
	2100 4000 2900 4000
Wire Wire Line
	2100 4300 2900 4300
Wire Bus Line
	6000 3000 6800 3000
Wire Wire Line
	6000 5100 6800 5100
Wire Bus Line
	6000 5300 6800 5300
Wire Wire Line
	6800 5000 6000 5000
Wire Wire Line
	6800 5600 6000 5600
Wire Wire Line
	6800 6100 6000 6100
Wire Wire Line
	6800 6300 6000 6300
Wire Wire Line
	6800 6500 6000 6500
Wire Bus Line
	6800 6000 6000 6000
Wire Bus Line
	10300 7800 11300 7800
Wire Bus Line
	10300 6400 11300 6400
Wire Bus Line
	10300 2300 11900 2300
Wire Bus Line
	10300 2500 11900 2500
Wire Wire Line
	8500 3000 9100 3000
Wire Wire Line
	8500 3200 9100 3200
Wire Wire Line
	10300 5800 11300 5800
Wire Wire Line
	2100 2000 2700 2000
Wire Wire Line
	2700 2000 2700 1700
Wire Wire Line
	2700 1700 9100 1700
Wire Wire Line
	8800 1700 8800 1100
Connection ~ 8800 1700
Wire Wire Line
	8800 1100 13400 1100
Wire Wire Line
	13400 1100 13400 1700
Wire Wire Line
	13400 1700 13100 1700
Wire Wire Line
	2100 3200 2900 3200
Wire Wire Line
	4500 3600 2700 3600
Wire Wire Line
	2700 3600 2700 4000
Connection ~ 2700 4000
Wire Wire Line
	10300 7900 11300 7900
$Sheet
S 11900 1400 1200 2200
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "CK#1" I L 11900 2000 60 
F3 "CK1" I L 11900 1900 60 
F4 "CK#0" I L 11900 1600 60 
F5 "CK0" I L 11900 1500 60 
F6 "DQ[63..0]" B L 11900 2300 60 
F7 "DM[7..0]" I L 11900 2500 60 
F8 "DQS[7..0]" B L 11900 2400 60 
F9 "SA[1..0]" I R 13100 3150 60 
F10 "SDA" B R 13100 3050 60 
F11 "SCL" I R 13100 2950 60 
F12 "ODT[1..0]" I L 11900 3500 60 
F13 "S#[3..0]" I L 11900 3400 60 
F14 "WE#" I L 11900 3200 60 
F15 "CAS#" I L 11900 3100 60 
F16 "RAS#" I L 11900 3000 60 
F17 "CKE1" I L 11900 2100 60 
F18 "CKE0" I L 11900 1700 60 
F19 "A[15..0]" I L 11900 2800 60 
F20 "BA[2..0]" I L 11900 2700 60 
F21 "VCC_CORE" I R 13100 1500 60 
F22 "VCC_SPD" I R 13100 1600 60 
F23 "VREF" I R 13100 1700 60 
$EndSheet
$Sheet
S 2900 3000 1000 400 
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
F2 "VCCD_PLL" I L 2900 3200 60 
F3 "VCCINT" I L 2900 3300 60 
F4 "VCCA" I L 2900 3100 60 
$EndSheet
$Sheet
S 4500 7900 1500 1300
U 5148D8EF
F0 "microcontroller" 60
F1 "microcontroller.sch" 60
$EndSheet
$Sheet
S 11300 5000 1200 4600
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 11300 7100 60 
F3 "FE_C[51..0]" B L 11300 7800 60 
F4 "FE_CLKB_N" I R 12500 5500 60 
F5 "FE_CLKB_P" I R 12500 5400 60 
F6 "FE_CLKSRC" O R 12500 5700 60 
F7 "FE_CLKA_N" I R 12500 5200 60 
F8 "FE_CLKA_P" I R 12500 5100 60 
F9 "FE_VCCIO_B" O L 11300 7200 60 
F10 "FE_VCCIO_C" O L 11300 7900 60 
F11 "FE_VRAW" B L 11300 6000 60 
F12 "FE_V1P8" I L 11300 5200 60 
F13 "FE_I2C_SDA" B L 11300 5800 60 
F14 "FE_I2C_SCL" I L 11300 5700 60 
F15 "FE_V3P3" I L 11300 5100 60 
F16 "FE_A[41..0]" B L 11300 6400 60 
F17 "FE_VCCIO_A" O L 11300 6500 60 
$EndSheet
$Sheet
S 9100 4200 1200 1800
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
F2 "VCCIO" I L 9100 4300 60 
F3 "FE_VCC_EN" O L 9100 5700 60 
F4 "FE_EN" O R 10300 5500 60 
F5 "FE_SDA" B R 10300 5800 60 
F6 "FE_SCL" O R 10300 5700 60 
$EndSheet
$Sheet
S 4500 2700 1500 3900
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "USB0_PIPE_RX_VALID" I R 6000 3500 60 
F3 "USB0_PIPE_RX_DATAK[1..0]" I R 6000 3400 60 
F4 "USB0_PIPE_RX_DATA[15..0]" I R 6000 3300 60 
F5 "USB0_PIPE_PCLK" I R 6000 3200 60 
F6 "USB0_PIPE_TX_DATAK[1..0]" O R 6000 3000 60 
F7 "USB0_PIPE_TX_DATA[15..0]" O R 6000 2900 60 
F8 "USB0_PIPE_TX_CLK" O R 6000 2800 60 
F9 "USB0_TX_ELECIDLE" O R 6000 5100 60 
F10 "USB0_RX_ELECIDLE" B R 6000 5200 60 
F11 "USB0_RX_STATUS[2..0]" I R 6000 5300 60 
F12 "FPGA_CONF_DONE" O L 4500 4600 60 
F13 "USB0_ELAS_BUF_MODE" O R 6000 6500 60 
F14 "USB0_RATE" O R 6000 6400 60 
F15 "USB0_RX_TERMINATION" O R 6000 6300 60 
F16 "USB0_RX_POLARITY" O R 6000 6200 60 
F17 "USB0_TX_SWING" O R 6000 6100 60 
F18 "USB0_TX_MARGIN[2..0]" O R 6000 6000 60 
F19 "USB0_TX_DEEMPH[1..0]" O R 6000 5900 60 
F20 "USB0_TX_ONESZEROS" O R 6000 5800 60 
F21 "USB0_PWRPRESENT" I R 6000 5600 60 
F22 "USB0_PHY_STATUS" B R 6000 5500 60 
F23 "USB0_POWERDOWN[1..0]" O R 6000 5400 60 
F24 "USB0_TX_DETRX_LPBK" O R 6000 5000 60 
F25 "USB0_PHY_RESETN" O R 6000 4900 60 
F26 "VCCIO" I L 4500 3600 60 
$EndSheet
$Sheet
S 9100 1400 1200 2200
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "DDR2_DQS[7..0]" B R 10300 2400 60 
F3 "DDR2_DM[7..0]" O R 10300 2500 60 
F4 "DDR2_CK#0" O R 10300 1600 60 
F5 "DDR2_CK0" O R 10300 1500 60 
F6 "DDR2_CK#1" O R 10300 2000 60 
F7 "DDR2_CK1" O R 10300 1900 60 
F8 "DDR2_DQ[63..0]" B R 10300 2300 60 
F9 "VCCIO" I L 9100 1500 60 
F10 "ULPI_DATA[7..0]" B L 9100 2900 60 
F11 "ULPI_NXT" I L 9100 3200 60 
F12 "ULPI_DIR" I L 9100 3000 60 
F13 "ULPI_STP" O L 9100 3100 60 
F14 "ULPI_CLK" I L 9100 2800 60 
F15 "DDR2_VREF" I L 9100 1700 60 
$EndSheet
$Sheet
S 9100 7700 1200 300 
U 5138E160
F0 "fpga_front_end_bank_1" 60
F1 "fpga_front_end_bank_1.sch" 60
F2 "D[51..0]" B R 10300 7800 60 
F3 "VCCIO" I R 10300 7900 60 
$EndSheet
$Sheet
S 9100 6300 1200 300 
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
F2 "VCCIO" I R 10300 6500 60 
F3 "D[41..0]" B R 10300 6400 60 
$EndSheet
$Sheet
S 9100 7000 1200 300 
U 5138E12B
F0 "fpga_front_end_bank_0" 60
F1 "fpga_front_end_bank_0.sch" 60
F2 "D[51..0]" B R 10300 7100 60 
F3 "VCCIO" I R 10300 7200 60 
$EndSheet
$Sheet
S 6800 2700 1700 900 
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 6800 3500 60 
F3 "RX_DATAK[1..0]" O L 6800 3400 60 
F4 "RX_DATA[15..0]" O L 6800 3300 60 
F5 "PCLK" O L 6800 3200 60 
F6 "TX_CLK" I L 6800 2800 60 
F7 "TX_DATA[15..0]" I L 6800 2900 60 
F8 "TX_DATAK[1..0]" I L 6800 3000 60 
F9 "ULPI_NXT" O R 8500 3200 60 
F10 "ULPI_DIR" O R 8500 3000 60 
F11 "ULPI_CLK" O R 8500 2800 60 
F12 "ULPI_STP" I R 8500 3100 60 
F13 "ULPI_DATA[7..0]" B R 8500 2900 60 
$EndSheet
$Sheet
S 6800 4500 1300 2100
U 510A0455
F0 "usb0_configuration" 60
F1 "usb0_configuration.sch" 60
F2 "OUT_ENABLE" I L 6800 4700 60 
F3 "RESET#" I L 6800 4600 60 
F4 "ELAS_BUF_MODE" I L 6800 6500 60 
F5 "RATE" I L 6800 6400 60 
F6 "RX_TERMINATION" I L 6800 6300 60 
F7 "RX_POLARITY" I L 6800 6200 60 
F8 "TX_SWING" I L 6800 6100 60 
F9 "TX_MARGIN[2..0]" I L 6800 6000 60 
F10 "TX_DEEMPH[1..0]" I L 6800 5900 60 
F11 "TX_ONESZEROS" I L 6800 5800 60 
F12 "POWERPRESENT" O L 6800 5600 60 
F13 "PHY_STATUS" B L 6800 5500 60 
F14 "POWER_DOWN[1..0]" I L 6800 5400 60 
F15 "RX_STATUS[2..0]" O L 6800 5300 60 
F16 "RX_ELECIDLE" B L 6800 5200 60 
F17 "TX_ELECIDLE" I L 6800 5100 60 
F18 "TX_DETRX_LPBK" I L 6800 5000 60 
F19 "PHY_RESET#" I L 6800 4900 60 
$EndSheet
$Sheet
S 2900 3700 1000 800 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
F2 "VDDA1P1" I L 2900 4400 60 
F3 "VDDA1P8" I L 2900 4100 60 
F4 "VDDA3P3" I L 2900 3800 60 
F5 "VDD1P1" I L 2900 4300 60 
F6 "VDD1P8" I L 2900 4000 60 
$EndSheet
$Sheet
S 900  1700 1200 2850
U 510B2194
F0 "power_ldo" 60
F1 "power_ldo.sch" 60
F2 "DDR2_1V8" O R 2100 1800 60 
F3 "DDR2_VREF" O R 2100 2000 60 
F4 "DDR2_VCCSPD" O R 2100 1900 60 
F5 "FPGA_VCCINT" O R 2100 3300 60 
F6 "FPGA_VCCD_PLL" O R 2100 3200 60 
F7 "FPGA_VCCA" O R 2100 3100 60 
F8 "USB_VDD1P1" O R 2100 4300 60 
F9 "USB_VDDA1P1" O R 2100 4400 60 
F10 "USB_VDDA3P3" O R 2100 3800 60 
F11 "USB_VDD1P8" O R 2100 4000 60 
F12 "USB_VDDA1P8" O R 2100 4100 60 
$EndSheet
$EndSCHEMATC
