#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26b83c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26b8550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26a92d0 .functor NOT 1, L_0x2718730, C4<0>, C4<0>, C4<0>;
L_0x2718510 .functor XOR 2, L_0x27183d0, L_0x2718470, C4<00>, C4<00>;
L_0x2718620 .functor XOR 2, L_0x2718510, L_0x2718580, C4<00>, C4<00>;
v0x270f130_0 .net *"_ivl_10", 1 0, L_0x2718580;  1 drivers
v0x270f230_0 .net *"_ivl_12", 1 0, L_0x2718620;  1 drivers
v0x270f310_0 .net *"_ivl_2", 1 0, L_0x27124f0;  1 drivers
v0x270f3d0_0 .net *"_ivl_4", 1 0, L_0x27183d0;  1 drivers
v0x270f4b0_0 .net *"_ivl_6", 1 0, L_0x2718470;  1 drivers
v0x270f5e0_0 .net *"_ivl_8", 1 0, L_0x2718510;  1 drivers
v0x270f6c0_0 .net "a", 0 0, v0x27096f0_0;  1 drivers
v0x270f760_0 .net "b", 0 0, v0x2709790_0;  1 drivers
v0x270f800_0 .net "c", 0 0, v0x2709830_0;  1 drivers
v0x270f8a0_0 .var "clk", 0 0;
v0x270f940_0 .net "d", 0 0, v0x2709970_0;  1 drivers
v0x270f9e0_0 .net "out_pos_dut", 0 0, L_0x2718000;  1 drivers
v0x270fa80_0 .net "out_pos_ref", 0 0, L_0x2710fb0;  1 drivers
v0x270fb20_0 .net "out_sop_dut", 0 0, L_0x2711f10;  1 drivers
v0x270fbc0_0 .net "out_sop_ref", 0 0, L_0x26e3ea0;  1 drivers
v0x270fc60_0 .var/2u "stats1", 223 0;
v0x270fd00_0 .var/2u "strobe", 0 0;
v0x270fda0_0 .net "tb_match", 0 0, L_0x2718730;  1 drivers
v0x270fe70_0 .net "tb_mismatch", 0 0, L_0x26a92d0;  1 drivers
v0x270ff10_0 .net "wavedrom_enable", 0 0, v0x2709c40_0;  1 drivers
v0x270ffe0_0 .net "wavedrom_title", 511 0, v0x2709ce0_0;  1 drivers
L_0x27124f0 .concat [ 1 1 0 0], L_0x2710fb0, L_0x26e3ea0;
L_0x27183d0 .concat [ 1 1 0 0], L_0x2710fb0, L_0x26e3ea0;
L_0x2718470 .concat [ 1 1 0 0], L_0x2718000, L_0x2711f10;
L_0x2718580 .concat [ 1 1 0 0], L_0x2710fb0, L_0x26e3ea0;
L_0x2718730 .cmp/eeq 2, L_0x27124f0, L_0x2718620;
S_0x26b86e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26b8550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26a96b0 .functor AND 1, v0x2709830_0, v0x2709970_0, C4<1>, C4<1>;
L_0x26a9a90 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x26a9e70 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x26aa0f0 .functor AND 1, L_0x26a9a90, L_0x26a9e70, C4<1>, C4<1>;
L_0x26c2fd0 .functor AND 1, L_0x26aa0f0, v0x2709830_0, C4<1>, C4<1>;
L_0x26e3ea0 .functor OR 1, L_0x26a96b0, L_0x26c2fd0, C4<0>, C4<0>;
L_0x2710430 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x27104a0 .functor OR 1, L_0x2710430, v0x2709970_0, C4<0>, C4<0>;
L_0x27105b0 .functor AND 1, v0x2709830_0, L_0x27104a0, C4<1>, C4<1>;
L_0x2710670 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2710740 .functor OR 1, L_0x2710670, v0x2709790_0, C4<0>, C4<0>;
L_0x27107b0 .functor AND 1, L_0x27105b0, L_0x2710740, C4<1>, C4<1>;
L_0x2710930 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x27109a0 .functor OR 1, L_0x2710930, v0x2709970_0, C4<0>, C4<0>;
L_0x27108c0 .functor AND 1, v0x2709830_0, L_0x27109a0, C4<1>, C4<1>;
L_0x2710b30 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2710c30 .functor OR 1, L_0x2710b30, v0x2709970_0, C4<0>, C4<0>;
L_0x2710cf0 .functor AND 1, L_0x27108c0, L_0x2710c30, C4<1>, C4<1>;
L_0x2710ea0 .functor XNOR 1, L_0x27107b0, L_0x2710cf0, C4<0>, C4<0>;
v0x26a8c00_0 .net *"_ivl_0", 0 0, L_0x26a96b0;  1 drivers
v0x26a9000_0 .net *"_ivl_12", 0 0, L_0x2710430;  1 drivers
v0x26a93e0_0 .net *"_ivl_14", 0 0, L_0x27104a0;  1 drivers
v0x26a97c0_0 .net *"_ivl_16", 0 0, L_0x27105b0;  1 drivers
v0x26a9ba0_0 .net *"_ivl_18", 0 0, L_0x2710670;  1 drivers
v0x26a9f80_0 .net *"_ivl_2", 0 0, L_0x26a9a90;  1 drivers
v0x26aa200_0 .net *"_ivl_20", 0 0, L_0x2710740;  1 drivers
v0x2707c60_0 .net *"_ivl_24", 0 0, L_0x2710930;  1 drivers
v0x2707d40_0 .net *"_ivl_26", 0 0, L_0x27109a0;  1 drivers
v0x2707e20_0 .net *"_ivl_28", 0 0, L_0x27108c0;  1 drivers
v0x2707f00_0 .net *"_ivl_30", 0 0, L_0x2710b30;  1 drivers
v0x2707fe0_0 .net *"_ivl_32", 0 0, L_0x2710c30;  1 drivers
v0x27080c0_0 .net *"_ivl_36", 0 0, L_0x2710ea0;  1 drivers
L_0x7fcbbcc50018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2708180_0 .net *"_ivl_38", 0 0, L_0x7fcbbcc50018;  1 drivers
v0x2708260_0 .net *"_ivl_4", 0 0, L_0x26a9e70;  1 drivers
v0x2708340_0 .net *"_ivl_6", 0 0, L_0x26aa0f0;  1 drivers
v0x2708420_0 .net *"_ivl_8", 0 0, L_0x26c2fd0;  1 drivers
v0x2708500_0 .net "a", 0 0, v0x27096f0_0;  alias, 1 drivers
v0x27085c0_0 .net "b", 0 0, v0x2709790_0;  alias, 1 drivers
v0x2708680_0 .net "c", 0 0, v0x2709830_0;  alias, 1 drivers
v0x2708740_0 .net "d", 0 0, v0x2709970_0;  alias, 1 drivers
v0x2708800_0 .net "out_pos", 0 0, L_0x2710fb0;  alias, 1 drivers
v0x27088c0_0 .net "out_sop", 0 0, L_0x26e3ea0;  alias, 1 drivers
v0x2708980_0 .net "pos0", 0 0, L_0x27107b0;  1 drivers
v0x2708a40_0 .net "pos1", 0 0, L_0x2710cf0;  1 drivers
L_0x2710fb0 .functor MUXZ 1, L_0x7fcbbcc50018, L_0x27107b0, L_0x2710ea0, C4<>;
S_0x2708bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26b8550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27096f0_0 .var "a", 0 0;
v0x2709790_0 .var "b", 0 0;
v0x2709830_0 .var "c", 0 0;
v0x27098d0_0 .net "clk", 0 0, v0x270f8a0_0;  1 drivers
v0x2709970_0 .var "d", 0 0;
v0x2709a60_0 .var/2u "fail", 0 0;
v0x2709b00_0 .var/2u "fail1", 0 0;
v0x2709ba0_0 .net "tb_match", 0 0, L_0x2718730;  alias, 1 drivers
v0x2709c40_0 .var "wavedrom_enable", 0 0;
v0x2709ce0_0 .var "wavedrom_title", 511 0;
E_0x26b6d30/0 .event negedge, v0x27098d0_0;
E_0x26b6d30/1 .event posedge, v0x27098d0_0;
E_0x26b6d30 .event/or E_0x26b6d30/0, E_0x26b6d30/1;
S_0x2708ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2708bc0;
 .timescale -12 -12;
v0x2709130_0 .var/2s "i", 31 0;
E_0x26b6bd0 .event posedge, v0x27098d0_0;
S_0x2709230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2708bc0;
 .timescale -12 -12;
v0x2709430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2709510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2708bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2709ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2711160 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x2711300 .functor AND 1, v0x27096f0_0, L_0x2711160, C4<1>, C4<1>;
L_0x27113e0 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x2711560 .functor AND 1, L_0x2711300, L_0x27113e0, C4<1>, C4<1>;
L_0x27116a0 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2711820 .functor AND 1, L_0x2711560, L_0x27116a0, C4<1>, C4<1>;
L_0x2711970 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2711af0 .functor AND 1, L_0x2711970, v0x2709790_0, C4<1>, C4<1>;
L_0x2711c00 .functor AND 1, L_0x2711af0, v0x2709830_0, C4<1>, C4<1>;
L_0x2711cc0 .functor AND 1, L_0x2711c00, v0x2709970_0, C4<1>, C4<1>;
L_0x2711de0 .functor OR 1, L_0x2711820, L_0x2711cc0, C4<0>, C4<0>;
L_0x2711ea0 .functor AND 1, v0x27096f0_0, v0x2709790_0, C4<1>, C4<1>;
L_0x2711f80 .functor AND 1, L_0x2711ea0, v0x2709830_0, C4<1>, C4<1>;
L_0x2712040 .functor AND 1, L_0x2711f80, v0x2709970_0, C4<1>, C4<1>;
L_0x2711f10 .functor OR 1, L_0x2711de0, L_0x2712040, C4<0>, C4<0>;
L_0x2712270 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2712370 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x27123e0 .functor OR 1, L_0x2712270, L_0x2712370, C4<0>, C4<0>;
L_0x2712590 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x2712600 .functor OR 1, L_0x27123e0, L_0x2712590, C4<0>, C4<0>;
L_0x27127c0 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2712830 .functor OR 1, L_0x2712600, L_0x27127c0, C4<0>, C4<0>;
L_0x2712a00 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x2712a70 .functor OR 1, v0x27096f0_0, L_0x2712a00, C4<0>, C4<0>;
L_0x2712c00 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x2712c70 .functor OR 1, L_0x2712a70, L_0x2712c00, C4<0>, C4<0>;
L_0x2712e60 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2712ed0 .functor OR 1, L_0x2712c70, L_0x2712e60, C4<0>, C4<0>;
L_0x27130d0 .functor AND 1, L_0x2712830, L_0x2712ed0, C4<1>, C4<1>;
L_0x27131e0 .functor OR 1, v0x27096f0_0, v0x2709790_0, C4<0>, C4<0>;
L_0x2713350 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x27133c0 .functor OR 1, L_0x27131e0, L_0x2713350, C4<0>, C4<0>;
L_0x27135e0 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2713650 .functor OR 1, L_0x27133c0, L_0x27135e0, C4<0>, C4<0>;
L_0x2713880 .functor AND 1, L_0x27130d0, L_0x2713650, C4<1>, C4<1>;
L_0x2713990 .functor OR 1, v0x27096f0_0, v0x2709790_0, C4<0>, C4<0>;
L_0x2713b30 .functor OR 1, L_0x2713990, v0x2709830_0, C4<0>, C4<0>;
L_0x2713bf0 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2713a00 .functor OR 1, L_0x2713b30, L_0x2713bf0, C4<0>, C4<0>;
L_0x2713da0 .functor AND 1, L_0x2713880, L_0x2713a00, C4<1>, C4<1>;
L_0x2714000 .functor OR 1, v0x27096f0_0, v0x2709790_0, C4<0>, C4<0>;
L_0x2714070 .functor OR 1, L_0x2714000, v0x2709830_0, C4<0>, C4<0>;
L_0x2714290 .functor OR 1, L_0x2714070, v0x2709970_0, C4<0>, C4<0>;
L_0x2714350 .functor AND 1, L_0x2713da0, L_0x2714290, C4<1>, C4<1>;
L_0x27145d0 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2714640 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x2714830 .functor OR 1, L_0x27145d0, L_0x2714640, C4<0>, C4<0>;
L_0x2714940 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x2714d50 .functor OR 1, L_0x2714830, L_0x2714940, C4<0>, C4<0>;
L_0x2714e60 .functor OR 1, L_0x2714d50, v0x2709970_0, C4<0>, C4<0>;
L_0x27152d0 .functor AND 1, L_0x2714350, L_0x2714e60, C4<1>, C4<1>;
L_0x27153e0 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2715810 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x2715880 .functor OR 1, L_0x27153e0, L_0x2715810, C4<0>, C4<0>;
L_0x2715b50 .functor OR 1, L_0x2715880, v0x2709830_0, C4<0>, C4<0>;
L_0x2715c10 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2715e50 .functor OR 1, L_0x2715b50, L_0x2715c10, C4<0>, C4<0>;
L_0x2715f60 .functor AND 1, L_0x27152d0, L_0x2715e50, C4<1>, C4<1>;
L_0x2716250 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x27162c0 .functor OR 1, L_0x2716250, v0x2709790_0, C4<0>, C4<0>;
L_0x2716570 .functor NOT 1, v0x2709830_0, C4<0>, C4<0>, C4<0>;
L_0x27165e0 .functor OR 1, L_0x27162c0, L_0x2716570, C4<0>, C4<0>;
L_0x27168f0 .functor OR 1, L_0x27165e0, v0x2709970_0, C4<0>, C4<0>;
L_0x27169b0 .functor AND 1, L_0x2715f60, L_0x27168f0, C4<1>, C4<1>;
L_0x2716cd0 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2716d40 .functor OR 1, L_0x2716cd0, v0x2709790_0, C4<0>, C4<0>;
L_0x2717020 .functor OR 1, L_0x2716d40, v0x2709830_0, C4<0>, C4<0>;
L_0x27170e0 .functor NOT 1, v0x2709970_0, C4<0>, C4<0>, C4<0>;
L_0x2717380 .functor OR 1, L_0x2717020, L_0x27170e0, C4<0>, C4<0>;
L_0x2717490 .functor AND 1, L_0x27169b0, L_0x2717380, C4<1>, C4<1>;
L_0x27177e0 .functor NOT 1, v0x27096f0_0, C4<0>, C4<0>, C4<0>;
L_0x2717850 .functor NOT 1, v0x2709790_0, C4<0>, C4<0>, C4<0>;
L_0x2717b10 .functor OR 1, L_0x27177e0, L_0x2717850, C4<0>, C4<0>;
L_0x2717c20 .functor OR 1, L_0x2717b10, v0x2709830_0, C4<0>, C4<0>;
L_0x2717f40 .functor OR 1, L_0x2717c20, v0x2709970_0, C4<0>, C4<0>;
L_0x2718000 .functor AND 1, L_0x2717490, L_0x2717f40, C4<1>, C4<1>;
v0x270a080_0 .net *"_ivl_0", 0 0, L_0x2711160;  1 drivers
v0x270a160_0 .net *"_ivl_10", 0 0, L_0x2711820;  1 drivers
v0x270a240_0 .net *"_ivl_100", 0 0, L_0x27152d0;  1 drivers
v0x270a330_0 .net *"_ivl_102", 0 0, L_0x27153e0;  1 drivers
v0x270a410_0 .net *"_ivl_104", 0 0, L_0x2715810;  1 drivers
v0x270a540_0 .net *"_ivl_106", 0 0, L_0x2715880;  1 drivers
v0x270a620_0 .net *"_ivl_108", 0 0, L_0x2715b50;  1 drivers
v0x270a700_0 .net *"_ivl_110", 0 0, L_0x2715c10;  1 drivers
v0x270a7e0_0 .net *"_ivl_112", 0 0, L_0x2715e50;  1 drivers
v0x270a950_0 .net *"_ivl_114", 0 0, L_0x2715f60;  1 drivers
v0x270aa30_0 .net *"_ivl_116", 0 0, L_0x2716250;  1 drivers
v0x270ab10_0 .net *"_ivl_118", 0 0, L_0x27162c0;  1 drivers
v0x270abf0_0 .net *"_ivl_12", 0 0, L_0x2711970;  1 drivers
v0x270acd0_0 .net *"_ivl_120", 0 0, L_0x2716570;  1 drivers
v0x270adb0_0 .net *"_ivl_122", 0 0, L_0x27165e0;  1 drivers
v0x270ae90_0 .net *"_ivl_124", 0 0, L_0x27168f0;  1 drivers
v0x270af70_0 .net *"_ivl_126", 0 0, L_0x27169b0;  1 drivers
v0x270b160_0 .net *"_ivl_128", 0 0, L_0x2716cd0;  1 drivers
v0x270b240_0 .net *"_ivl_130", 0 0, L_0x2716d40;  1 drivers
v0x270b320_0 .net *"_ivl_132", 0 0, L_0x2717020;  1 drivers
v0x270b400_0 .net *"_ivl_134", 0 0, L_0x27170e0;  1 drivers
v0x270b4e0_0 .net *"_ivl_136", 0 0, L_0x2717380;  1 drivers
v0x270b5c0_0 .net *"_ivl_138", 0 0, L_0x2717490;  1 drivers
v0x270b6a0_0 .net *"_ivl_14", 0 0, L_0x2711af0;  1 drivers
v0x270b780_0 .net *"_ivl_140", 0 0, L_0x27177e0;  1 drivers
v0x270b860_0 .net *"_ivl_142", 0 0, L_0x2717850;  1 drivers
v0x270b940_0 .net *"_ivl_144", 0 0, L_0x2717b10;  1 drivers
v0x270ba20_0 .net *"_ivl_146", 0 0, L_0x2717c20;  1 drivers
v0x270bb00_0 .net *"_ivl_148", 0 0, L_0x2717f40;  1 drivers
v0x270bbe0_0 .net *"_ivl_16", 0 0, L_0x2711c00;  1 drivers
v0x270bcc0_0 .net *"_ivl_18", 0 0, L_0x2711cc0;  1 drivers
v0x270bda0_0 .net *"_ivl_2", 0 0, L_0x2711300;  1 drivers
v0x270be80_0 .net *"_ivl_20", 0 0, L_0x2711de0;  1 drivers
v0x270c170_0 .net *"_ivl_22", 0 0, L_0x2711ea0;  1 drivers
v0x270c250_0 .net *"_ivl_24", 0 0, L_0x2711f80;  1 drivers
v0x270c330_0 .net *"_ivl_26", 0 0, L_0x2712040;  1 drivers
v0x270c410_0 .net *"_ivl_30", 0 0, L_0x2712270;  1 drivers
v0x270c4f0_0 .net *"_ivl_32", 0 0, L_0x2712370;  1 drivers
v0x270c5d0_0 .net *"_ivl_34", 0 0, L_0x27123e0;  1 drivers
v0x270c6b0_0 .net *"_ivl_36", 0 0, L_0x2712590;  1 drivers
v0x270c790_0 .net *"_ivl_38", 0 0, L_0x2712600;  1 drivers
v0x270c870_0 .net *"_ivl_4", 0 0, L_0x27113e0;  1 drivers
v0x270c950_0 .net *"_ivl_40", 0 0, L_0x27127c0;  1 drivers
v0x270ca30_0 .net *"_ivl_42", 0 0, L_0x2712830;  1 drivers
v0x270cb10_0 .net *"_ivl_44", 0 0, L_0x2712a00;  1 drivers
v0x270cbf0_0 .net *"_ivl_46", 0 0, L_0x2712a70;  1 drivers
v0x270ccd0_0 .net *"_ivl_48", 0 0, L_0x2712c00;  1 drivers
v0x270cdb0_0 .net *"_ivl_50", 0 0, L_0x2712c70;  1 drivers
v0x270ce90_0 .net *"_ivl_52", 0 0, L_0x2712e60;  1 drivers
v0x270cf70_0 .net *"_ivl_54", 0 0, L_0x2712ed0;  1 drivers
v0x270d050_0 .net *"_ivl_56", 0 0, L_0x27130d0;  1 drivers
v0x270d130_0 .net *"_ivl_58", 0 0, L_0x27131e0;  1 drivers
v0x270d210_0 .net *"_ivl_6", 0 0, L_0x2711560;  1 drivers
v0x270d2f0_0 .net *"_ivl_60", 0 0, L_0x2713350;  1 drivers
v0x270d3d0_0 .net *"_ivl_62", 0 0, L_0x27133c0;  1 drivers
v0x270d4b0_0 .net *"_ivl_64", 0 0, L_0x27135e0;  1 drivers
v0x270d590_0 .net *"_ivl_66", 0 0, L_0x2713650;  1 drivers
v0x270d670_0 .net *"_ivl_68", 0 0, L_0x2713880;  1 drivers
v0x270d750_0 .net *"_ivl_70", 0 0, L_0x2713990;  1 drivers
v0x270d830_0 .net *"_ivl_72", 0 0, L_0x2713b30;  1 drivers
v0x270d910_0 .net *"_ivl_74", 0 0, L_0x2713bf0;  1 drivers
v0x270d9f0_0 .net *"_ivl_76", 0 0, L_0x2713a00;  1 drivers
v0x270dad0_0 .net *"_ivl_78", 0 0, L_0x2713da0;  1 drivers
v0x270dbb0_0 .net *"_ivl_8", 0 0, L_0x27116a0;  1 drivers
v0x270dc90_0 .net *"_ivl_80", 0 0, L_0x2714000;  1 drivers
v0x270e180_0 .net *"_ivl_82", 0 0, L_0x2714070;  1 drivers
v0x270e260_0 .net *"_ivl_84", 0 0, L_0x2714290;  1 drivers
v0x270e340_0 .net *"_ivl_86", 0 0, L_0x2714350;  1 drivers
v0x270e420_0 .net *"_ivl_88", 0 0, L_0x27145d0;  1 drivers
v0x270e500_0 .net *"_ivl_90", 0 0, L_0x2714640;  1 drivers
v0x270e5e0_0 .net *"_ivl_92", 0 0, L_0x2714830;  1 drivers
v0x270e6c0_0 .net *"_ivl_94", 0 0, L_0x2714940;  1 drivers
v0x270e7a0_0 .net *"_ivl_96", 0 0, L_0x2714d50;  1 drivers
v0x270e880_0 .net *"_ivl_98", 0 0, L_0x2714e60;  1 drivers
v0x270e960_0 .net "a", 0 0, v0x27096f0_0;  alias, 1 drivers
v0x270ea00_0 .net "b", 0 0, v0x2709790_0;  alias, 1 drivers
v0x270eaf0_0 .net "c", 0 0, v0x2709830_0;  alias, 1 drivers
v0x270ebe0_0 .net "d", 0 0, v0x2709970_0;  alias, 1 drivers
v0x270ecd0_0 .net "out_pos", 0 0, L_0x2718000;  alias, 1 drivers
v0x270ed90_0 .net "out_sop", 0 0, L_0x2711f10;  alias, 1 drivers
S_0x270ef10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26b8550;
 .timescale -12 -12;
E_0x269e9f0 .event anyedge, v0x270fd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x270fd00_0;
    %nor/r;
    %assign/vec4 v0x270fd00_0, 0;
    %wait E_0x269e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2708bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2709a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2709b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2708bc0;
T_4 ;
    %wait E_0x26b6d30;
    %load/vec4 v0x2709ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2709a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2708bc0;
T_5 ;
    %wait E_0x26b6bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %wait E_0x26b6bd0;
    %load/vec4 v0x2709a60_0;
    %store/vec4 v0x2709b00_0, 0, 1;
    %fork t_1, S_0x2708ef0;
    %jmp t_0;
    .scope S_0x2708ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2709130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2709130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26b6bd0;
    %load/vec4 v0x2709130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2709130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2709130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2708bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b6d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2709970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2709790_0, 0;
    %assign/vec4 v0x27096f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2709a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2709b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26b8550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270f8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270fd00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26b8550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x270f8a0_0;
    %inv;
    %store/vec4 v0x270f8a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26b8550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27098d0_0, v0x270fe70_0, v0x270f6c0_0, v0x270f760_0, v0x270f800_0, v0x270f940_0, v0x270fbc0_0, v0x270fb20_0, v0x270fa80_0, v0x270f9e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26b8550;
T_9 ;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26b8550;
T_10 ;
    %wait E_0x26b6d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270fc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
    %load/vec4 v0x270fda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270fc60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x270fbc0_0;
    %load/vec4 v0x270fbc0_0;
    %load/vec4 v0x270fb20_0;
    %xor;
    %load/vec4 v0x270fbc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x270fa80_0;
    %load/vec4 v0x270fa80_0;
    %load/vec4 v0x270f9e0_0;
    %xor;
    %load/vec4 v0x270fa80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x270fc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270fc60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter9/response1/top_module.sv";
