Description: Contains verification tasks that represent event-condition-action systems and corresponding LTL properties.
Architecture: 64 bit

