

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 21:01:24 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min | max |   Type  |
    +---------+---------+-----------+----------+------+-----+---------+
    |     1921|        ?| 12.794 us |         ?|  1921|    ?|   none  |
    +---------+---------+-----------+----------+------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L_Push_pixel      |     1920|        ?|   4 ~ ?  |          -|          -|    480|    no    |
        | + L_Push_pixel.1   |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        | + Shift_win_right  |       46|        ?|        47|          1|          1| 1 ~ ? |    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      368|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   102|     6775|     8290|    -|
|Memory               |       34|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      299|    -|
|Register             |        -|     -|     3511|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       34|   102|    10286|     9309|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     4|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |CNN_add_31ns_31ns_31_1_1_U37            |CNN_add_31ns_31ns_31_1_1            |        0|   0|    0|   31|    0|
    |CNN_add_32ns_32ns_32_1_1_U21            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_32ns_32ns_32_1_1_U22            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_32ns_32ns_32_1_1_U23            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_5ns_5ns_5_1_1_U26               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_5ns_5ns_5_1_1_U36               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_5ns_5ns_5_1_1_U38               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_5ns_5ns_5_1_1_U39               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_8ns_8ns_8_1_1_U24               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    7|    0|
    |CNN_add_8ns_8ns_8_1_1_U27               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    7|    0|
    |CNN_add_8ns_8ns_8_1_1_U28               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U29               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U30               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U31               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U32               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U33               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U34               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_8ns_8ns_8_1_1_U35               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    8|    0|
    |CNN_add_9ns_9ns_9_1_1_U25               |CNN_add_9ns_9ns_9_1_1               |        0|   0|    0|    9|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U1   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U2   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U3   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U4   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U5   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U6   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U7   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U8   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U9   |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U10  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U20     |CNN_dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U11   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U12   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U13   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U14   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U15   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U16   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U17   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U18   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U19   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0| 102| 6775| 8290|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bias_conv1_U       |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1     |        2|  0|   0|    0|    16|   64|     1|         1024|
    |kernel_conv1_U     |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_conv1   |       20|  0|   0|    0|   144|   64|     1|         9216|
    |line_buffer_1_2_U  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb  |        4|  0|   0|    0|    28|   64|     1|         1792|
    |line_buffer_0_2_U  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffecud  |        4|  0|   0|    0|    28|   64|     1|         1792|
    |line_buffer_2_2_U  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffecud  |        4|  0|   0|    0|    28|   64|     1|         1792|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                                                  |       34|  0|   0|    0|   244|  320|     5|        15616|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln11_fu_947_p2        |    and   |   0|  0|   2|           1|           1|
    |cmp4827_fu_592_p2         |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln11_5_fu_935_p2     |   icmp   |   0|  0|  29|          52|           1|
    |icmp_ln11_fu_929_p2       |   icmp   |   0|  0|  13|          11|           2|
    |icmp_ln40_fu_628_p2       |   icmp   |   0|  0|  13|           9|           7|
    |icmp_ln41_fu_640_p2       |   icmp   |   0|  0|  11|           5|           3|
    |icmp_ln42_5_fu_820_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln42_fu_574_p2       |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln45_10_fu_800_p2    |   icmp   |   0|  0|  11|           5|           1|
    |icmp_ln45_11_fu_805_p2    |   icmp   |   0|  0|  11|           5|           3|
    |icmp_ln45_5_fu_843_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln45_fu_837_p2       |   icmp   |   0|  0|  11|           5|           1|
    |icmp_ln52_fu_876_p2       |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln64_fu_886_p2       |   icmp   |   0|  0|  20|          32|          32|
    |or_ln11_fu_941_p2         |    or    |   0|  0|   2|           1|           1|
    |or_ln45_10_fu_854_p2      |    or    |   0|  0|   2|           1|           1|
    |or_ln45_9_fu_848_p2       |    or    |   0|  0|   2|           1|           1|
    |or_ln45_fu_810_p2         |    or    |   0|  0|   2|           1|           1|
    |line_buffer_2_2_d0        |  select  |   0|  0|  63|           1|           1|
    |output_conv1              |  select  |   0|  0|  63|           1|          64|
    |select_ln40_13_fu_686_p3  |  select  |   0|  0|   5|           1|           5|
    |select_ln40_14_fu_699_p3  |  select  |   0|  0|   8|           1|           8|
    |select_ln40_fu_646_p3     |  select  |   0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 368|         270|         206|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter26                       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter46                       |   9|          2|    1|          2|
    |ap_phi_mux_window_buffer_load_0_phi_fu_422_p4  |   9|          2|   64|        128|
    |ap_phi_mux_window_buffer_load_1_phi_fu_443_p4  |   9|          2|   64|        128|
    |ap_phi_mux_window_buffer_load_2_phi_fu_464_p4  |   9|          2|   64|        128|
    |b_reg_398                                      |   9|          2|   31|         62|
    |i_reg_376                                      |   9|          2|    5|         10|
    |indvar_flatten_reg_354                         |   9|          2|    9|         18|
    |j_reg_387                                      |   9|          2|    5|         10|
    |line_buffer_0_2_address0                       |  15|          3|    5|         15|
    |line_buffer_0_2_address1                       |  15|          3|    5|         15|
    |line_buffer_1_2_address0                       |  21|          4|    5|         20|
    |line_buffer_1_2_address1                       |  15|          3|    5|         15|
    |line_buffer_2_2_address0                       |  15|          3|    5|         15|
    |line_buffer_2_2_address1                       |  15|          3|    5|         15|
    |num_ker_reg_365                                |   9|          2|    5|         10|
    |window_buffer_load_0_reg_419                   |   9|          2|   64|        128|
    |window_buffer_load_1_reg_440                   |   9|          2|   64|        128|
    |window_buffer_load_2_reg_461                   |   9|          2|   64|        128|
    |window_buffer_load_9_0_reg_409                 |   9|          2|   64|        128|
    |window_buffer_load_9_1_reg_430                 |   9|          2|   64|        128|
    |window_buffer_load_9_2_reg_451                 |   9|          2|   64|        128|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 299|         63|  665|       1373|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln31_reg_967                 |  32|   0|   32|          0|
    |add_ln40_reg_998                 |   9|   0|    9|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9          |   1|   0|    1|          0|
    |b_reg_398                        |  31|   0|   31|          0|
    |bias_conv1_load_reg_1066         |  64|   0|   64|          0|
    |bitcast_ln49_reg_990             |  64|   0|   64|          0|
    |cmp4827_reg_986                  |   1|   0|    1|          0|
    |i_reg_376                        |   5|   0|    5|          0|
    |icmp_ln42_5_reg_1121             |   1|   0|    1|          0|
    |icmp_ln42_reg_972                |   1|   0|    1|          0|
    |icmp_ln64_reg_1180               |   1|   0|    1|          0|
    |indvar_flatten_reg_354           |   9|   0|    9|          0|
    |j_cast4_reg_1130                 |   5|   0|   64|         59|
    |j_reg_387                        |   5|   0|    5|          0|
    |kernel_conv1_load_1_reg_1076     |  64|   0|   64|          0|
    |kernel_conv1_load_2_reg_1081     |  64|   0|   64|          0|
    |kernel_conv1_load_3_reg_1086     |  64|   0|   64|          0|
    |kernel_conv1_load_4_reg_1091     |  64|   0|   64|          0|
    |kernel_conv1_load_5_reg_1096     |  64|   0|   64|          0|
    |kernel_conv1_load_6_reg_1101     |  64|   0|   64|          0|
    |kernel_conv1_load_7_reg_1106     |  64|   0|   64|          0|
    |kernel_conv1_load_8_reg_1111     |  64|   0|   64|          0|
    |kernel_conv1_load_reg_1071       |  64|   0|   64|          0|
    |line_buffer_0_2_load_2_reg_1200  |  64|   0|   64|          0|
    |line_buffer_1_2_addr_reg_1135    |   5|   0|    5|          0|
    |line_buffer_1_2_load_3_reg_1236  |  64|   0|   64|          0|
    |line_buffer_2_2_load_3_reg_1277  |  64|   0|   64|          0|
    |mul_0_1_reg_1211                 |  64|   0|   64|          0|
    |mul_0_2_reg_1216                 |  64|   0|   64|          0|
    |mul_1_1_reg_1252                 |  64|   0|   64|          0|
    |mul_1_2_reg_1257                 |  64|   0|   64|          0|
    |mul_1_reg_1247                   |  64|   0|   64|          0|
    |mul_2_1_reg_1293                 |  64|   0|   64|          0|
    |mul_2_2_reg_1298                 |  64|   0|   64|          0|
    |mul_2_reg_1288                   |  64|   0|   64|          0|
    |mul_reg_1206                     |  64|   0|   64|          0|
    |num_ker_reg_365                  |   5|   0|    5|          0|
    |or_ln45_reg_1116                 |   1|   0|    1|          0|
    |p_cast5_reg_1189                 |   5|   0|   64|         59|
    |select_ln40_13_reg_1011          |   5|   0|    5|          0|
    |select_ln40_reg_1003             |   5|   0|    5|          0|
    |sub13_reg_976                    |  32|   0|   32|          0|
    |sub47_reg_981                    |  32|   0|   32|          0|
    |sum_18_0_1_reg_1231              |  64|   0|   64|          0|
    |sum_18_0_2_reg_1242              |  64|   0|   64|          0|
    |sum_18_1_1_reg_1272              |  64|   0|   64|          0|
    |sum_18_1_2_reg_1283              |  64|   0|   64|          0|
    |sum_18_1_reg_1262                |  64|   0|   64|          0|
    |sum_18_2_1_reg_1308              |  64|   0|   64|          0|
    |sum_18_2_2_reg_1313              |  64|   0|   64|          0|
    |sum_18_2_reg_1303                |  64|   0|   64|          0|
    |sum_reg_1318                     |  64|   0|   64|          0|
    |sum_reg_1318_pp1_iter45_reg      |  64|   0|   64|          0|
    |sum_s_reg_1221                   |  64|   0|   64|          0|
    |window_buffer_load_0_reg_419     |  64|   0|   64|          0|
    |window_buffer_load_1_reg_440     |  64|   0|   64|          0|
    |window_buffer_load_2_reg_461     |  64|   0|   64|          0|
    |window_buffer_load_9_0_reg_409   |  64|   0|   64|          0|
    |window_buffer_load_9_1_reg_430   |  64|   0|   64|          0|
    |window_buffer_load_9_2_reg_451   |  64|   0|   64|          0|
    |icmp_ln64_reg_1180               |  64|  32|    1|          0|
    |line_buffer_0_2_load_2_reg_1200  |  64|  32|   64|          0|
    |line_buffer_1_2_load_3_reg_1236  |  64|  32|   64|          0|
    |line_buffer_2_2_load_3_reg_1277  |  64|  32|   64|          0|
    |mul_0_1_reg_1211                 |  64|  32|   64|          0|
    |mul_0_2_reg_1216                 |  64|  32|   64|          0|
    |mul_1_1_reg_1252                 |  64|  32|   64|          0|
    |mul_1_2_reg_1257                 |  64|  32|   64|          0|
    |mul_2_1_reg_1293                 |  64|  32|   64|          0|
    |mul_2_2_reg_1298                 |  64|  32|   64|          0|
    |p_cast5_reg_1189                 |  64|  32|   64|         59|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |3511| 352| 3566|        177|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> | return value |
|p_read               |  in |   64|   ap_none  |                                     p_read                                     |    scalar    |
|output_conv1         | out |   64|   ap_vld   |                                  output_conv1                                  |    pointer   |
|output_conv1_ap_vld  | out |    1|   ap_vld   |                                  output_conv1                                  |    pointer   |
|padding              |  in |   31|   ap_none  |                                     padding                                    |    scalar    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

