Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 70 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_33s_46_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_33s_46_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_16s_21ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_21ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_33s_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_33s_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_10s_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_10s_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_9s_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_9s_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_10ns_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_10ns_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_8ns_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_8ns_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_7ns_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_7ns_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_6s_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_6s_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_9ns_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_9ns_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_mul_33s_11s_36_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_33s_11s_36_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d4_S
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_fifo_w66_d20_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w66_d20_A
INFO: [VRFC 10-311] analyzing module myproject_fifo_w66_d20_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_fifo_w33_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w33_d2_S
INFO: [VRFC 10-311] analyzing module myproject_fifo_w33_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_fifo_w33_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vitis/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.myproject_read_stream_array_ap_f...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_16s_11s_26_1_1(NUM...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_lin_projection_ap_fixe...
Compiling module xil_defaultlib.myproject_lin_projection_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_33s_33s_46_1_1(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_21ns_37_1_1(NU...
Compiling module xil_defaultlib.myproject_matrixmul_transpose_ap...
Compiling module xil_defaultlib.myproject_matrixmul_transpose_ap...
Compiling module xil_defaultlib.myproject_mul_33s_33s_53_1_1(NUM...
Compiling module xil_defaultlib.myproject_matrixmul_ap_fixed_33_...
Compiling module xil_defaultlib.myproject_matrixmul_ap_fixed_33_...
Compiling module xil_defaultlib.myproject_mul_33s_10s_36_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_33s_9s_36_1_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_33s_10ns_36_1_0(NU...
Compiling module xil_defaultlib.myproject_mul_33s_8ns_36_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_33s_7ns_36_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_33s_6s_36_1_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_33s_9ns_36_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_33s_11s_36_1_0(NUM...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_out_ap_fixed_33_...
Compiling module xil_defaultlib.myproject_fifo_w16_d4_S_ShiftReg
Compiling module xil_defaultlib.myproject_fifo_w16_d4_S
Compiling module xil_defaultlib.myproject_fifo_w66_d20_A_ram
Compiling module xil_defaultlib.myproject_fifo_w66_d20_A
Compiling module xil_defaultlib.myproject_fifo_w33_d2_S_ShiftReg
Compiling module xil_defaultlib.myproject_fifo_w33_d2_S
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_dense_out_ap...
Compiling module xil_defaultlib.myproject_start_for_dense_out_ap...
Compiling module xil_defaultlib.myproject_multiheadattention_ap_...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
