/*
 * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
/*
 * Function/Macro naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef TH500_ADDR_MAP_SOC_HWPM_H
#define TH500_ADDR_MAP_SOC_HWPM_H

#define addr_map_rpg_pm_base_r()                                   (0x13e00000U)
#define addr_map_rpg_pm_limit_r()                                  (0x13eeffffU)
#define addr_map_rpg_pm_sys0_base_r()                              (0x13e1e000U)
#define addr_map_rpg_pm_sys0_limit_r()                             (0x13e1efffU)
#define addr_map_pma_base_r()                                      (0x13ef0000U)
#define addr_map_pma_limit_r()                                     (0x13ef1fffU)
#define addr_map_rtr_base_r()                                      (0x13ef2000U)
#define addr_map_rtr_limit_r()                                     (0x13ef2fffU)
#define addr_map_rpg_pm_msschannel0_base_r()                       (0x13e1f000U)
#define addr_map_rpg_pm_msschannel0_limit_r()                      (0x13e1ffffU)
#define addr_map_rpg_pm_msschannel1_base_r()                       (0x13e20000U)
#define addr_map_rpg_pm_msschannel1_limit_r()                      (0x13e20fffU)
#define addr_map_rpg_pm_msschannel2_base_r()                       (0x13e21000U)
#define addr_map_rpg_pm_msschannel2_limit_r()                      (0x13e21fffU)
#define addr_map_rpg_pm_msschannel3_base_r()                       (0x13e22000U)
#define addr_map_rpg_pm_msschannel3_limit_r()                      (0x13e22fffU)
#define addr_map_rpg_pm_msschannel4_base_r()                       (0x13e23000U)
#define addr_map_rpg_pm_msschannel4_limit_r()                      (0x13e23fffU)
#define addr_map_rpg_pm_msschannel5_base_r()                       (0x13e24000U)
#define addr_map_rpg_pm_msschannel5_limit_r()                      (0x13e24fffU)
#define addr_map_rpg_pm_msschannel6_base_r()                       (0x13e25000U)
#define addr_map_rpg_pm_msschannel6_limit_r()                      (0x13e25fffU)
#define addr_map_rpg_pm_msschannel7_base_r()                       (0x13e26000U)
#define addr_map_rpg_pm_msschannel7_limit_r()                      (0x13e26fffU)
#define addr_map_rpg_pm_msschannel8_base_r()                       (0x13e27000U)
#define addr_map_rpg_pm_msschannel8_limit_r()                      (0x13e27fffU)
#define addr_map_rpg_pm_msschannel9_base_r()                       (0x13e28000U)
#define addr_map_rpg_pm_msschannel9_limit_r()                      (0x13e28fffU)
#define addr_map_rpg_pm_msschannel10_base_r()                      (0x13e29000U)
#define addr_map_rpg_pm_msschannel10_limit_r()                     (0x13e29fffU)
#define addr_map_rpg_pm_msschannel11_base_r()                      (0x13e2a000U)
#define addr_map_rpg_pm_msschannel11_limit_r()                     (0x13e2afffU)
#define addr_map_rpg_pm_msschannel12_base_r()                      (0x13e2b000U)
#define addr_map_rpg_pm_msschannel12_limit_r()                     (0x13e2bfffU)
#define addr_map_rpg_pm_msschannel13_base_r()                      (0x13e2c000U)
#define addr_map_rpg_pm_msschannel13_limit_r()                     (0x13e2cfffU)
#define addr_map_rpg_pm_msschannel14_base_r()                      (0x13e2d000U)
#define addr_map_rpg_pm_msschannel14_limit_r()                     (0x13e2dfffU)
#define addr_map_rpg_pm_msschannel15_base_r()                      (0x13e2e000U)
#define addr_map_rpg_pm_msschannel15_limit_r()                     (0x13e2efffU)
#define addr_map_rpg_pm_msschannel16_base_r()                      (0x13e2f000U)
#define addr_map_rpg_pm_msschannel16_limit_r()                     (0x13e2ffffU)
#define addr_map_rpg_pm_msschannel17_base_r()                      (0x13e30000U)
#define addr_map_rpg_pm_msschannel17_limit_r()                     (0x13e30fffU)
#define addr_map_rpg_pm_msschannel18_base_r()                      (0x13e31000U)
#define addr_map_rpg_pm_msschannel18_limit_r()                     (0x13e31fffU)
#define addr_map_rpg_pm_msschannel19_base_r()                      (0x13e32000U)
#define addr_map_rpg_pm_msschannel19_limit_r()                     (0x13e32fffU)
#define addr_map_rpg_pm_msschannel20_base_r()                      (0x13e33000U)
#define addr_map_rpg_pm_msschannel20_limit_r()                     (0x13e33fffU)
#define addr_map_rpg_pm_msschannel21_base_r()                      (0x13e34000U)
#define addr_map_rpg_pm_msschannel21_limit_r()                     (0x13e34fffU)
#define addr_map_rpg_pm_msschannel22_base_r()                      (0x13e35000U)
#define addr_map_rpg_pm_msschannel22_limit_r()                     (0x13e35fffU)
#define addr_map_rpg_pm_msschannel23_base_r()                      (0x13e36000U)
#define addr_map_rpg_pm_msschannel23_limit_r()                     (0x13e36fffU)
#define addr_map_rpg_pm_msschannel24_base_r()                      (0x13e37000U)
#define addr_map_rpg_pm_msschannel24_limit_r()                     (0x13e37fffU)
#define addr_map_rpg_pm_msschannel25_base_r()                      (0x13e38000U)
#define addr_map_rpg_pm_msschannel25_limit_r()                     (0x13e38fffU)
#define addr_map_rpg_pm_msschannel26_base_r()                      (0x13e39000U)
#define addr_map_rpg_pm_msschannel26_limit_r()                     (0x13e39fffU)
#define addr_map_rpg_pm_msschannel27_base_r()                      (0x13e3a000U)
#define addr_map_rpg_pm_msschannel27_limit_r()                     (0x13e3afffU)
#define addr_map_rpg_pm_msschannel28_base_r()                      (0x13e3b000U)
#define addr_map_rpg_pm_msschannel28_limit_r()                     (0x13e3bfffU)
#define addr_map_rpg_pm_msschannel29_base_r()                      (0x13e3c000U)
#define addr_map_rpg_pm_msschannel29_limit_r()                     (0x13e3cfffU)
#define addr_map_rpg_pm_msschannel30_base_r()                      (0x13e3d000U)
#define addr_map_rpg_pm_msschannel30_limit_r()                     (0x13e3dfffU)
#define addr_map_rpg_pm_msschannel31_base_r()                      (0x13e3e000U)
#define addr_map_rpg_pm_msschannel31_limit_r()                     (0x13e3efffU)
#define addr_map_mcb_base_r()                                      (0x04020000U)
#define addr_map_mcb_limit_r()                                     (0x0403ffffU)
#define addr_map_mc0_base_r()                                      (0x04040000U)
#define addr_map_mc0_limit_r()                                     (0x0405ffffU)
#define addr_map_mc1_base_r()                                      (0x04060000U)
#define addr_map_mc1_limit_r()                                     (0x0407ffffU)
#define addr_map_mc2_base_r()                                      (0x04080000U)
#define addr_map_mc2_limit_r()                                     (0x0409ffffU)
#define addr_map_mc3_base_r()                                      (0x040a0000U)
#define addr_map_mc3_limit_r()                                     (0x040bffffU)
#define addr_map_mc4_base_r()                                      (0x040c0000U)
#define addr_map_mc4_limit_r()                                     (0x040dffffU)
#define addr_map_mc5_base_r()                                      (0x040e0000U)
#define addr_map_mc5_limit_r()                                     (0x040fffffU)
#define addr_map_mc6_base_r()                                      (0x04100000U)
#define addr_map_mc6_limit_r()                                     (0x0411ffffU)
#define addr_map_mc7_base_r()                                      (0x04120000U)
#define addr_map_mc7_limit_r()                                     (0x0413ffffU)
#define addr_map_mc8_base_r()                                      (0x04140000U)
#define addr_map_mc8_limit_r()                                     (0x0415ffffU)
#define addr_map_mc9_base_r()                                      (0x04160000U)
#define addr_map_mc9_limit_r()                                     (0x0417ffffU)
#define addr_map_mc10_base_r()                                     (0x04180000U)
#define addr_map_mc10_limit_r()                                    (0x0419ffffU)
#define addr_map_mc11_base_r()                                     (0x041a0000U)
#define addr_map_mc11_limit_r()                                    (0x041bffffU)
#define addr_map_mc12_base_r()                                     (0x041c0000U)
#define addr_map_mc12_limit_r()                                    (0x041dffffU)
#define addr_map_mc13_base_r()                                     (0x041e0000U)
#define addr_map_mc13_limit_r()                                    (0x041fffffU)
#define addr_map_mc14_base_r()                                     (0x04200000U)
#define addr_map_mc14_limit_r()                                    (0x0421ffffU)
#define addr_map_mc15_base_r()                                     (0x04220000U)
#define addr_map_mc15_limit_r()                                    (0x0423ffffU)
#define addr_map_mc16_base_r()                                     (0x04240000U)
#define addr_map_mc16_limit_r()                                    (0x0425ffffU)
#define addr_map_mc17_base_r()                                     (0x04260000U)
#define addr_map_mc17_limit_r()                                    (0x0427ffffU)
#define addr_map_mc18_base_r()                                     (0x04280000U)
#define addr_map_mc18_limit_r()                                    (0x0429ffffU)
#define addr_map_mc19_base_r()                                     (0x042a0000U)
#define addr_map_mc19_limit_r()                                    (0x042bffffU)
#define addr_map_mc20_base_r()                                     (0x042c0000U)
#define addr_map_mc20_limit_r()                                    (0x042dffffU)
#define addr_map_mc21_base_r()                                     (0x042e0000U)
#define addr_map_mc21_limit_r()                                    (0x042fffffU)
#define addr_map_mc22_base_r()                                     (0x04300000U)
#define addr_map_mc22_limit_r()                                    (0x0431ffffU)
#define addr_map_mc23_base_r()                                     (0x04320000U)
#define addr_map_mc23_limit_r()                                    (0x0433ffffU)
#define addr_map_mc24_base_r()                                     (0x04340000U)
#define addr_map_mc24_limit_r()                                    (0x0435ffffU)
#define addr_map_mc25_base_r()                                     (0x04360000U)
#define addr_map_mc25_limit_r()                                    (0x0437ffffU)
#define addr_map_mc26_base_r()                                     (0x04380000U)
#define addr_map_mc26_limit_r()                                    (0x0439ffffU)
#define addr_map_mc27_base_r()                                     (0x043a0000U)
#define addr_map_mc27_limit_r()                                    (0x043bffffU)
#define addr_map_mc28_base_r()                                     (0x043c0000U)
#define addr_map_mc28_limit_r()                                    (0x043dffffU)
#define addr_map_mc29_base_r()                                     (0x043e0000U)
#define addr_map_mc29_limit_r()                                    (0x043fffffU)
#define addr_map_mc30_base_r()                                     (0x04400000U)
#define addr_map_mc30_limit_r()                                    (0x0441ffffU)
#define addr_map_mc31_base_r()                                     (0x04420000U)
#define addr_map_mc31_limit_r()                                    (0x0443ffffU)
#define addr_map_rpg_pm_ltc0s0_base_r()                            (0x13e3f000U)
#define addr_map_rpg_pm_ltc0s0_limit_r()                           (0x13e3ffffU)
#define addr_map_rpg_pm_ltc0s1_base_r()                            (0x13e40000U)
#define addr_map_rpg_pm_ltc0s1_limit_r()                           (0x13e40fffU)
#define addr_map_rpg_pm_ltc1s0_base_r()                            (0x13e41000U)
#define addr_map_rpg_pm_ltc1s0_limit_r()                           (0x13e41fffU)
#define addr_map_rpg_pm_ltc1s1_base_r()                            (0x13e42000U)
#define addr_map_rpg_pm_ltc1s1_limit_r()                           (0x13e42fffU)
#define addr_map_rpg_pm_ltc2s0_base_r()                            (0x13e43000U)
#define addr_map_rpg_pm_ltc2s0_limit_r()                           (0x13e43fffU)
#define addr_map_rpg_pm_ltc2s1_base_r()                            (0x13e44000U)
#define addr_map_rpg_pm_ltc2s1_limit_r()                           (0x13e44fffU)
#define addr_map_rpg_pm_ltc3s0_base_r()                            (0x13e45000U)
#define addr_map_rpg_pm_ltc3s0_limit_r()                           (0x13e45fffU)
#define addr_map_rpg_pm_ltc3s1_base_r()                            (0x13e46000U)
#define addr_map_rpg_pm_ltc3s1_limit_r()                           (0x13e46fffU)
#define addr_map_rpg_pm_ltc4s0_base_r()                            (0x13e47000U)
#define addr_map_rpg_pm_ltc4s0_limit_r()                           (0x13e47fffU)
#define addr_map_rpg_pm_ltc4s1_base_r()                            (0x13e48000U)
#define addr_map_rpg_pm_ltc4s1_limit_r()                           (0x13e48fffU)
#define addr_map_rpg_pm_ltc5s0_base_r()                            (0x13e49000U)
#define addr_map_rpg_pm_ltc5s0_limit_r()                           (0x13e49fffU)
#define addr_map_rpg_pm_ltc5s1_base_r()                            (0x13e4a000U)
#define addr_map_rpg_pm_ltc5s1_limit_r()                           (0x13e4afffU)
#define addr_map_rpg_pm_ltc6s0_base_r()                            (0x13e4b000U)
#define addr_map_rpg_pm_ltc6s0_limit_r()                           (0x13e4bfffU)
#define addr_map_rpg_pm_ltc6s1_base_r()                            (0x13e4c000U)
#define addr_map_rpg_pm_ltc6s1_limit_r()                           (0x13e4cfffU)
#define addr_map_rpg_pm_ltc7s0_base_r()                            (0x13e4d000U)
#define addr_map_rpg_pm_ltc7s0_limit_r()                           (0x13e4dfffU)
#define addr_map_rpg_pm_ltc7s1_base_r()                            (0x13e4e000U)
#define addr_map_rpg_pm_ltc7s1_limit_r()                           (0x13e4efffU)
#define addr_map_ltc0_base_r()                                     (0x04e10000U)
#define addr_map_ltc0_limit_r()                                    (0x04e1ffffU)
#define addr_map_ltc1_base_r()                                     (0x04e20000U)
#define addr_map_ltc1_limit_r()                                    (0x04e2ffffU)
#define addr_map_ltc2_base_r()                                     (0x04e30000U)
#define addr_map_ltc2_limit_r()                                    (0x04e3ffffU)
#define addr_map_ltc3_base_r()                                     (0x04e40000U)
#define addr_map_ltc3_limit_r()                                    (0x04e4ffffU)
#define addr_map_ltc4_base_r()                                     (0x04e50000U)
#define addr_map_ltc4_limit_r()                                    (0x04e5ffffU)
#define addr_map_ltc5_base_r()                                     (0x04e60000U)
#define addr_map_ltc5_limit_r()                                    (0x04e6ffffU)
#define addr_map_ltc6_base_r()                                     (0x04e70000U)
#define addr_map_ltc6_limit_r()                                    (0x04e7ffffU)
#define addr_map_ltc7_base_r()                                     (0x04e80000U)
#define addr_map_ltc7_limit_r()                                    (0x04e8ffffU)
#define addr_map_rpg_pm_mcfcore0_base_r()                          (0x13e4f000U)
#define addr_map_rpg_pm_mcfcore0_limit_r()                         (0x13e4ffffU)
#define addr_map_rpg_pm_mcfcore1_base_r()                          (0x13e50000U)
#define addr_map_rpg_pm_mcfcore1_limit_r()                         (0x13e50fffU)
#define addr_map_rpg_pm_mcfcore2_base_r()                          (0x13e51000U)
#define addr_map_rpg_pm_mcfcore2_limit_r()                         (0x13e51fffU)
#define addr_map_rpg_pm_mcfcore3_base_r()                          (0x13e52000U)
#define addr_map_rpg_pm_mcfcore3_limit_r()                         (0x13e52fffU)
#define addr_map_rpg_pm_mcfcore4_base_r()                          (0x13e53000U)
#define addr_map_rpg_pm_mcfcore4_limit_r()                         (0x13e53fffU)
#define addr_map_rpg_pm_mcfcore5_base_r()                          (0x13e54000U)
#define addr_map_rpg_pm_mcfcore5_limit_r()                         (0x13e54fffU)
#define addr_map_rpg_pm_mcfcore6_base_r()                          (0x13e55000U)
#define addr_map_rpg_pm_mcfcore6_limit_r()                         (0x13e55fffU)
#define addr_map_rpg_pm_mcfcore7_base_r()                          (0x13e56000U)
#define addr_map_rpg_pm_mcfcore7_limit_r()                         (0x13e56fffU)
#define addr_map_rpg_pm_mcfcore8_base_r()                          (0x13e57000U)
#define addr_map_rpg_pm_mcfcore8_limit_r()                         (0x13e57fffU)
#define addr_map_rpg_pm_mcfcore9_base_r()                          (0x13e58000U)
#define addr_map_rpg_pm_mcfcore9_limit_r()                         (0x13e58fffU)
#define addr_map_rpg_pm_mcfcore10_base_r()                         (0x13e59000U)
#define addr_map_rpg_pm_mcfcore10_limit_r()                        (0x13e59fffU)
#define addr_map_rpg_pm_mcfcore11_base_r()                         (0x13e5a000U)
#define addr_map_rpg_pm_mcfcore11_limit_r()                        (0x13e5afffU)
#define addr_map_rpg_pm_mcfcore12_base_r()                         (0x13e5b000U)
#define addr_map_rpg_pm_mcfcore12_limit_r()                        (0x13e5bfffU)
#define addr_map_rpg_pm_mcfcore13_base_r()                         (0x13e5c000U)
#define addr_map_rpg_pm_mcfcore13_limit_r()                        (0x13e5cfffU)
#define addr_map_rpg_pm_mcfcore14_base_r()                         (0x13e5d000U)
#define addr_map_rpg_pm_mcfcore14_limit_r()                        (0x13e5dfffU)
#define addr_map_rpg_pm_mcfcore15_base_r()                         (0x13e5e000U)
#define addr_map_rpg_pm_mcfcore15_limit_r()                        (0x13e5efffU)
#define addr_map_rpg_pm_mcfsys0_base_r()                           (0x13e5f000U)
#define addr_map_rpg_pm_mcfsys0_limit_r()                          (0x13e5ffffU)
#define addr_map_rpg_pm_mcfsys1_base_r()                           (0x13e60000U)
#define addr_map_rpg_pm_mcfsys1_limit_r()                          (0x13e60fffU)
#define addr_map_rpg_pm_mcfc2c0_base_r()                           (0x13e61000U)
#define addr_map_rpg_pm_mcfc2c0_limit_r()                          (0x13e61fffU)
#define addr_map_rpg_pm_mcfc2c1_base_r()                           (0x13e62000U)
#define addr_map_rpg_pm_mcfc2c1_limit_r()                          (0x13e62fffU)
#define addr_map_rpg_pm_mcfsoc0_base_r()                           (0x13e63000U)
#define addr_map_rpg_pm_mcfsoc0_limit_r()                          (0x13e63fffU)
#define addr_map_rpg_pm_smmu0_base_r()                             (0x13e64000U)
#define addr_map_rpg_pm_smmu0_limit_r()                            (0x13e64fffU)
#define addr_map_rpg_pm_smmu1_base_r()                             (0x13e65000U)
#define addr_map_rpg_pm_smmu1_limit_r()                            (0x13e65fffU)
#define addr_map_rpg_pm_smmu2_base_r()                             (0x13e66000U)
#define addr_map_rpg_pm_smmu2_limit_r()                            (0x13e66fffU)
#define addr_map_rpg_pm_smmu3_base_r()                             (0x13e67000U)
#define addr_map_rpg_pm_smmu3_limit_r()                            (0x13e67fffU)
#define addr_map_rpg_pm_smmu4_base_r()                             (0x13e68000U)
#define addr_map_rpg_pm_smmu4_limit_r()                            (0x13e68fffU)
#define addr_map_smmu0_base_r()                                    (0x11a30000U)
#define addr_map_smmu0_limit_r()                                   (0x11a3ffffU)
#define addr_map_smmu1_base_r()                                    (0x12a30000U)
#define addr_map_smmu1_limit_r()                                   (0x12a3ffffU)
#define addr_map_smmu2_base_r()                                    (0x15a30000U)
#define addr_map_smmu2_limit_r()                                   (0x15a3ffffU)
#define addr_map_smmu3_base_r()                                    (0x16a30000U)
#define addr_map_smmu3_limit_r()                                   (0x16a3ffffU)
#define addr_map_smmu4_base_r()                                    (0x05a30000U)
#define addr_map_smmu4_limit_r()                                   (0x05a3ffffU)
#define addr_map_rpg_pm_msshub0_base_r()                           (0x13e69000U)
#define addr_map_rpg_pm_msshub0_limit_r()                          (0x13e69fffU)
#define addr_map_rpg_pm_msshub1_base_r()                           (0x13e6a000U)
#define addr_map_rpg_pm_msshub1_limit_r()                          (0x13e6afffU)
#define addr_map_rpg_pm_msshub2_base_r()                           (0x13e6b000U)
#define addr_map_rpg_pm_msshub2_limit_r()                          (0x13e6bfffU)
#define addr_map_rpg_pm_msshub3_base_r()                           (0x13e6c000U)
#define addr_map_rpg_pm_msshub3_limit_r()                          (0x13e6cfffU)
#define addr_map_rpg_pm_msshub4_base_r()                           (0x13e6d000U)
#define addr_map_rpg_pm_msshub4_limit_r()                          (0x13e6dfffU)
#define addr_map_rpg_pm_msshub5_base_r()                           (0x13e6e000U)
#define addr_map_rpg_pm_msshub5_limit_r()                          (0x13e6efffU)
#define addr_map_rpg_pm_msshub6_base_r()                           (0x13e6f000U)
#define addr_map_rpg_pm_msshub6_limit_r()                          (0x13e6ffffU)
#define addr_map_rpg_pm_msshub7_base_r()                           (0x13e70000U)
#define addr_map_rpg_pm_msshub7_limit_r()                          (0x13e70fffU)
#define addr_map_rpg_pm_nvltx0_base_r()                            (0x13e71000U)
#define addr_map_rpg_pm_nvltx0_limit_r()                           (0x13e71fffU)
#define addr_map_rpg_pm_nvltx1_base_r()                            (0x13e72000U)
#define addr_map_rpg_pm_nvltx1_limit_r()                           (0x13e72fffU)
#define addr_map_rpg_pm_nvltx2_base_r()                            (0x13e73000U)
#define addr_map_rpg_pm_nvltx2_limit_r()                           (0x13e73fffU)
#define addr_map_rpg_pm_nvltx3_base_r()                            (0x13e74000U)
#define addr_map_rpg_pm_nvltx3_limit_r()                           (0x13e74fffU)
#define addr_map_rpg_pm_nvltx4_base_r()                            (0x13e75000U)
#define addr_map_rpg_pm_nvltx4_limit_r()                           (0x13e75fffU)
#define addr_map_rpg_pm_nvltx5_base_r()                            (0x13e76000U)
#define addr_map_rpg_pm_nvltx5_limit_r()                           (0x13e76fffU)
#define addr_map_rpg_pm_nvltx6_base_r()                            (0x13e77000U)
#define addr_map_rpg_pm_nvltx6_limit_r()                           (0x13e77fffU)
#define addr_map_rpg_pm_nvltx7_base_r()                            (0x13e78000U)
#define addr_map_rpg_pm_nvltx7_limit_r()                           (0x13e78fffU)
#define addr_map_rpg_pm_nvltx8_base_r()                            (0x13e79000U)
#define addr_map_rpg_pm_nvltx8_limit_r()                           (0x13e79fffU)
#define addr_map_rpg_pm_nvltx9_base_r()                            (0x13e7a000U)
#define addr_map_rpg_pm_nvltx9_limit_r()                           (0x13e7afffU)
#define addr_map_rpg_pm_nvltx10_base_r()                           (0x13e7b000U)
#define addr_map_rpg_pm_nvltx10_limit_r()                          (0x13e7bfffU)
#define addr_map_rpg_pm_nvltx11_base_r()                           (0x13e7c000U)
#define addr_map_rpg_pm_nvltx11_limit_r()                          (0x13e7cfffU)
#define addr_map_rpg_pm_nvlrx0_base_r()                            (0x13e7d000U)
#define addr_map_rpg_pm_nvlrx0_limit_r()                           (0x13e7dfffU)
#define addr_map_rpg_pm_nvlrx1_base_r()                            (0x13e7e000U)
#define addr_map_rpg_pm_nvlrx1_limit_r()                           (0x13e7efffU)
#define addr_map_rpg_pm_nvlrx2_base_r()                            (0x13e7f000U)
#define addr_map_rpg_pm_nvlrx2_limit_r()                           (0x13e7ffffU)
#define addr_map_rpg_pm_nvlrx3_base_r()                            (0x13e80000U)
#define addr_map_rpg_pm_nvlrx3_limit_r()                           (0x13e80fffU)
#define addr_map_rpg_pm_nvlrx4_base_r()                            (0x13e81000U)
#define addr_map_rpg_pm_nvlrx4_limit_r()                           (0x13e81fffU)
#define addr_map_rpg_pm_nvlrx5_base_r()                            (0x13e82000U)
#define addr_map_rpg_pm_nvlrx5_limit_r()                           (0x13e82fffU)
#define addr_map_rpg_pm_nvlrx6_base_r()                            (0x13e83000U)
#define addr_map_rpg_pm_nvlrx6_limit_r()                           (0x13e83fffU)
#define addr_map_rpg_pm_nvlrx7_base_r()                            (0x13e84000U)
#define addr_map_rpg_pm_nvlrx7_limit_r()                           (0x13e84fffU)
#define addr_map_rpg_pm_nvlrx8_base_r()                            (0x13e85000U)
#define addr_map_rpg_pm_nvlrx8_limit_r()                           (0x13e85fffU)
#define addr_map_rpg_pm_nvlrx9_base_r()                            (0x13e86000U)
#define addr_map_rpg_pm_nvlrx9_limit_r()                           (0x13e86fffU)
#define addr_map_rpg_pm_nvlrx10_base_r()                           (0x13e87000U)
#define addr_map_rpg_pm_nvlrx10_limit_r()                          (0x13e87fffU)
#define addr_map_rpg_pm_nvlrx11_base_r()                           (0x13e88000U)
#define addr_map_rpg_pm_nvlrx11_limit_r()                          (0x13e88fffU)
#define addr_map_rpg_pm_nvlctrl0_base_r()                          (0x13e8b000U)
#define addr_map_rpg_pm_nvlctrl0_limit_r()                         (0x13e8bfffU)
#define addr_map_rpg_pm_nvlctrl1_base_r()                          (0x13e8c000U)
#define addr_map_rpg_pm_nvlctrl1_limit_r()                         (0x13e8cfffU)
#define addr_map_nvlw0_ctrl_base_r()                               (0x03b80000U)
#define addr_map_nvlw0_ctrl_limit_r()                              (0x03b81fffU)
#define addr_map_nvlw1_ctrl_base_r()                               (0x03bc0000U)
#define addr_map_nvlw1_ctrl_limit_r()                              (0x03bc1fffU)
#define addr_map_nvlw0_nvldl0_base_r()                             (0x03b90000U)
#define addr_map_nvlw0_nvldl0_limit_r()                            (0x03b94fffU)
#define addr_map_nvlw0_nvltlc0_base_r()                            (0x03b95000U)
#define addr_map_nvlw0_nvltlc0_limit_r()                           (0x03b96fffU)
#define addr_map_nvlw0_nvldl1_base_r()                             (0x03b98000U)
#define addr_map_nvlw0_nvldl1_limit_r()                            (0x03b9cfffU)
#define addr_map_nvlw0_nvltlc1_base_r()                            (0x03b9d000U)
#define addr_map_nvlw0_nvltlc1_limit_r()                           (0x03b9efffU)
#define addr_map_nvlw0_nvldl2_base_r()                             (0x03ba0000U)
#define addr_map_nvlw0_nvldl2_limit_r()                            (0x03ba4fffU)
#define addr_map_nvlw0_nvltlc2_base_r()                            (0x03ba5000U)
#define addr_map_nvlw0_nvltlc2_limit_r()                           (0x03ba6fffU)
#define addr_map_nvlw0_nvldl3_base_r()                             (0x03ba8000U)
#define addr_map_nvlw0_nvldl3_limit_r()                            (0x03bacfffU)
#define addr_map_nvlw0_nvltlc3_base_r()                            (0x03bad000U)
#define addr_map_nvlw0_nvltlc3_limit_r()                           (0x03baefffU)
#define addr_map_nvlw0_nvldl4_base_r()                             (0x03bb0000U)
#define addr_map_nvlw0_nvldl4_limit_r()                            (0x03bb4fffU)
#define addr_map_nvlw0_nvltlc4_base_r()                            (0x03bb5000U)
#define addr_map_nvlw0_nvltlc4_limit_r()                           (0x03bb6fffU)
#define addr_map_nvlw0_nvldl5_base_r()                             (0x03bb8000U)
#define addr_map_nvlw0_nvldl5_limit_r()                            (0x03bbcfffU)
#define addr_map_nvlw0_nvltlc5_base_r()                            (0x03bbd000U)
#define addr_map_nvlw0_nvltlc5_limit_r()                           (0x03bbefffU)
#define addr_map_nvlw1_nvldl0_base_r()                             (0x03bd0000U)
#define addr_map_nvlw1_nvldl0_limit_r()                            (0x03bd4fffU)
#define addr_map_nvlw1_nvltlc0_base_r()                            (0x03bd5000U)
#define addr_map_nvlw1_nvltlc0_limit_r()                           (0x03bd6fffU)
#define addr_map_nvlw1_nvldl1_base_r()                             (0x03bd8000U)
#define addr_map_nvlw1_nvldl1_limit_r()                            (0x03bdcfffU)
#define addr_map_nvlw1_nvltlc1_base_r()                            (0x03bdd000U)
#define addr_map_nvlw1_nvltlc1_limit_r()                           (0x03bdefffU)
#define addr_map_nvlw1_nvldl2_base_r()                             (0x03be0000U)
#define addr_map_nvlw1_nvldl2_limit_r()                            (0x03be4fffU)
#define addr_map_nvlw1_nvltlc2_base_r()                            (0x03be5000U)
#define addr_map_nvlw1_nvltlc2_limit_r()                           (0x03be6fffU)
#define addr_map_nvlw1_nvldl3_base_r()                             (0x03be8000U)
#define addr_map_nvlw1_nvldl3_limit_r()                            (0x03becfffU)
#define addr_map_nvlw1_nvltlc3_base_r()                            (0x03bed000U)
#define addr_map_nvlw1_nvltlc3_limit_r()                           (0x03beefffU)
#define addr_map_nvlw1_nvldl4_base_r()                             (0x03bf0000U)
#define addr_map_nvlw1_nvldl4_limit_r()                            (0x03bf4fffU)
#define addr_map_nvlw1_nvltlc4_base_r()                            (0x03bf5000U)
#define addr_map_nvlw1_nvltlc4_limit_r()                           (0x03bf6fffU)
#define addr_map_nvlw1_nvldl5_base_r()                             (0x03bf8000U)
#define addr_map_nvlw1_nvldl5_limit_r()                            (0x03bfcfffU)
#define addr_map_nvlw1_nvltlc5_base_r()                            (0x03bfd000U)
#define addr_map_nvlw1_nvltlc5_limit_r()                           (0x03bfefffU)
#define addr_map_nvlw0_nvldl_multi_base_r()                        (0x03b88000U)
#define addr_map_nvlw0_nvldl_multi_limit_r()                       (0x03b8cfffU)
#define addr_map_nvlw0_nvltlc_multi_base_r()                       (0x03b8d000U)
#define addr_map_nvlw0_nvltlc_multi_limit_r()                      (0x03b8efffU)
#define addr_map_nvlw1_nvldl_multi_base_r()                        (0x03bc8000U)
#define addr_map_nvlw1_nvldl_multi_limit_r()                       (0x03bccfffU)
#define addr_map_nvlw1_nvltlc_multi_base_r()                       (0x03bcd000U)
#define addr_map_nvlw1_nvltlc_multi_limit_r()                      (0x03bcefffU)
#define addr_map_rpg_pm_xalrc0_base_r()                            (0x13e00000U)
#define addr_map_rpg_pm_xalrc0_limit_r()                           (0x13e00fffU)
#define addr_map_rpg_pm_xalrc1_base_r()                            (0x13e01000U)
#define addr_map_rpg_pm_xalrc1_limit_r()                           (0x13e01fffU)
#define addr_map_rpg_pm_xalrc2_base_r()                            (0x13e02000U)
#define addr_map_rpg_pm_xalrc2_limit_r()                           (0x13e02fffU)
#define addr_map_rpg_pm_xalrc3_base_r()                            (0x13e03000U)
#define addr_map_rpg_pm_xalrc3_limit_r()                           (0x13e03fffU)
#define addr_map_rpg_pm_xalrc4_base_r()                            (0x13e04000U)
#define addr_map_rpg_pm_xalrc4_limit_r()                           (0x13e04fffU)
#define addr_map_rpg_pm_xalrc5_base_r()                            (0x13e05000U)
#define addr_map_rpg_pm_xalrc5_limit_r()                           (0x13e05fffU)
#define addr_map_rpg_pm_xalrc6_base_r()                            (0x13e06000U)
#define addr_map_rpg_pm_xalrc6_limit_r()                           (0x13e06fffU)
#define addr_map_rpg_pm_xalrc7_base_r()                            (0x13e07000U)
#define addr_map_rpg_pm_xalrc7_limit_r()                           (0x13e07fffU)
#define addr_map_rpg_pm_xalrc8_base_r()                            (0x13e08000U)
#define addr_map_rpg_pm_xalrc8_limit_r()                           (0x13e08fffU)
#define addr_map_rpg_pm_xalrc9_base_r()                            (0x13e09000U)
#define addr_map_rpg_pm_xalrc9_limit_r()                           (0x13e09fffU)
#define addr_map_rpg_pm_xtlrc0_base_r()                            (0x13e0a000U)
#define addr_map_rpg_pm_xtlrc0_limit_r()                           (0x13e0afffU)
#define addr_map_rpg_pm_xtlrc1_base_r()                            (0x13e0b000U)
#define addr_map_rpg_pm_xtlrc1_limit_r()                           (0x13e0bfffU)
#define addr_map_rpg_pm_xtlrc2_base_r()                            (0x13e0c000U)
#define addr_map_rpg_pm_xtlrc2_limit_r()                           (0x13e0cfffU)
#define addr_map_rpg_pm_xtlrc3_base_r()                            (0x13e0d000U)
#define addr_map_rpg_pm_xtlrc3_limit_r()                           (0x13e0dfffU)
#define addr_map_rpg_pm_xtlrc4_base_r()                            (0x13e0e000U)
#define addr_map_rpg_pm_xtlrc4_limit_r()                           (0x13e0efffU)
#define addr_map_rpg_pm_xtlrc5_base_r()                            (0x13e0f000U)
#define addr_map_rpg_pm_xtlrc5_limit_r()                           (0x13e0ffffU)
#define addr_map_rpg_pm_xtlrc6_base_r()                            (0x13e10000U)
#define addr_map_rpg_pm_xtlrc6_limit_r()                           (0x13e10fffU)
#define addr_map_rpg_pm_xtlrc7_base_r()                            (0x13e11000U)
#define addr_map_rpg_pm_xtlrc7_limit_r()                           (0x13e11fffU)
#define addr_map_rpg_pm_xtlrc8_base_r()                            (0x13e12000U)
#define addr_map_rpg_pm_xtlrc8_limit_r()                           (0x13e12fffU)
#define addr_map_rpg_pm_xtlrc9_base_r()                            (0x13e13000U)
#define addr_map_rpg_pm_xtlrc9_limit_r()                           (0x13e13fffU)
#define addr_map_rpg_pm_xtlq0_base_r()                             (0x13e14000U)
#define addr_map_rpg_pm_xtlq0_limit_r()                            (0x13e14fffU)
#define addr_map_rpg_pm_xtlq1_base_r()                             (0x13e15000U)
#define addr_map_rpg_pm_xtlq1_limit_r()                            (0x13e15fffU)
#define addr_map_rpg_pm_xtlq2_base_r()                             (0x13e16000U)
#define addr_map_rpg_pm_xtlq2_limit_r()                            (0x13e16fffU)
#define addr_map_rpg_pm_xtlq3_base_r()                             (0x13e17000U)
#define addr_map_rpg_pm_xtlq3_limit_r()                            (0x13e17fffU)
#define addr_map_rpg_pm_xtlq4_base_r()                             (0x13e18000U)
#define addr_map_rpg_pm_xtlq4_limit_r()                            (0x13e18fffU)
#define addr_map_rpg_pm_xtlq5_base_r()                             (0x13e19000U)
#define addr_map_rpg_pm_xtlq5_limit_r()                            (0x13e19fffU)
#define addr_map_rpg_pm_xtlq6_base_r()                             (0x13e1a000U)
#define addr_map_rpg_pm_xtlq6_limit_r()                            (0x13e1afffU)
#define addr_map_rpg_pm_xtlq7_base_r()                             (0x13e1b000U)
#define addr_map_rpg_pm_xtlq7_limit_r()                            (0x13e1bfffU)
#define addr_map_rpg_pm_xtlq8_base_r()                             (0x13e1c000U)
#define addr_map_rpg_pm_xtlq8_limit_r()                            (0x13e1cfffU)
#define addr_map_rpg_pm_xtlq9_base_r()                             (0x13e1d000U)
#define addr_map_rpg_pm_xtlq9_limit_r()                            (0x13e1dfffU)
#define addr_map_pcie_c0_ctl0_xalrc_base_r()                       (0x14080000U)
#define addr_map_pcie_c0_ctl0_xalrc_limit_r()                      (0x1408ffffU)
#define addr_map_pcie_c0_ctl1_xtlq_base_r()                        (0x14090000U)
#define addr_map_pcie_c0_ctl1_xtlq_limit_r()                       (0x1409ffffU)
#define addr_map_pcie_c1_ctl0_xalrc_base_r()                       (0x140a0000U)
#define addr_map_pcie_c1_ctl0_xalrc_limit_r()                      (0x140affffU)
#define addr_map_pcie_c1_ctl1_xtlq_base_r()                        (0x140b0000U)
#define addr_map_pcie_c1_ctl1_xtlq_limit_r()                       (0x140bffffU)
#define addr_map_pcie_c2_ctl0_xalrc_base_r()                       (0x140c0000U)
#define addr_map_pcie_c2_ctl0_xalrc_limit_r()                      (0x140cffffU)
#define addr_map_pcie_c2_ctl1_xtlq_base_r()                        (0x140d0000U)
#define addr_map_pcie_c2_ctl1_xtlq_limit_r()                       (0x140dffffU)
#define addr_map_pcie_c3_ctl0_xalrc_base_r()                       (0x140e0000U)
#define addr_map_pcie_c3_ctl0_xalrc_limit_r()                      (0x140effffU)
#define addr_map_pcie_c3_ctl1_xtlq_base_r()                        (0x140f0000U)
#define addr_map_pcie_c3_ctl1_xtlq_limit_r()                       (0x140fffffU)
#define addr_map_pcie_c4_ctl0_xalrc_base_r()                       (0x14100000U)
#define addr_map_pcie_c4_ctl0_xalrc_limit_r()                      (0x1410ffffU)
#define addr_map_pcie_c4_ctl1_xtlq_base_r()                        (0x14110000U)
#define addr_map_pcie_c4_ctl1_xtlq_limit_r()                       (0x1411ffffU)
#define addr_map_pcie_c5_ctl0_xalrc_base_r()                       (0x14120000U)
#define addr_map_pcie_c5_ctl0_xalrc_limit_r()                      (0x1412ffffU)
#define addr_map_pcie_c5_ctl1_xtlq_base_r()                        (0x14130000U)
#define addr_map_pcie_c5_ctl1_xtlq_limit_r()                       (0x1413ffffU)
#define addr_map_pcie_c6_ctl0_xalrc_base_r()                       (0x14140000U)
#define addr_map_pcie_c6_ctl0_xalrc_limit_r()                      (0x1414ffffU)
#define addr_map_pcie_c6_ctl1_xtlq_base_r()                        (0x14150000U)
#define addr_map_pcie_c6_ctl1_xtlq_limit_r()                       (0x1415ffffU)
#define addr_map_pcie_c7_ctl0_xalrc_base_r()                       (0x14160000U)
#define addr_map_pcie_c7_ctl0_xalrc_limit_r()                      (0x1416ffffU)
#define addr_map_pcie_c7_ctl1_xtlq_base_r()                        (0x14170000U)
#define addr_map_pcie_c7_ctl1_xtlq_limit_r()                       (0x1417ffffU)
#define addr_map_pcie_c8_ctl0_xalrc_base_r()                       (0x14180000U)
#define addr_map_pcie_c8_ctl0_xalrc_limit_r()                      (0x1418ffffU)
#define addr_map_pcie_c8_ctl1_xtlq_base_r()                        (0x14190000U)
#define addr_map_pcie_c8_ctl1_xtlq_limit_r()                       (0x1419ffffU)
#define addr_map_pcie_c9_ctl0_xalrc_base_r()                       (0x141a0000U)
#define addr_map_pcie_c9_ctl0_xalrc_limit_r()                      (0x141affffU)
#define addr_map_pcie_c9_ctl1_xtlq_base_r()                        (0x141b0000U)
#define addr_map_pcie_c9_ctl1_xtlq_limit_r()                       (0x141bffffU)
#define addr_map_pcie_c0_ctl0_xtlrc_base_r()                       (0x14083000U)
#define addr_map_pcie_c0_ctl0_xtlrc_limit_r()                      (0x14083fffU)
#define addr_map_pcie_c1_ctl0_xtlrc_base_r()                       (0x140a3000U)
#define addr_map_pcie_c1_ctl0_xtlrc_limit_r()                      (0x140a3fffU)
#define addr_map_pcie_c2_ctl0_xtlrc_base_r()                       (0x140c3000U)
#define addr_map_pcie_c2_ctl0_xtlrc_limit_r()                      (0x140c3fffU)
#define addr_map_pcie_c3_ctl0_xtlrc_base_r()                       (0x140e3000U)
#define addr_map_pcie_c3_ctl0_xtlrc_limit_r()                      (0x140e3fffU)
#define addr_map_pcie_c4_ctl0_xtlrc_base_r()                       (0x14103000U)
#define addr_map_pcie_c4_ctl0_xtlrc_limit_r()                      (0x14103fffU)
#define addr_map_pcie_c5_ctl0_xtlrc_base_r()                       (0x14123000U)
#define addr_map_pcie_c5_ctl0_xtlrc_limit_r()                      (0x14123fffU)
#define addr_map_pcie_c6_ctl0_xtlrc_base_r()                       (0x14143000U)
#define addr_map_pcie_c6_ctl0_xtlrc_limit_r()                      (0x14143fffU)
#define addr_map_pcie_c7_ctl0_xtlrc_base_r()                       (0x14163000U)
#define addr_map_pcie_c7_ctl0_xtlrc_limit_r()                      (0x14163fffU)
#define addr_map_pcie_c8_ctl0_xtlrc_base_r()                       (0x14183000U)
#define addr_map_pcie_c8_ctl0_xtlrc_limit_r()                      (0x14183fffU)
#define addr_map_pcie_c9_ctl0_xtlrc_base_r()                       (0x141a3000U)
#define addr_map_pcie_c9_ctl0_xtlrc_limit_r()                      (0x141a3fffU)
#define addr_map_rpg_pm_ctc0_base_r()                              (0x13e8d000U)
#define addr_map_rpg_pm_ctc0_limit_r()                             (0x13e8dfffU)
#define addr_map_rpg_pm_ctc1_base_r()                              (0x13e8e000U)
#define addr_map_rpg_pm_ctc1_limit_r()                             (0x13e8efffU)
#define addr_map_c2c0_base_r()                                     (0x13fe2000U)
#define addr_map_c2c0_limit_r()                                    (0x13fe2fffU)
#define addr_map_c2c1_base_r()                                     (0x13fe3000U)
#define addr_map_c2c1_limit_r()                                    (0x13fe3fffU)
#define addr_map_c2c2_base_r()                                     (0x13fe4000U)
#define addr_map_c2c2_limit_r()                                    (0x13fe4fffU)
#define addr_map_c2c3_base_r()                                     (0x13fe5000U)
#define addr_map_c2c3_limit_r()                                    (0x13fe5fffU)
#define addr_map_c2c4_base_r()                                     (0x13fe6000U)
#define addr_map_c2c4_limit_r()                                    (0x13fe6fffU)
#define addr_map_c2c5_base_r()                                     (0x13fe7000U)
#define addr_map_c2c5_limit_r()                                    (0x13fe7fffU)
#define addr_map_c2c6_base_r()                                     (0x13fe8000U)
#define addr_map_c2c6_limit_r()                                    (0x13fe8fffU)
#define addr_map_c2c7_base_r()                                     (0x13fe9000U)
#define addr_map_c2c7_limit_r()                                    (0x13fe9fffU)
#define addr_map_c2c8_base_r()                                     (0x13fea000U)
#define addr_map_c2c8_limit_r()                                    (0x13feafffU)
#define addr_map_c2c9_base_r()                                     (0x13feb000U)
#define addr_map_c2c9_limit_r()                                    (0x13febfffU)
#define addr_map_c2cs0_base_r()                                    (0x13fe0000U)
#define addr_map_c2cs0_limit_r()                                   (0x13fe0fffU)
#define addr_map_c2cs1_base_r()                                    (0x13fe1000U)
#define addr_map_c2cs1_limit_r()                                   (0x13fe1fffU)
#define addr_map_pmc_misc_base_r()                                 (0x0c3a0000U)
#endif
