19:56:12 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
19:56:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
19:56:18 INFO  : Registering command handlers for Vitis TCF services
19:56:18 INFO  : Platform repository initialization has completed.
19:56:23 INFO  : XSCT server has started successfully.
19:56:23 INFO  : plnx-install-location is set to ''
19:56:23 INFO  : Successfully done setting XSCT server connection channel  
19:56:23 INFO  : Successfully done query RDI_DATADIR 
19:56:23 INFO  : Successfully done setting workspace for the tool. 
19:57:51 INFO  : Result from executing command 'getProjects': FinalFinalCar
19:57:51 INFO  : Result from executing command 'getPlatforms': 
19:57:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:57:52 INFO  : Platform 'FinalFinalCar' is added to custom repositories.
19:58:09 INFO  : Platform 'FinalFinalCar' is added to custom repositories.
20:01:10 INFO  : Result from executing command 'getProjects': FinalFinalCar
20:01:10 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
20:01:11 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:51 INFO  : 'jtag frequency' command is executed.
20:04:51 INFO  : Context for 'APU' is selected.
20:04:51 INFO  : System reset is completed.
20:04:54 INFO  : 'after 3000' command is executed.
20:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:04:56 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:04:56 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:57 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:04:57 INFO  : 'ps7_init' command is executed.
20:04:57 INFO  : 'ps7_post_config' command is executed.
20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : 'con' command is executed.
20:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:57 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:05:49 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:05:56 INFO  : Disconnected from the channel tcfchan#2.
20:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:02 INFO  : 'jtag frequency' command is executed.
20:06:02 INFO  : Context for 'APU' is selected.
20:06:02 INFO  : System reset is completed.
20:06:05 INFO  : 'after 3000' command is executed.
20:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:06:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:06:10 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:06:10 INFO  : Context for 'APU' is selected.
20:06:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:10 INFO  : Context for 'APU' is selected.
20:06:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:06:11 INFO  : 'ps7_init' command is executed.
20:06:11 INFO  : 'ps7_post_config' command is executed.
20:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:11 INFO  : 'con' command is executed.
20:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:06:30 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:06:47 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:06:51 INFO  : Disconnected from the channel tcfchan#3.
20:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:06 INFO  : 'jtag frequency' command is executed.
20:07:06 INFO  : Context for 'APU' is selected.
20:07:06 INFO  : System reset is completed.
20:07:09 INFO  : 'after 3000' command is executed.
20:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:07:11 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:07:11 INFO  : Context for 'APU' is selected.
20:07:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:11 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:07:12 INFO  : 'ps7_init' command is executed.
20:07:12 INFO  : 'ps7_post_config' command is executed.
20:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:12 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:12 INFO  : 'con' command is executed.
20:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:12 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:08:11 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:08:18 INFO  : Disconnected from the channel tcfchan#4.
20:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:08:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:08:25 INFO  : 'jtag frequency' command is executed.
20:08:25 INFO  : Context for 'APU' is selected.
20:08:25 INFO  : System reset is completed.
20:08:28 INFO  : 'after 3000' command is executed.
20:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:08:30 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:08:30 INFO  : Context for 'APU' is selected.
20:08:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:30 INFO  : Context for 'APU' is selected.
20:08:30 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:08:31 INFO  : 'ps7_init' command is executed.
20:08:31 INFO  : 'ps7_post_config' command is executed.
20:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:31 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:31 INFO  : 'con' command is executed.
20:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:31 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:09:30 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:09:37 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:09:43 INFO  : Disconnected from the channel tcfchan#5.
20:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:44 INFO  : 'jtag frequency' command is executed.
20:09:44 INFO  : Context for 'APU' is selected.
20:09:44 INFO  : System reset is completed.
20:09:47 INFO  : 'after 3000' command is executed.
20:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:09:49 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:09:49 INFO  : Context for 'APU' is selected.
20:09:49 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:49 INFO  : Context for 'APU' is selected.
20:09:49 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:09:50 INFO  : 'ps7_init' command is executed.
20:09:50 INFO  : 'ps7_post_config' command is executed.
20:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:50 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:50 INFO  : 'con' command is executed.
20:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:50 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:10:20 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:10:27 INFO  : Disconnected from the channel tcfchan#6.
20:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:28 INFO  : 'jtag frequency' command is executed.
20:10:28 INFO  : Context for 'APU' is selected.
20:10:28 INFO  : System reset is completed.
20:10:31 INFO  : 'after 3000' command is executed.
20:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:10:34 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:10:34 INFO  : 'ps7_init' command is executed.
20:10:34 INFO  : 'ps7_post_config' command is executed.
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:35 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:35 INFO  : 'con' command is executed.
20:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:35 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:14:33 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:14:39 INFO  : Disconnected from the channel tcfchan#7.
20:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:40 INFO  : 'jtag frequency' command is executed.
20:14:41 INFO  : Context for 'APU' is selected.
20:14:41 INFO  : System reset is completed.
20:14:44 INFO  : 'after 3000' command is executed.
20:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:14:46 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:14:46 INFO  : Context for 'APU' is selected.
20:14:46 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:46 INFO  : Context for 'APU' is selected.
20:14:46 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:14:46 INFO  : 'ps7_init' command is executed.
20:14:46 INFO  : 'ps7_post_config' command is executed.
20:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:47 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:47 INFO  : 'con' command is executed.
20:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:47 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:19:42 INFO  : Disconnected from the channel tcfchan#8.
20:20:00 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
20:20:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
20:20:04 INFO  : XSCT server has started successfully.
20:20:04 INFO  : plnx-install-location is set to ''
20:20:04 INFO  : Successfully done setting XSCT server connection channel  
20:20:04 INFO  : Successfully done setting workspace for the tool. 
20:20:06 INFO  : Platform repository initialization has completed.
20:20:06 INFO  : Successfully done query RDI_DATADIR 
20:20:06 INFO  : Registering command handlers for Vitis TCF services
09:12:01 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
09:12:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
09:12:06 INFO  : Platform repository initialization has completed.
09:12:06 INFO  : XSCT server has started successfully.
09:12:06 INFO  : plnx-install-location is set to ''
09:12:06 INFO  : Registering command handlers for Vitis TCF services
09:12:10 INFO  : Successfully done setting XSCT server connection channel  
09:12:10 INFO  : Successfully done query RDI_DATADIR 
09:12:10 INFO  : Successfully done setting workspace for the tool. 
09:23:26 INFO  : Result from executing command 'getProjects': FinalFinalCar
09:23:26 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
09:23:26 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:24:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:24:42 INFO  : Result from executing command 'removePlatformRepo': 
09:25:31 INFO  : Result from executing command 'getProjects': FinalFinalCar
09:25:31 INFO  : Result from executing command 'getPlatforms': 
09:25:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:26:29 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:27:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:33 INFO  : 'jtag frequency' command is executed.
09:27:33 INFO  : Context for 'APU' is selected.
09:27:33 INFO  : System reset is completed.
09:27:36 INFO  : 'after 3000' command is executed.
09:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:27:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:27:39 INFO  : Context for 'APU' is selected.
09:27:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:39 INFO  : Context for 'APU' is selected.
09:27:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:27:40 INFO  : 'ps7_init' command is executed.
09:27:40 INFO  : 'ps7_post_config' command is executed.
09:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:40 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:40 INFO  : 'con' command is executed.
09:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:40 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
09:27:58 INFO  : Disconnected from the channel tcfchan#4.
09:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:28:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:28:13 INFO  : 'jtag frequency' command is executed.
09:28:13 INFO  : Context for 'APU' is selected.
09:28:13 INFO  : System reset is completed.
09:28:16 INFO  : 'after 3000' command is executed.
09:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:28:19 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:28:19 INFO  : Context for 'APU' is selected.
09:28:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:22 INFO  : Context for 'APU' is selected.
09:28:22 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:28:22 INFO  : 'ps7_init' command is executed.
09:28:22 INFO  : 'ps7_post_config' command is executed.
09:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:22 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:22 INFO  : 'con' command is executed.
09:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:22 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
10:51:17 INFO  : Disconnected from the channel tcfchan#5.
20:28:11 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
20:28:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
20:28:23 INFO  : Platform repository initialization has completed.
20:28:24 INFO  : Registering command handlers for Vitis TCF services
20:28:25 INFO  : XSCT server has started successfully.
20:28:25 INFO  : Successfully done setting XSCT server connection channel  
20:28:25 INFO  : plnx-install-location is set to ''
20:28:33 INFO  : Successfully done setting workspace for the tool. 
20:28:33 INFO  : Successfully done query RDI_DATADIR 
18:15:20 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:15:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:15:33 INFO  : Registering command handlers for Vitis TCF services
18:15:33 INFO  : Platform repository initialization has completed.
18:15:36 INFO  : XSCT server has started successfully.
18:15:46 INFO  : plnx-install-location is set to ''
18:15:46 INFO  : Successfully done setting XSCT server connection channel  
18:15:46 INFO  : Successfully done query RDI_DATADIR 
18:15:46 INFO  : Successfully done setting workspace for the tool. 
18:17:26 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:17:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:17:33 INFO  : XSCT server has started successfully.
18:17:33 INFO  : plnx-install-location is set to ''
18:17:33 INFO  : Successfully done setting XSCT server connection channel  
18:17:33 INFO  : Successfully done setting workspace for the tool. 
18:17:35 INFO  : Platform repository initialization has completed.
18:17:36 INFO  : Successfully done query RDI_DATADIR 
18:17:36 INFO  : Registering command handlers for Vitis TCF services
19:27:09 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
19:27:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
19:27:20 INFO  : XSCT server has started successfully.
19:27:20 INFO  : plnx-install-location is set to ''
19:27:20 INFO  : Successfully done setting XSCT server connection channel  
19:27:20 INFO  : Successfully done setting workspace for the tool. 
19:27:25 INFO  : Platform repository initialization has completed.
19:27:26 INFO  : Successfully done query RDI_DATADIR 
19:27:28 INFO  : Registering command handlers for Vitis TCF services
19:52:51 INFO  : Result from executing command 'getProjects': FinalFinalCar
19:52:51 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
19:52:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:14:32 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/IDE.log'.
13:22:27 DEBUG : Logs will be stored at 'C:/XilinxDev/vitis/IDE.log'.
13:22:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\vitis\temp_xsdb_launch_script.tcl
13:22:29 INFO  : XSCT server has started successfully.
13:22:29 INFO  : Successfully done setting XSCT server connection channel  
13:22:29 INFO  : plnx-install-location is set to ''
13:22:29 INFO  : Successfully done setting workspace for the tool. 
13:22:30 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


13:22:30 INFO  : Platform repository initialization has completed.
13:22:48 INFO  : Successfully done query RDI_DATADIR 
13:22:48 INFO  : Registering command handlers for Vitis TCF services
13:24:14 INFO  : Result from executing command 'getProjects': FinalFinalCar
13:24:14 INFO  : Result from executing command 'getPlatforms': 
13:24:14 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:24:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:25:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:38:06 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:43:37 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
