# ğŸ” Advanced Encryption System (AES) - Verilog Implementation

This repository contains a full RTL-level Verilog implementation of the **Advanced Encryption Standard (AES)** algorithm, following the official [FIPS PUB 197](https://csrc.nist.gov/publications/detail/fips/197/final) specification.

The design supports **AES-128** encryption and decryption, with modular and synthesizable Verilog code suitable for simulation, testing, and FPGA/ASIC deployment.

---

## ğŸ“¦ Project Overview

- âœ… **AES-128** bit symmetric block cipher  
- ğŸ§© Modular Verilog files for each AES transformation  
- ğŸ§ª Includes a testbench (`subBytes_tb.v`)  
- ğŸ“„ Includes official specification: `NIST.FIPS.197.pdf`

---

## ğŸ§  Core Features

- **KeyExpansion** for round keys  
- **SubBytes** and **InverseSubBytes**  
- **ShiftRows** and **InverseShiftRows**  
- **MixColumns** and **InverseMixColumns**  
- **AddRoundKey**  
- **Full encryption (`Encryption.v`) and decryption (`Decrypt.v`) modules**  
- **Top-level integration** in `EDAES.v`  
- **All transformations written 100% in Verilog HDL**

---

## ğŸ“ File Structure

- â”œâ”€â”€ addRoundKey.v # XORs state with round key
- â”œâ”€â”€ Decrypt.v # AES decryption top module
- â”œâ”€â”€ EDAES.v # AES top-level wrapper
- â”œâ”€â”€ Encryption.v # AES encryption top module
- â”œâ”€â”€ inverseMixColumns.v # Inverse MixColumns transformation
- â”œâ”€â”€ inverseSbox.v # Inverse S-box lookup table
- â”œâ”€â”€ inverseShiftRows.v # Inverse ShiftRows transformation
- â”œâ”€â”€ inverseSubBytes.v # Inverse SubBytes transformation
- â”œâ”€â”€ KeyExpansion.v # AES key schedule expansion
- â”œâ”€â”€ MixColumns.v # MixColumns transformation
- â”œâ”€â”€ NIST.FIPS.197.pdf # Official AES specification (FIPS 197)
- â”œâ”€â”€ sbox.v # S-box lookup table
- â”œâ”€â”€ shiftRows.v # ShiftRows transformation
- â”œâ”€â”€ subBytes.v # SubBytes transformation
- â”œâ”€â”€ subBytes_tb.v # Testbench for SubBytes
- â”œâ”€â”€ README.md # This file

---

## ğŸš€ How to Simulate

1. **Clone the repository**
git clone https://github.com/MohammedHany-saqr/Advanced-Encryption-System.git
cd Advanced-Encryption-System
Run simulation (example using Icarus Verilog)

iverilog -o test_sub subBytes_tb.v subBytes.v sbox.v
vvp test_sub
View output in terminal or waveform (with GTKWave if .vcd used)

ğŸ“– Reference

ğŸ“„ NIST.FIPS.197.pdf â€” Official AES specification by NIST

ğŸ”— FIPS PUB 197 (NIST)


ğŸ“˜ Suggested Tools

ğŸ§ª Simulation: Icarus Verilog, ModelSim

ğŸ–¥ï¸ Synthesis: Vivado, Quartus

ğŸ“Š Waveform viewer: GTKWave
