# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:03:46 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:46 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:03:47 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:03:48 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:03:49 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:49 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:03:49 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:49 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:03:49 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:49 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:03:49 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:49 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:03:49 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:03:51 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfthcnbwg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthcnbwg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(184)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 184
add wave -position end  sim:/pipelined_testbench/dut/newpc
add wave -position end  sim:/pipelined_testbench/dut/pc
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(184)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 184
add wave -position end  sim:/pipelined_testbench/dut/uncond
add wave -position end  sim:/pipelined_testbench/dut/branch
add wave -position end  sim:/pipelined_testbench/dut/branchPC
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(184)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 184
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:35 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:22:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:35 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:22:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:35 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:22:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:35 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:22:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:35 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:36 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:22:36 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:22:37 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:37 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:22:38 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:38 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:22:38 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:38 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:22:38 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:38 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:22:38 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:38 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:39 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:39 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:39 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:39 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:39 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:22:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:22:46 on Nov 22,2025, Elapsed time: 0:18:55
# Errors: 552, Warnings: 5
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:22:47 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft297ijj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft297ijj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(184)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 184
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:25:39 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:39 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:40 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:25:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:41 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# ** Error: ./pipelined.sv(40): (vlog-2730) Undefined variable: 'B'.
# ** Error: (vlog-13069) ./pipelined.sv(40): syntax error, unexpected $undefined, expecting ')'.
# ** Error (suppressible): ./pipelined.sv(48): (vlog-2388) 'pc_ID' already declared in this scope (pipelined).
# -- Compiling module pipelined_testbench
# End time: 14:25:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 32
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:04 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:26:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:04 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:26:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:04 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:26:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:04 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:26:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:04 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:26:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:26:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:05 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:06 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# ** Error (suppressible): ./pipelined.sv(48): (vlog-2388) 'pc_ID' already declared in this scope (pipelined).
# -- Compiling module pipelined_testbench
# End time: 14:26:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 32
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:26:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:30 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:31 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:26:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:26:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:32 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:26:33 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:33 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:26:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:33 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:26:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:33 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:26:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:33 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:26:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:26:37 on Nov 22,2025, Elapsed time: 0:03:50
# Errors: 288, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:26:37 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftz31qrj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz31qrj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:28 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:27:28 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:28 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:27:29 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:29 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:27:30 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:30 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:31 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:27:31 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:32 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:27:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:27:34 on Nov 22,2025, Elapsed time: 0:00:57
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:27:34 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft7vi1ti".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7vi1ti
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:29:03 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:29:04 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:29:05 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:05 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:06 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:29:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:29:09 on Nov 22,2025, Elapsed time: 0:01:35
# Errors: 7, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:29:09 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftt4x871".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt4x871
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:14 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:30:14 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:30:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:15 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:30:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:16 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:30:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:19 on Nov 22,2025, Elapsed time: 0:01:10
# Errors: 12, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:30:19 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftc0655j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0655j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:54 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:30:54 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:54 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:30:54 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:54 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:30:54 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:54 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:30:55 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:55 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:30:56 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:56 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:57 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:30:57 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:30:58 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:58 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:30:59 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:59 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:30:59 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:31:01 on Nov 22,2025, Elapsed time: 0:00:42
# Errors: 12, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:31:01 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftqqvert".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqvert
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/dataMemory/mem
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:20 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:34:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:21 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:34:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:34:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:22 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:34:23 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:23 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:34:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:23 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:34:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:23 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:34:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:23 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:34:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:23 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:24 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:34:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:34:26 on Nov 22,2025, Elapsed time: 0:03:25
# Errors: 8, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:34:26 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftnfjerx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnfjerx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/negative
add wave -position end  sim:/pipelined_testbench/dut/overflow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/ALUz
add wave -position end  sim:/pipelined_testbench/dut/ALUo
add wave -position end  sim:/pipelined_testbench/dut/ALUn
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:54:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:40 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:41 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:54:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:54:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:54:43 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:43 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:54:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:54:48 on Nov 22,2025, Elapsed time: 0:20:22
# Errors: 9, Warnings: 5
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:54:48 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftfnr496".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfnr496
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:06 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:57:07 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:57:08 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:08 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:57:09 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:09 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:10 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:57:10 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:13 on Nov 22,2025, Elapsed time: 0:02:25
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:57:13 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft9x1a72".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9x1a72
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:59:40 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:40 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:41 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:59:41 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:59:42 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:42 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:43 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 14:59:43 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:59:46 on Nov 22,2025, Elapsed time: 0:02:33
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 14:59:46 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft162b73".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft162b73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/Da
add wave -position end  sim:/pipelined_testbench/dut/Db
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:13:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:13:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:13:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 15:13:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:13:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:23 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 15:13:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:24 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 15:13:25 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:25 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 15:13:26 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:26 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 15:13:26 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:13:32 on Nov 22,2025, Elapsed time: 0:13:46
# Errors: 0, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 15:13:33 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftg78r5z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg78r5z
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 15:14:19 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 15:14:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 15:14:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:21 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:22 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 15:14:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:32 on Nov 22,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 15:14:32 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftj9t7q2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj9t7q2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 2030 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/Imm
add wave -position end  sim:/pipelined_testbench/dut/Imm_EX
add wave -position end  sim:/pipelined_testbench/dut/RegWrite_ID
add wave -position end  sim:/pipelined_testbench/dut/RegWrite_EX
add wave -position end  sim:/pipelined_testbench/dut/RegWrite_MEM
add wave -position end  sim:/pipelined_testbench/dut/Da
add wave -position end  sim:/pipelined_testbench/dut/Da_forward
add wave -position end  sim:/pipelined_testbench/dut/Da_EX
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:15 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:21:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:15 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:21:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:15 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:21:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:15 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 15:21:15 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:15 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 15:21:16 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:16 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 15:21:17 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:18 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 15:21:18 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:20 on Nov 22,2025, Elapsed time: 0:06:48
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 15:21:20 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftg22870".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg22870
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/ALU/result
add wave -position end  sim:/pipelined_testbench/dut/WriteData_WR
add wave -position 17  sim:/pipelined_testbench/dut/ALUResult_EX
add wave -position 18  sim:/pipelined_testbench/dut/WriteData
add wave -position 18  sim:/pipelined_testbench/dut/ALUResult_MEM
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do rerun.do
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/RegWrite_WR
add wave -position end  sim:/pipelined_testbench/dut/ALU/A
add wave -position end  sim:/pipelined_testbench/dut/ALU/B
restart -f
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 15:30:32 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:32 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:30:33 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:33 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 15:30:34 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:34 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:35 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 15:30:35 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:38 on Nov 22,2025, Elapsed time: 0:09:18
# Errors: 0, Warnings: 5
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 15:30:38 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftqmnbxn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqmnbxn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:20 on Nov 22,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:33:20 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 15:33:21 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:21 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 15:33:22 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:22 on Nov 22,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 15:33:23 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:23 on Nov 22,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 15:33:24 on Nov 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:24 on Nov 22,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 15:33:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:24 on Nov 22,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 15:33:24 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:26 on Nov 22,2025, Elapsed time: 0:02:48
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 15:33:26 on Nov 22,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12639 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftwrwasw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwrwasw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
# End time: 15:33:54 on Nov 22,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 3
