// Seed: 1978812011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_23 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout reg id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wand id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_14,
      id_6,
      id_20,
      id_14,
      id_9,
      id_20
  );
  output wire id_1;
  logic id_21;
  ;
  wire id_22;
  ;
  assign id_7 = 1;
  logic id_23;
  always @(-1 or id_12 ^ 1) begin : LABEL_0
    assume #1  (id_13 - -1) $unsigned(82);
    ;
    id_18 <= -1;
  end
  assign id_23 = -1 + 1;
endmodule
