..
   Copyright (c) 2022 OpenHW Group
   
   Licensed under the Solderpad Hardware Licence, Version 2.1 (the "License");
   you may not use this file except in compliance with the License.
   You may obtain a copy of the License at
  
   https://solderpad.org/licenses/SHL-2.1/
  
   Unless required by applicable law or agreed to in writing, software
   distributed under the License is distributed on an "AS IS" BASIS,
   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   See the License for the specific language governing permissions and
   limitations under the License.
  
   SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

======================
CORE-V-MCU User Manual
======================

..  toctree::
    :caption: CORE-V-MCU Introduction:
    :maxdepth: 1

    doc-src/overview.md
    doc-src/terminology.md
    doc-src/open-source-development-at-openhw.md
    doc-src/high_level_architecture.rst
    doc-src/device_characteristics.md
    doc-src/package_information.md
    doc-src/integration.rst
    doc-src/io_assignment_tables.rst
    doc-src/startup.md
    doc-src/mmap.rst
    doc-src/interrupts.md
    doc-src/clock_domains.md
    doc-src/debug_approach.md
    doc-src/evaluation_kits.md
    doc-src/software_support.md


..  toctree::
    :caption: CORE-V-MCU Bus Fabrics:
    :maxdepth: 1
    :glob:

    doc-src/l2_tcdm_interconnect.rst
    doc-src/apb_peripheral_interconnect.rst


..  toctree::
    :caption: CORE-V-MCU Subsystems:
    :maxdepth: 1
    :glob:

    doc-src/fabric_control_subsystem.rst
    doc-src/udma_subsystem.rst
    doc-src/efpga_subsystem.md


..  toctree::
    :caption: Subsystem CSRs:
    :maxdepth: 1
    :glob:

    doc-src/csr-docs/udma_ctrl_reg_defs.md
    doc-src/csr-docs/efpga_template_reg_defs.md


..  toctree::
    :caption: CORE-V-MCU IP Blocks:
    :maxdepth: 1
    :glob:

    doc-src/ip-blocks/apb_adv_timer.md
    doc-src/ip-blocks/apb_soc_ctrl.rst
    doc-src/ip-blocks/apb_fll_if.md
    doc-src/ip-blocks/apb_gpio.md
    doc-src/ip-blocks/apb_timer.md
    doc-src/ip-blocks/apb_i2cs.md
    doc-src/ip-blocks/apb_event_cntrl.rst
    doc-src/ip-blocks/udma_cam.md
    doc-src/ip-blocks/udma_i2cm.md
    doc-src/ip-blocks/udma_sdio.md
    doc-src/ip-blocks/udma_qspim.rst
    doc-src/ip-blocks/udma_uart.md


..  toctree::
    :caption: IP Block CSRs:
    :maxdepth: 1
    :glob:

    doc-src/csr-docs/apb_adv_timer_reg_defs.md
    doc-src/csr-docs/apb_soc_ctrl_reg_defs.md
    doc-src/csr-docs/apb_fll_if_reg_defs.md
    doc-src/csr-docs/apb_gpio_reg_defs.md
    doc-src/csr-docs/apb_timer_unit_reg_defs.md
    doc-src/csr-docs/apb_i2cs_reg_defs.md
    doc-src/csr-docs/apb_event_cntrl_reg_defs.md
    doc-src/csr-docs/udma_camera_reg_defs.md
    doc-src/csr-docs/udma_i2cm_reg_defs.md
    doc-src/csr-docs/udma_sdio_reg_defs.md
    doc-src/csr-docs/udma_qspi_reg_defs.md
    doc-src/csr-docs/udma_uart_reg_defs.md

