// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv2d_64_window_stream_dout,
        conv2d_64_window_stream_num_data_valid,
        conv2d_64_window_stream_fifo_cap,
        conv2d_64_window_stream_empty_n,
        conv2d_64_window_stream_read,
        conv2d_64_padded_window_stream_30_din,
        conv2d_64_padded_window_stream_30_num_data_valid,
        conv2d_64_padded_window_stream_30_fifo_cap,
        conv2d_64_padded_window_stream_30_full_n,
        conv2d_64_padded_window_stream_30_write,
        conv2d_64_padded_window_stream_29_din,
        conv2d_64_padded_window_stream_29_num_data_valid,
        conv2d_64_padded_window_stream_29_fifo_cap,
        conv2d_64_padded_window_stream_29_full_n,
        conv2d_64_padded_window_stream_29_write,
        conv2d_64_padded_window_stream_28_din,
        conv2d_64_padded_window_stream_28_num_data_valid,
        conv2d_64_padded_window_stream_28_fifo_cap,
        conv2d_64_padded_window_stream_28_full_n,
        conv2d_64_padded_window_stream_28_write,
        conv2d_64_padded_window_stream_27_din,
        conv2d_64_padded_window_stream_27_num_data_valid,
        conv2d_64_padded_window_stream_27_fifo_cap,
        conv2d_64_padded_window_stream_27_full_n,
        conv2d_64_padded_window_stream_27_write,
        conv2d_64_padded_window_stream_26_din,
        conv2d_64_padded_window_stream_26_num_data_valid,
        conv2d_64_padded_window_stream_26_fifo_cap,
        conv2d_64_padded_window_stream_26_full_n,
        conv2d_64_padded_window_stream_26_write,
        conv2d_64_padded_window_stream_25_din,
        conv2d_64_padded_window_stream_25_num_data_valid,
        conv2d_64_padded_window_stream_25_fifo_cap,
        conv2d_64_padded_window_stream_25_full_n,
        conv2d_64_padded_window_stream_25_write,
        conv2d_64_padded_window_stream_24_din,
        conv2d_64_padded_window_stream_24_num_data_valid,
        conv2d_64_padded_window_stream_24_fifo_cap,
        conv2d_64_padded_window_stream_24_full_n,
        conv2d_64_padded_window_stream_24_write,
        conv2d_64_padded_window_stream_23_din,
        conv2d_64_padded_window_stream_23_num_data_valid,
        conv2d_64_padded_window_stream_23_fifo_cap,
        conv2d_64_padded_window_stream_23_full_n,
        conv2d_64_padded_window_stream_23_write,
        conv2d_64_padded_window_stream_22_din,
        conv2d_64_padded_window_stream_22_num_data_valid,
        conv2d_64_padded_window_stream_22_fifo_cap,
        conv2d_64_padded_window_stream_22_full_n,
        conv2d_64_padded_window_stream_22_write,
        conv2d_64_padded_window_stream_21_din,
        conv2d_64_padded_window_stream_21_num_data_valid,
        conv2d_64_padded_window_stream_21_fifo_cap,
        conv2d_64_padded_window_stream_21_full_n,
        conv2d_64_padded_window_stream_21_write,
        conv2d_64_padded_window_stream_20_din,
        conv2d_64_padded_window_stream_20_num_data_valid,
        conv2d_64_padded_window_stream_20_fifo_cap,
        conv2d_64_padded_window_stream_20_full_n,
        conv2d_64_padded_window_stream_20_write,
        conv2d_64_padded_window_stream_19_din,
        conv2d_64_padded_window_stream_19_num_data_valid,
        conv2d_64_padded_window_stream_19_fifo_cap,
        conv2d_64_padded_window_stream_19_full_n,
        conv2d_64_padded_window_stream_19_write,
        conv2d_64_padded_window_stream_18_din,
        conv2d_64_padded_window_stream_18_num_data_valid,
        conv2d_64_padded_window_stream_18_fifo_cap,
        conv2d_64_padded_window_stream_18_full_n,
        conv2d_64_padded_window_stream_18_write,
        conv2d_64_padded_window_stream_17_din,
        conv2d_64_padded_window_stream_17_num_data_valid,
        conv2d_64_padded_window_stream_17_fifo_cap,
        conv2d_64_padded_window_stream_17_full_n,
        conv2d_64_padded_window_stream_17_write,
        conv2d_64_padded_window_stream_16_din,
        conv2d_64_padded_window_stream_16_num_data_valid,
        conv2d_64_padded_window_stream_16_fifo_cap,
        conv2d_64_padded_window_stream_16_full_n,
        conv2d_64_padded_window_stream_16_write,
        conv2d_64_padded_window_stream_15_din,
        conv2d_64_padded_window_stream_15_num_data_valid,
        conv2d_64_padded_window_stream_15_fifo_cap,
        conv2d_64_padded_window_stream_15_full_n,
        conv2d_64_padded_window_stream_15_write,
        conv2d_64_padded_window_stream_14_din,
        conv2d_64_padded_window_stream_14_num_data_valid,
        conv2d_64_padded_window_stream_14_fifo_cap,
        conv2d_64_padded_window_stream_14_full_n,
        conv2d_64_padded_window_stream_14_write,
        conv2d_64_padded_window_stream_13_din,
        conv2d_64_padded_window_stream_13_num_data_valid,
        conv2d_64_padded_window_stream_13_fifo_cap,
        conv2d_64_padded_window_stream_13_full_n,
        conv2d_64_padded_window_stream_13_write,
        conv2d_64_padded_window_stream_12_din,
        conv2d_64_padded_window_stream_12_num_data_valid,
        conv2d_64_padded_window_stream_12_fifo_cap,
        conv2d_64_padded_window_stream_12_full_n,
        conv2d_64_padded_window_stream_12_write,
        conv2d_64_padded_window_stream_11_din,
        conv2d_64_padded_window_stream_11_num_data_valid,
        conv2d_64_padded_window_stream_11_fifo_cap,
        conv2d_64_padded_window_stream_11_full_n,
        conv2d_64_padded_window_stream_11_write,
        conv2d_64_padded_window_stream_10_din,
        conv2d_64_padded_window_stream_10_num_data_valid,
        conv2d_64_padded_window_stream_10_fifo_cap,
        conv2d_64_padded_window_stream_10_full_n,
        conv2d_64_padded_window_stream_10_write,
        conv2d_64_padded_window_stream_9_din,
        conv2d_64_padded_window_stream_9_num_data_valid,
        conv2d_64_padded_window_stream_9_fifo_cap,
        conv2d_64_padded_window_stream_9_full_n,
        conv2d_64_padded_window_stream_9_write,
        conv2d_64_padded_window_stream_8_din,
        conv2d_64_padded_window_stream_8_num_data_valid,
        conv2d_64_padded_window_stream_8_fifo_cap,
        conv2d_64_padded_window_stream_8_full_n,
        conv2d_64_padded_window_stream_8_write,
        conv2d_64_padded_window_stream_7_din,
        conv2d_64_padded_window_stream_7_num_data_valid,
        conv2d_64_padded_window_stream_7_fifo_cap,
        conv2d_64_padded_window_stream_7_full_n,
        conv2d_64_padded_window_stream_7_write,
        conv2d_64_padded_window_stream_6_din,
        conv2d_64_padded_window_stream_6_num_data_valid,
        conv2d_64_padded_window_stream_6_fifo_cap,
        conv2d_64_padded_window_stream_6_full_n,
        conv2d_64_padded_window_stream_6_write,
        conv2d_64_padded_window_stream_5_din,
        conv2d_64_padded_window_stream_5_num_data_valid,
        conv2d_64_padded_window_stream_5_fifo_cap,
        conv2d_64_padded_window_stream_5_full_n,
        conv2d_64_padded_window_stream_5_write,
        conv2d_64_padded_window_stream_4_din,
        conv2d_64_padded_window_stream_4_num_data_valid,
        conv2d_64_padded_window_stream_4_fifo_cap,
        conv2d_64_padded_window_stream_4_full_n,
        conv2d_64_padded_window_stream_4_write,
        conv2d_64_padded_window_stream_3_din,
        conv2d_64_padded_window_stream_3_num_data_valid,
        conv2d_64_padded_window_stream_3_fifo_cap,
        conv2d_64_padded_window_stream_3_full_n,
        conv2d_64_padded_window_stream_3_write,
        conv2d_64_padded_window_stream_2_din,
        conv2d_64_padded_window_stream_2_num_data_valid,
        conv2d_64_padded_window_stream_2_fifo_cap,
        conv2d_64_padded_window_stream_2_full_n,
        conv2d_64_padded_window_stream_2_write,
        conv2d_64_padded_window_stream_1_din,
        conv2d_64_padded_window_stream_1_num_data_valid,
        conv2d_64_padded_window_stream_1_fifo_cap,
        conv2d_64_padded_window_stream_1_full_n,
        conv2d_64_padded_window_stream_1_write,
        conv2d_64_padded_window_stream_0_din,
        conv2d_64_padded_window_stream_0_num_data_valid,
        conv2d_64_padded_window_stream_0_fifo_cap,
        conv2d_64_padded_window_stream_0_full_n,
        conv2d_64_padded_window_stream_0_write,
        conv2d_64_padded_window_stream_31_din,
        conv2d_64_padded_window_stream_31_num_data_valid,
        conv2d_64_padded_window_stream_31_fifo_cap,
        conv2d_64_padded_window_stream_31_full_n,
        conv2d_64_padded_window_stream_31_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [287:0] conv2d_64_window_stream_dout;
input  [2:0] conv2d_64_window_stream_num_data_valid;
input  [2:0] conv2d_64_window_stream_fifo_cap;
input   conv2d_64_window_stream_empty_n;
output   conv2d_64_window_stream_read;
output  [287:0] conv2d_64_padded_window_stream_30_din;
input  [2:0] conv2d_64_padded_window_stream_30_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_30_fifo_cap;
input   conv2d_64_padded_window_stream_30_full_n;
output   conv2d_64_padded_window_stream_30_write;
output  [287:0] conv2d_64_padded_window_stream_29_din;
input  [2:0] conv2d_64_padded_window_stream_29_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_29_fifo_cap;
input   conv2d_64_padded_window_stream_29_full_n;
output   conv2d_64_padded_window_stream_29_write;
output  [287:0] conv2d_64_padded_window_stream_28_din;
input  [2:0] conv2d_64_padded_window_stream_28_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_28_fifo_cap;
input   conv2d_64_padded_window_stream_28_full_n;
output   conv2d_64_padded_window_stream_28_write;
output  [287:0] conv2d_64_padded_window_stream_27_din;
input  [2:0] conv2d_64_padded_window_stream_27_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_27_fifo_cap;
input   conv2d_64_padded_window_stream_27_full_n;
output   conv2d_64_padded_window_stream_27_write;
output  [287:0] conv2d_64_padded_window_stream_26_din;
input  [2:0] conv2d_64_padded_window_stream_26_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_26_fifo_cap;
input   conv2d_64_padded_window_stream_26_full_n;
output   conv2d_64_padded_window_stream_26_write;
output  [287:0] conv2d_64_padded_window_stream_25_din;
input  [2:0] conv2d_64_padded_window_stream_25_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_25_fifo_cap;
input   conv2d_64_padded_window_stream_25_full_n;
output   conv2d_64_padded_window_stream_25_write;
output  [287:0] conv2d_64_padded_window_stream_24_din;
input  [2:0] conv2d_64_padded_window_stream_24_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_24_fifo_cap;
input   conv2d_64_padded_window_stream_24_full_n;
output   conv2d_64_padded_window_stream_24_write;
output  [287:0] conv2d_64_padded_window_stream_23_din;
input  [2:0] conv2d_64_padded_window_stream_23_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_23_fifo_cap;
input   conv2d_64_padded_window_stream_23_full_n;
output   conv2d_64_padded_window_stream_23_write;
output  [287:0] conv2d_64_padded_window_stream_22_din;
input  [2:0] conv2d_64_padded_window_stream_22_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_22_fifo_cap;
input   conv2d_64_padded_window_stream_22_full_n;
output   conv2d_64_padded_window_stream_22_write;
output  [287:0] conv2d_64_padded_window_stream_21_din;
input  [2:0] conv2d_64_padded_window_stream_21_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_21_fifo_cap;
input   conv2d_64_padded_window_stream_21_full_n;
output   conv2d_64_padded_window_stream_21_write;
output  [287:0] conv2d_64_padded_window_stream_20_din;
input  [2:0] conv2d_64_padded_window_stream_20_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_20_fifo_cap;
input   conv2d_64_padded_window_stream_20_full_n;
output   conv2d_64_padded_window_stream_20_write;
output  [287:0] conv2d_64_padded_window_stream_19_din;
input  [2:0] conv2d_64_padded_window_stream_19_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_19_fifo_cap;
input   conv2d_64_padded_window_stream_19_full_n;
output   conv2d_64_padded_window_stream_19_write;
output  [287:0] conv2d_64_padded_window_stream_18_din;
input  [2:0] conv2d_64_padded_window_stream_18_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_18_fifo_cap;
input   conv2d_64_padded_window_stream_18_full_n;
output   conv2d_64_padded_window_stream_18_write;
output  [287:0] conv2d_64_padded_window_stream_17_din;
input  [2:0] conv2d_64_padded_window_stream_17_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_17_fifo_cap;
input   conv2d_64_padded_window_stream_17_full_n;
output   conv2d_64_padded_window_stream_17_write;
output  [287:0] conv2d_64_padded_window_stream_16_din;
input  [2:0] conv2d_64_padded_window_stream_16_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_16_fifo_cap;
input   conv2d_64_padded_window_stream_16_full_n;
output   conv2d_64_padded_window_stream_16_write;
output  [287:0] conv2d_64_padded_window_stream_15_din;
input  [2:0] conv2d_64_padded_window_stream_15_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_15_fifo_cap;
input   conv2d_64_padded_window_stream_15_full_n;
output   conv2d_64_padded_window_stream_15_write;
output  [287:0] conv2d_64_padded_window_stream_14_din;
input  [2:0] conv2d_64_padded_window_stream_14_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_14_fifo_cap;
input   conv2d_64_padded_window_stream_14_full_n;
output   conv2d_64_padded_window_stream_14_write;
output  [287:0] conv2d_64_padded_window_stream_13_din;
input  [2:0] conv2d_64_padded_window_stream_13_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_13_fifo_cap;
input   conv2d_64_padded_window_stream_13_full_n;
output   conv2d_64_padded_window_stream_13_write;
output  [287:0] conv2d_64_padded_window_stream_12_din;
input  [2:0] conv2d_64_padded_window_stream_12_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_12_fifo_cap;
input   conv2d_64_padded_window_stream_12_full_n;
output   conv2d_64_padded_window_stream_12_write;
output  [287:0] conv2d_64_padded_window_stream_11_din;
input  [2:0] conv2d_64_padded_window_stream_11_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_11_fifo_cap;
input   conv2d_64_padded_window_stream_11_full_n;
output   conv2d_64_padded_window_stream_11_write;
output  [287:0] conv2d_64_padded_window_stream_10_din;
input  [2:0] conv2d_64_padded_window_stream_10_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_10_fifo_cap;
input   conv2d_64_padded_window_stream_10_full_n;
output   conv2d_64_padded_window_stream_10_write;
output  [287:0] conv2d_64_padded_window_stream_9_din;
input  [2:0] conv2d_64_padded_window_stream_9_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_9_fifo_cap;
input   conv2d_64_padded_window_stream_9_full_n;
output   conv2d_64_padded_window_stream_9_write;
output  [287:0] conv2d_64_padded_window_stream_8_din;
input  [2:0] conv2d_64_padded_window_stream_8_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_8_fifo_cap;
input   conv2d_64_padded_window_stream_8_full_n;
output   conv2d_64_padded_window_stream_8_write;
output  [287:0] conv2d_64_padded_window_stream_7_din;
input  [2:0] conv2d_64_padded_window_stream_7_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_7_fifo_cap;
input   conv2d_64_padded_window_stream_7_full_n;
output   conv2d_64_padded_window_stream_7_write;
output  [287:0] conv2d_64_padded_window_stream_6_din;
input  [2:0] conv2d_64_padded_window_stream_6_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_6_fifo_cap;
input   conv2d_64_padded_window_stream_6_full_n;
output   conv2d_64_padded_window_stream_6_write;
output  [287:0] conv2d_64_padded_window_stream_5_din;
input  [2:0] conv2d_64_padded_window_stream_5_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_5_fifo_cap;
input   conv2d_64_padded_window_stream_5_full_n;
output   conv2d_64_padded_window_stream_5_write;
output  [287:0] conv2d_64_padded_window_stream_4_din;
input  [2:0] conv2d_64_padded_window_stream_4_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_4_fifo_cap;
input   conv2d_64_padded_window_stream_4_full_n;
output   conv2d_64_padded_window_stream_4_write;
output  [287:0] conv2d_64_padded_window_stream_3_din;
input  [2:0] conv2d_64_padded_window_stream_3_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_3_fifo_cap;
input   conv2d_64_padded_window_stream_3_full_n;
output   conv2d_64_padded_window_stream_3_write;
output  [287:0] conv2d_64_padded_window_stream_2_din;
input  [2:0] conv2d_64_padded_window_stream_2_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_2_fifo_cap;
input   conv2d_64_padded_window_stream_2_full_n;
output   conv2d_64_padded_window_stream_2_write;
output  [287:0] conv2d_64_padded_window_stream_1_din;
input  [2:0] conv2d_64_padded_window_stream_1_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_1_fifo_cap;
input   conv2d_64_padded_window_stream_1_full_n;
output   conv2d_64_padded_window_stream_1_write;
output  [287:0] conv2d_64_padded_window_stream_0_din;
input  [2:0] conv2d_64_padded_window_stream_0_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_0_fifo_cap;
input   conv2d_64_padded_window_stream_0_full_n;
output   conv2d_64_padded_window_stream_0_write;
output  [287:0] conv2d_64_padded_window_stream_31_din;
input  [2:0] conv2d_64_padded_window_stream_31_num_data_valid;
input  [2:0] conv2d_64_padded_window_stream_31_fifo_cap;
input   conv2d_64_padded_window_stream_31_full_n;
output   conv2d_64_padded_window_stream_31_write;
output   start_out;
output   start_write;

reg ap_idle;
reg conv2d_64_window_stream_read;
reg conv2d_64_padded_window_stream_30_write;
reg conv2d_64_padded_window_stream_29_write;
reg conv2d_64_padded_window_stream_28_write;
reg conv2d_64_padded_window_stream_27_write;
reg conv2d_64_padded_window_stream_26_write;
reg conv2d_64_padded_window_stream_25_write;
reg conv2d_64_padded_window_stream_24_write;
reg conv2d_64_padded_window_stream_23_write;
reg conv2d_64_padded_window_stream_22_write;
reg conv2d_64_padded_window_stream_21_write;
reg conv2d_64_padded_window_stream_20_write;
reg conv2d_64_padded_window_stream_19_write;
reg conv2d_64_padded_window_stream_18_write;
reg conv2d_64_padded_window_stream_17_write;
reg conv2d_64_padded_window_stream_16_write;
reg conv2d_64_padded_window_stream_15_write;
reg conv2d_64_padded_window_stream_14_write;
reg conv2d_64_padded_window_stream_13_write;
reg conv2d_64_padded_window_stream_12_write;
reg conv2d_64_padded_window_stream_11_write;
reg conv2d_64_padded_window_stream_10_write;
reg conv2d_64_padded_window_stream_9_write;
reg conv2d_64_padded_window_stream_8_write;
reg conv2d_64_padded_window_stream_7_write;
reg conv2d_64_padded_window_stream_6_write;
reg conv2d_64_padded_window_stream_5_write;
reg conv2d_64_padded_window_stream_4_write;
reg conv2d_64_padded_window_stream_3_write;
reg conv2d_64_padded_window_stream_2_write;
reg conv2d_64_padded_window_stream_1_write;
reg conv2d_64_padded_window_stream_0_write;
reg conv2d_64_padded_window_stream_31_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [4:0] trunc_ln174_reg_2945;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln246_fu_592_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv2d_64_window_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    conv2d_64_padded_window_stream_0_blk_n;
reg    conv2d_64_padded_window_stream_1_blk_n;
reg    conv2d_64_padded_window_stream_2_blk_n;
reg    conv2d_64_padded_window_stream_3_blk_n;
reg    conv2d_64_padded_window_stream_4_blk_n;
reg    conv2d_64_padded_window_stream_5_blk_n;
reg    conv2d_64_padded_window_stream_6_blk_n;
reg    conv2d_64_padded_window_stream_7_blk_n;
reg    conv2d_64_padded_window_stream_8_blk_n;
reg    conv2d_64_padded_window_stream_9_blk_n;
reg    conv2d_64_padded_window_stream_10_blk_n;
reg    conv2d_64_padded_window_stream_11_blk_n;
reg    conv2d_64_padded_window_stream_12_blk_n;
reg    conv2d_64_padded_window_stream_13_blk_n;
reg    conv2d_64_padded_window_stream_14_blk_n;
reg    conv2d_64_padded_window_stream_15_blk_n;
reg    conv2d_64_padded_window_stream_16_blk_n;
reg    conv2d_64_padded_window_stream_17_blk_n;
reg    conv2d_64_padded_window_stream_18_blk_n;
reg    conv2d_64_padded_window_stream_19_blk_n;
reg    conv2d_64_padded_window_stream_20_blk_n;
reg    conv2d_64_padded_window_stream_21_blk_n;
reg    conv2d_64_padded_window_stream_22_blk_n;
reg    conv2d_64_padded_window_stream_23_blk_n;
reg    conv2d_64_padded_window_stream_24_blk_n;
reg    conv2d_64_padded_window_stream_25_blk_n;
reg    conv2d_64_padded_window_stream_26_blk_n;
reg    conv2d_64_padded_window_stream_27_blk_n;
reg    conv2d_64_padded_window_stream_28_blk_n;
reg    conv2d_64_padded_window_stream_29_blk_n;
reg    conv2d_64_padded_window_stream_30_blk_n;
reg    conv2d_64_padded_window_stream_31_blk_n;
wire   [0:0] icmp_ln257_fu_550_p2;
reg   [0:0] icmp_ln257_reg_2868;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] or_ln257_fu_556_p2;
reg   [0:0] or_ln257_reg_2873;
wire   [0:0] icmp_ln257_1_fu_568_p2;
reg   [0:0] icmp_ln257_1_reg_2878;
wire   [0:0] or_ln257_2_fu_580_p2;
reg   [0:0] or_ln257_2_reg_2883;
wire   [0:0] icmp_ln247_fu_610_p2;
reg   [0:0] icmp_ln247_reg_2891;
wire   [0:0] select_ln246_1_fu_640_p3;
reg   [0:0] select_ln246_1_reg_2898;
wire   [0:0] select_ln246_2_fu_660_p3;
reg   [0:0] select_ln246_2_reg_2904;
wire   [0:0] xor_ln246_fu_668_p2;
reg   [0:0] xor_ln246_reg_2910;
wire   [0:0] and_ln246_1_fu_696_p2;
reg   [0:0] and_ln246_1_reg_2915;
wire   [0:0] icmp_ln257_2_fu_740_p2;
reg   [0:0] icmp_ln257_2_reg_2923;
wire   [0:0] icmp_ln257_3_fu_752_p2;
reg   [0:0] icmp_ln257_3_reg_2930;
wire   [0:0] select_ln247_4_fu_764_p3;
reg   [0:0] select_ln247_4_reg_2935;
wire   [0:0] select_ln247_6_fu_778_p3;
reg   [0:0] select_ln247_6_reg_2940;
wire   [4:0] trunc_ln174_fu_794_p1;
reg   [5:0] channel_fu_228;
wire   [5:0] add_ln248_fu_801_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_channel_load;
reg   [3:0] in_x_fu_232;
wire   [3:0] select_ln247_7_fu_786_p3;
reg   [3:0] ap_sig_allocacmp_in_x_1;
reg   [9:0] indvar_flatten_fu_236;
wire   [9:0] select_ln247_8_fu_813_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load_1;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [3:0] in_y_fu_240;
wire   [3:0] select_ln246_5_fu_702_p3;
reg   [3:0] ap_sig_allocacmp_in_y_1;
reg   [12:0] indvar_flatten38_fu_244;
wire   [12:0] add_ln246_fu_598_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten38_load;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] in_y_cast_fu_512_p1;
wire   [4:0] empty_fu_516_p2;
wire   [3:0] empty_152_fu_528_p2;
wire   [4:0] zext_ln257_fu_540_p1;
wire   [4:0] add_ln257_fu_544_p2;
wire   [0:0] empty_151_fu_522_p2;
wire   [3:0] add_ln257_1_fu_562_p2;
wire   [0:0] empty_153_fu_534_p2;
wire   [4:0] in_y_cast_mid1_fu_624_p1;
wire   [4:0] p_mid1_fu_628_p2;
wire   [0:0] p_mid112_fu_634_p2;
wire   [3:0] p_mid114_fu_648_p2;
wire   [0:0] p_mid116_fu_654_p2;
wire   [0:0] or_ln257_1_fu_574_p2;
wire   [0:0] or_ln257_3_fu_586_p2;
wire   [0:0] icmp_ln248_fu_690_p2;
wire   [3:0] select_ln246_fu_616_p3;
wire   [0:0] or_ln247_fu_716_p2;
wire   [3:0] add_ln257_2_fu_710_p2;
wire   [4:0] zext_ln257_1_fu_730_p1;
wire   [4:0] add_ln257_3_fu_734_p2;
wire   [3:0] add_ln257_4_fu_746_p2;
wire   [0:0] or_ln257_5_fu_758_p2;
wire   [0:0] select_ln246_3_fu_674_p3;
wire   [0:0] or_ln257_7_fu_772_p2;
wire   [0:0] select_ln246_4_fu_682_p3;
wire   [5:0] select_ln247_fu_722_p3;
wire   [9:0] add_ln247_fu_807_p2;
wire   [0:0] or_ln246_fu_846_p2;
wire   [0:0] or_ln257_4_fu_868_p2;
wire   [0:0] or_ln246_1_fu_850_p2;
wire   [0:0] and_ln246_fu_854_p2;
wire   [0:0] or_ln257_6_fu_885_p2;
wire   [0:0] or_ln246_2_fu_858_p2;
wire   [31:0] trunc_ln145_fu_896_p1;
wire   [31:0] trunc_ln145_2_fu_900_p4;
wire   [31:0] trunc_ln145_3_fu_910_p4;
wire   [31:0] trunc_ln145_4_fu_920_p4;
wire   [31:0] trunc_ln145_6_fu_940_p4;
wire   [31:0] trunc_ln145_7_fu_950_p4;
wire   [31:0] trunc_ln145_8_fu_960_p4;
wire   [31:0] trunc_ln145_9_fu_970_p4;
wire   [0:0] select_ln247_2_fu_872_p3;
wire   [31:0] bitcast_ln145_fu_980_p1;
wire   [31:0] bitcast_ln145_1_fu_984_p1;
wire   [31:0] bitcast_ln145_2_fu_988_p1;
wire   [0:0] select_ln247_1_fu_862_p3;
wire   [31:0] bitcast_ln145_3_fu_992_p1;
wire   [0:0] select_ln247_3_fu_879_p3;
wire   [31:0] bitcast_ln145_4_fu_996_p1;
wire   [0:0] select_ln247_5_fu_889_p3;
wire   [31:0] bitcast_ln145_5_fu_1000_p1;
wire   [31:0] bitcast_ln145_6_fu_1004_p1;
wire   [31:0] bitcast_ln145_7_fu_1008_p1;
wire   [31:0] select_ln257_fu_1012_p3;
wire   [31:0] select_ln257_1_fu_1020_p3;
wire   [31:0] select_ln257_2_fu_1027_p3;
wire   [31:0] select_ln257_3_fu_1034_p3;
wire   [31:0] select_ln257_4_fu_1042_p3;
wire   [31:0] select_ln257_5_fu_1050_p3;
wire   [31:0] select_ln257_6_fu_1058_p3;
wire   [31:0] select_ln257_7_fu_1065_p3;
wire   [31:0] bitcast_ln174_255_fu_1100_p1;
wire   [31:0] bitcast_ln174_254_fu_1096_p1;
wire   [31:0] bitcast_ln174_253_fu_1092_p1;
wire   [31:0] bitcast_ln174_252_fu_1088_p1;
wire   [31:0] trunc_ln145_5_fu_930_p4;
wire   [31:0] bitcast_ln174_251_fu_1084_p1;
wire   [31:0] bitcast_ln174_250_fu_1080_p1;
wire   [31:0] bitcast_ln174_249_fu_1076_p1;
wire   [31:0] bitcast_ln174_248_fu_1072_p1;
wire   [31:0] bitcast_ln174_247_fu_1155_p1;
wire   [31:0] bitcast_ln174_246_fu_1151_p1;
wire   [31:0] bitcast_ln174_245_fu_1147_p1;
wire   [31:0] bitcast_ln174_244_fu_1143_p1;
wire   [31:0] bitcast_ln174_243_fu_1139_p1;
wire   [31:0] bitcast_ln174_242_fu_1135_p1;
wire   [31:0] bitcast_ln174_241_fu_1131_p1;
wire   [31:0] bitcast_ln174_240_fu_1127_p1;
wire   [31:0] bitcast_ln174_239_fu_1210_p1;
wire   [31:0] bitcast_ln174_238_fu_1206_p1;
wire   [31:0] bitcast_ln174_237_fu_1202_p1;
wire   [31:0] bitcast_ln174_236_fu_1198_p1;
wire   [31:0] bitcast_ln174_235_fu_1194_p1;
wire   [31:0] bitcast_ln174_234_fu_1190_p1;
wire   [31:0] bitcast_ln174_233_fu_1186_p1;
wire   [31:0] bitcast_ln174_232_fu_1182_p1;
wire   [31:0] bitcast_ln174_231_fu_1265_p1;
wire   [31:0] bitcast_ln174_230_fu_1261_p1;
wire   [31:0] bitcast_ln174_229_fu_1257_p1;
wire   [31:0] bitcast_ln174_228_fu_1253_p1;
wire   [31:0] bitcast_ln174_227_fu_1249_p1;
wire   [31:0] bitcast_ln174_226_fu_1245_p1;
wire   [31:0] bitcast_ln174_225_fu_1241_p1;
wire   [31:0] bitcast_ln174_224_fu_1237_p1;
wire   [31:0] bitcast_ln174_223_fu_1320_p1;
wire   [31:0] bitcast_ln174_222_fu_1316_p1;
wire   [31:0] bitcast_ln174_221_fu_1312_p1;
wire   [31:0] bitcast_ln174_220_fu_1308_p1;
wire   [31:0] bitcast_ln174_219_fu_1304_p1;
wire   [31:0] bitcast_ln174_218_fu_1300_p1;
wire   [31:0] bitcast_ln174_217_fu_1296_p1;
wire   [31:0] bitcast_ln174_216_fu_1292_p1;
wire   [31:0] bitcast_ln174_215_fu_1375_p1;
wire   [31:0] bitcast_ln174_214_fu_1371_p1;
wire   [31:0] bitcast_ln174_213_fu_1367_p1;
wire   [31:0] bitcast_ln174_212_fu_1363_p1;
wire   [31:0] bitcast_ln174_211_fu_1359_p1;
wire   [31:0] bitcast_ln174_210_fu_1355_p1;
wire   [31:0] bitcast_ln174_209_fu_1351_p1;
wire   [31:0] bitcast_ln174_208_fu_1347_p1;
wire   [31:0] bitcast_ln174_207_fu_1430_p1;
wire   [31:0] bitcast_ln174_206_fu_1426_p1;
wire   [31:0] bitcast_ln174_205_fu_1422_p1;
wire   [31:0] bitcast_ln174_204_fu_1418_p1;
wire   [31:0] bitcast_ln174_203_fu_1414_p1;
wire   [31:0] bitcast_ln174_202_fu_1410_p1;
wire   [31:0] bitcast_ln174_201_fu_1406_p1;
wire   [31:0] bitcast_ln174_200_fu_1402_p1;
wire   [31:0] bitcast_ln174_199_fu_1485_p1;
wire   [31:0] bitcast_ln174_198_fu_1481_p1;
wire   [31:0] bitcast_ln174_197_fu_1477_p1;
wire   [31:0] bitcast_ln174_196_fu_1473_p1;
wire   [31:0] bitcast_ln174_195_fu_1469_p1;
wire   [31:0] bitcast_ln174_194_fu_1465_p1;
wire   [31:0] bitcast_ln174_193_fu_1461_p1;
wire   [31:0] bitcast_ln174_192_fu_1457_p1;
wire   [31:0] bitcast_ln174_191_fu_1540_p1;
wire   [31:0] bitcast_ln174_190_fu_1536_p1;
wire   [31:0] bitcast_ln174_189_fu_1532_p1;
wire   [31:0] bitcast_ln174_188_fu_1528_p1;
wire   [31:0] bitcast_ln174_187_fu_1524_p1;
wire   [31:0] bitcast_ln174_186_fu_1520_p1;
wire   [31:0] bitcast_ln174_185_fu_1516_p1;
wire   [31:0] bitcast_ln174_184_fu_1512_p1;
wire   [31:0] bitcast_ln174_183_fu_1595_p1;
wire   [31:0] bitcast_ln174_182_fu_1591_p1;
wire   [31:0] bitcast_ln174_181_fu_1587_p1;
wire   [31:0] bitcast_ln174_180_fu_1583_p1;
wire   [31:0] bitcast_ln174_179_fu_1579_p1;
wire   [31:0] bitcast_ln174_178_fu_1575_p1;
wire   [31:0] bitcast_ln174_177_fu_1571_p1;
wire   [31:0] bitcast_ln174_176_fu_1567_p1;
wire   [31:0] bitcast_ln174_175_fu_1650_p1;
wire   [31:0] bitcast_ln174_174_fu_1646_p1;
wire   [31:0] bitcast_ln174_173_fu_1642_p1;
wire   [31:0] bitcast_ln174_172_fu_1638_p1;
wire   [31:0] bitcast_ln174_171_fu_1634_p1;
wire   [31:0] bitcast_ln174_170_fu_1630_p1;
wire   [31:0] bitcast_ln174_169_fu_1626_p1;
wire   [31:0] bitcast_ln174_168_fu_1622_p1;
wire   [31:0] bitcast_ln174_167_fu_1705_p1;
wire   [31:0] bitcast_ln174_166_fu_1701_p1;
wire   [31:0] bitcast_ln174_165_fu_1697_p1;
wire   [31:0] bitcast_ln174_164_fu_1693_p1;
wire   [31:0] bitcast_ln174_163_fu_1689_p1;
wire   [31:0] bitcast_ln174_162_fu_1685_p1;
wire   [31:0] bitcast_ln174_161_fu_1681_p1;
wire   [31:0] bitcast_ln174_160_fu_1677_p1;
wire   [31:0] bitcast_ln174_159_fu_1760_p1;
wire   [31:0] bitcast_ln174_158_fu_1756_p1;
wire   [31:0] bitcast_ln174_157_fu_1752_p1;
wire   [31:0] bitcast_ln174_156_fu_1748_p1;
wire   [31:0] bitcast_ln174_155_fu_1744_p1;
wire   [31:0] bitcast_ln174_154_fu_1740_p1;
wire   [31:0] bitcast_ln174_153_fu_1736_p1;
wire   [31:0] bitcast_ln174_152_fu_1732_p1;
wire   [31:0] bitcast_ln174_151_fu_1815_p1;
wire   [31:0] bitcast_ln174_150_fu_1811_p1;
wire   [31:0] bitcast_ln174_149_fu_1807_p1;
wire   [31:0] bitcast_ln174_148_fu_1803_p1;
wire   [31:0] bitcast_ln174_147_fu_1799_p1;
wire   [31:0] bitcast_ln174_146_fu_1795_p1;
wire   [31:0] bitcast_ln174_145_fu_1791_p1;
wire   [31:0] bitcast_ln174_144_fu_1787_p1;
wire   [31:0] bitcast_ln174_143_fu_1870_p1;
wire   [31:0] bitcast_ln174_142_fu_1866_p1;
wire   [31:0] bitcast_ln174_141_fu_1862_p1;
wire   [31:0] bitcast_ln174_140_fu_1858_p1;
wire   [31:0] bitcast_ln174_139_fu_1854_p1;
wire   [31:0] bitcast_ln174_138_fu_1850_p1;
wire   [31:0] bitcast_ln174_137_fu_1846_p1;
wire   [31:0] bitcast_ln174_136_fu_1842_p1;
wire   [31:0] bitcast_ln174_135_fu_1925_p1;
wire   [31:0] bitcast_ln174_134_fu_1921_p1;
wire   [31:0] bitcast_ln174_133_fu_1917_p1;
wire   [31:0] bitcast_ln174_132_fu_1913_p1;
wire   [31:0] bitcast_ln174_131_fu_1909_p1;
wire   [31:0] bitcast_ln174_130_fu_1905_p1;
wire   [31:0] bitcast_ln174_129_fu_1901_p1;
wire   [31:0] bitcast_ln174_128_fu_1897_p1;
wire   [31:0] bitcast_ln174_127_fu_1980_p1;
wire   [31:0] bitcast_ln174_126_fu_1976_p1;
wire   [31:0] bitcast_ln174_125_fu_1972_p1;
wire   [31:0] bitcast_ln174_124_fu_1968_p1;
wire   [31:0] bitcast_ln174_123_fu_1964_p1;
wire   [31:0] bitcast_ln174_122_fu_1960_p1;
wire   [31:0] bitcast_ln174_121_fu_1956_p1;
wire   [31:0] bitcast_ln174_120_fu_1952_p1;
wire   [31:0] bitcast_ln174_119_fu_2035_p1;
wire   [31:0] bitcast_ln174_118_fu_2031_p1;
wire   [31:0] bitcast_ln174_117_fu_2027_p1;
wire   [31:0] bitcast_ln174_116_fu_2023_p1;
wire   [31:0] bitcast_ln174_115_fu_2019_p1;
wire   [31:0] bitcast_ln174_114_fu_2015_p1;
wire   [31:0] bitcast_ln174_113_fu_2011_p1;
wire   [31:0] bitcast_ln174_112_fu_2007_p1;
wire   [31:0] bitcast_ln174_111_fu_2090_p1;
wire   [31:0] bitcast_ln174_110_fu_2086_p1;
wire   [31:0] bitcast_ln174_109_fu_2082_p1;
wire   [31:0] bitcast_ln174_108_fu_2078_p1;
wire   [31:0] bitcast_ln174_107_fu_2074_p1;
wire   [31:0] bitcast_ln174_106_fu_2070_p1;
wire   [31:0] bitcast_ln174_105_fu_2066_p1;
wire   [31:0] bitcast_ln174_104_fu_2062_p1;
wire   [31:0] bitcast_ln174_103_fu_2145_p1;
wire   [31:0] bitcast_ln174_102_fu_2141_p1;
wire   [31:0] bitcast_ln174_101_fu_2137_p1;
wire   [31:0] bitcast_ln174_100_fu_2133_p1;
wire   [31:0] bitcast_ln174_99_fu_2129_p1;
wire   [31:0] bitcast_ln174_98_fu_2125_p1;
wire   [31:0] bitcast_ln174_97_fu_2121_p1;
wire   [31:0] bitcast_ln174_96_fu_2117_p1;
wire   [31:0] bitcast_ln174_95_fu_2200_p1;
wire   [31:0] bitcast_ln174_94_fu_2196_p1;
wire   [31:0] bitcast_ln174_93_fu_2192_p1;
wire   [31:0] bitcast_ln174_92_fu_2188_p1;
wire   [31:0] bitcast_ln174_91_fu_2184_p1;
wire   [31:0] bitcast_ln174_90_fu_2180_p1;
wire   [31:0] bitcast_ln174_89_fu_2176_p1;
wire   [31:0] bitcast_ln174_88_fu_2172_p1;
wire   [31:0] bitcast_ln174_87_fu_2255_p1;
wire   [31:0] bitcast_ln174_86_fu_2251_p1;
wire   [31:0] bitcast_ln174_85_fu_2247_p1;
wire   [31:0] bitcast_ln174_84_fu_2243_p1;
wire   [31:0] bitcast_ln174_83_fu_2239_p1;
wire   [31:0] bitcast_ln174_82_fu_2235_p1;
wire   [31:0] bitcast_ln174_81_fu_2231_p1;
wire   [31:0] bitcast_ln174_80_fu_2227_p1;
wire   [31:0] bitcast_ln174_79_fu_2310_p1;
wire   [31:0] bitcast_ln174_78_fu_2306_p1;
wire   [31:0] bitcast_ln174_77_fu_2302_p1;
wire   [31:0] bitcast_ln174_76_fu_2298_p1;
wire   [31:0] bitcast_ln174_75_fu_2294_p1;
wire   [31:0] bitcast_ln174_74_fu_2290_p1;
wire   [31:0] bitcast_ln174_73_fu_2286_p1;
wire   [31:0] bitcast_ln174_72_fu_2282_p1;
wire   [31:0] bitcast_ln174_71_fu_2365_p1;
wire   [31:0] bitcast_ln174_70_fu_2361_p1;
wire   [31:0] bitcast_ln174_69_fu_2357_p1;
wire   [31:0] bitcast_ln174_68_fu_2353_p1;
wire   [31:0] bitcast_ln174_67_fu_2349_p1;
wire   [31:0] bitcast_ln174_66_fu_2345_p1;
wire   [31:0] bitcast_ln174_65_fu_2341_p1;
wire   [31:0] bitcast_ln174_64_fu_2337_p1;
wire   [31:0] bitcast_ln174_63_fu_2420_p1;
wire   [31:0] bitcast_ln174_62_fu_2416_p1;
wire   [31:0] bitcast_ln174_61_fu_2412_p1;
wire   [31:0] bitcast_ln174_60_fu_2408_p1;
wire   [31:0] bitcast_ln174_59_fu_2404_p1;
wire   [31:0] bitcast_ln174_58_fu_2400_p1;
wire   [31:0] bitcast_ln174_57_fu_2396_p1;
wire   [31:0] bitcast_ln174_56_fu_2392_p1;
wire   [31:0] bitcast_ln174_55_fu_2475_p1;
wire   [31:0] bitcast_ln174_54_fu_2471_p1;
wire   [31:0] bitcast_ln174_53_fu_2467_p1;
wire   [31:0] bitcast_ln174_52_fu_2463_p1;
wire   [31:0] bitcast_ln174_51_fu_2459_p1;
wire   [31:0] bitcast_ln174_50_fu_2455_p1;
wire   [31:0] bitcast_ln174_49_fu_2451_p1;
wire   [31:0] bitcast_ln174_48_fu_2447_p1;
wire   [31:0] bitcast_ln174_47_fu_2530_p1;
wire   [31:0] bitcast_ln174_46_fu_2526_p1;
wire   [31:0] bitcast_ln174_45_fu_2522_p1;
wire   [31:0] bitcast_ln174_44_fu_2518_p1;
wire   [31:0] bitcast_ln174_43_fu_2514_p1;
wire   [31:0] bitcast_ln174_42_fu_2510_p1;
wire   [31:0] bitcast_ln174_41_fu_2506_p1;
wire   [31:0] bitcast_ln174_40_fu_2502_p1;
wire   [31:0] bitcast_ln174_39_fu_2585_p1;
wire   [31:0] bitcast_ln174_38_fu_2581_p1;
wire   [31:0] bitcast_ln174_37_fu_2577_p1;
wire   [31:0] bitcast_ln174_36_fu_2573_p1;
wire   [31:0] bitcast_ln174_35_fu_2569_p1;
wire   [31:0] bitcast_ln174_34_fu_2565_p1;
wire   [31:0] bitcast_ln174_33_fu_2561_p1;
wire   [31:0] bitcast_ln174_32_fu_2557_p1;
wire   [31:0] bitcast_ln174_31_fu_2640_p1;
wire   [31:0] bitcast_ln174_30_fu_2636_p1;
wire   [31:0] bitcast_ln174_29_fu_2632_p1;
wire   [31:0] bitcast_ln174_28_fu_2628_p1;
wire   [31:0] bitcast_ln174_27_fu_2624_p1;
wire   [31:0] bitcast_ln174_26_fu_2620_p1;
wire   [31:0] bitcast_ln174_25_fu_2616_p1;
wire   [31:0] bitcast_ln174_24_fu_2612_p1;
wire   [31:0] bitcast_ln174_23_fu_2695_p1;
wire   [31:0] bitcast_ln174_22_fu_2691_p1;
wire   [31:0] bitcast_ln174_21_fu_2687_p1;
wire   [31:0] bitcast_ln174_20_fu_2683_p1;
wire   [31:0] bitcast_ln174_19_fu_2679_p1;
wire   [31:0] bitcast_ln174_18_fu_2675_p1;
wire   [31:0] bitcast_ln174_17_fu_2671_p1;
wire   [31:0] bitcast_ln174_16_fu_2667_p1;
wire   [31:0] bitcast_ln174_15_fu_2750_p1;
wire   [31:0] bitcast_ln174_14_fu_2746_p1;
wire   [31:0] bitcast_ln174_13_fu_2742_p1;
wire   [31:0] bitcast_ln174_12_fu_2738_p1;
wire   [31:0] bitcast_ln174_11_fu_2734_p1;
wire   [31:0] bitcast_ln174_10_fu_2730_p1;
wire   [31:0] bitcast_ln174_9_fu_2726_p1;
wire   [31:0] bitcast_ln174_8_fu_2722_p1;
wire   [31:0] bitcast_ln174_7_fu_2805_p1;
wire   [31:0] bitcast_ln174_6_fu_2801_p1;
wire   [31:0] bitcast_ln174_5_fu_2797_p1;
wire   [31:0] bitcast_ln174_4_fu_2793_p1;
wire   [31:0] bitcast_ln174_3_fu_2789_p1;
wire   [31:0] bitcast_ln174_2_fu_2785_p1;
wire   [31:0] bitcast_ln174_1_fu_2781_p1;
wire   [31:0] bitcast_ln174_fu_2777_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_540;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

accel_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln246_fu_592_p2 == 1'd0)) begin
            channel_fu_228 <= add_ln248_fu_801_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            channel_fu_228 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln246_fu_592_p2 == 1'd0)) begin
            in_x_fu_232 <= select_ln247_7_fu_786_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            in_x_fu_232 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln246_fu_592_p2 == 1'd0)) begin
            in_y_fu_240 <= select_ln246_5_fu_702_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            in_y_fu_240 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln246_fu_592_p2 == 1'd0)) begin
            indvar_flatten38_fu_244 <= add_ln246_fu_598_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten38_fu_244 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln246_fu_592_p2 == 1'd0)) begin
            indvar_flatten_fu_236 <= select_ln247_8_fu_813_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_236 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln246_fu_592_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln246_1_reg_2915 <= and_ln246_1_fu_696_p2;
        icmp_ln247_reg_2891 <= icmp_ln247_fu_610_p2;
        icmp_ln257_2_reg_2923 <= icmp_ln257_2_fu_740_p2;
        icmp_ln257_3_reg_2930 <= icmp_ln257_3_fu_752_p2;
        select_ln246_1_reg_2898 <= select_ln246_1_fu_640_p3;
        select_ln246_2_reg_2904 <= select_ln246_2_fu_660_p3;
        select_ln247_4_reg_2935 <= select_ln247_4_fu_764_p3;
        select_ln247_6_reg_2940 <= select_ln247_6_fu_778_p3;
        trunc_ln174_reg_2945 <= trunc_ln174_fu_794_p1;
        xor_ln246_reg_2910 <= xor_ln246_fu_668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln257_1_reg_2878 <= icmp_ln257_1_fu_568_p2;
        icmp_ln257_reg_2868 <= icmp_ln257_fu_550_p2;
        or_ln257_2_reg_2883 <= or_ln257_2_fu_580_p2;
        or_ln257_reg_2873 <= or_ln257_fu_556_p2;
    end
end

always @ (*) begin
    if (((icmp_ln246_fu_592_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_channel_load = 6'd0;
    end else begin
        ap_sig_allocacmp_channel_load = channel_fu_228;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_in_x_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_in_x_1 = in_x_fu_232;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_in_y_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_in_y_1 = in_y_fu_240;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten38_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten38_load = indvar_flatten38_fu_244;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_236;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load_1 = indvar_flatten_fu_236;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_0_blk_n = conv2d_64_padded_window_stream_0_full_n;
    end else begin
        conv2d_64_padded_window_stream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_0_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd10) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_10_blk_n = conv2d_64_padded_window_stream_10_full_n;
    end else begin
        conv2d_64_padded_window_stream_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_10_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd11) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_11_blk_n = conv2d_64_padded_window_stream_11_full_n;
    end else begin
        conv2d_64_padded_window_stream_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_11_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd12) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_12_blk_n = conv2d_64_padded_window_stream_12_full_n;
    end else begin
        conv2d_64_padded_window_stream_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_12_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd13) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_13_blk_n = conv2d_64_padded_window_stream_13_full_n;
    end else begin
        conv2d_64_padded_window_stream_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_13_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd14) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_14_blk_n = conv2d_64_padded_window_stream_14_full_n;
    end else begin
        conv2d_64_padded_window_stream_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_14_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd15) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_15_blk_n = conv2d_64_padded_window_stream_15_full_n;
    end else begin
        conv2d_64_padded_window_stream_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_15_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd16) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_16_blk_n = conv2d_64_padded_window_stream_16_full_n;
    end else begin
        conv2d_64_padded_window_stream_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_16_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd17) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_17_blk_n = conv2d_64_padded_window_stream_17_full_n;
    end else begin
        conv2d_64_padded_window_stream_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_17_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd18) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_18_blk_n = conv2d_64_padded_window_stream_18_full_n;
    end else begin
        conv2d_64_padded_window_stream_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_18_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd19) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_19_blk_n = conv2d_64_padded_window_stream_19_full_n;
    end else begin
        conv2d_64_padded_window_stream_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_19_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_1_blk_n = conv2d_64_padded_window_stream_1_full_n;
    end else begin
        conv2d_64_padded_window_stream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_1_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd20) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_20_blk_n = conv2d_64_padded_window_stream_20_full_n;
    end else begin
        conv2d_64_padded_window_stream_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_20_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd21) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_21_blk_n = conv2d_64_padded_window_stream_21_full_n;
    end else begin
        conv2d_64_padded_window_stream_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_21_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd22) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_22_blk_n = conv2d_64_padded_window_stream_22_full_n;
    end else begin
        conv2d_64_padded_window_stream_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_22_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd23) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_23_blk_n = conv2d_64_padded_window_stream_23_full_n;
    end else begin
        conv2d_64_padded_window_stream_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_23_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd24) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_24_blk_n = conv2d_64_padded_window_stream_24_full_n;
    end else begin
        conv2d_64_padded_window_stream_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_24_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd25) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_25_blk_n = conv2d_64_padded_window_stream_25_full_n;
    end else begin
        conv2d_64_padded_window_stream_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_25_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd26) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_26_blk_n = conv2d_64_padded_window_stream_26_full_n;
    end else begin
        conv2d_64_padded_window_stream_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_26_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd27) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_27_blk_n = conv2d_64_padded_window_stream_27_full_n;
    end else begin
        conv2d_64_padded_window_stream_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_27_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd28) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_28_blk_n = conv2d_64_padded_window_stream_28_full_n;
    end else begin
        conv2d_64_padded_window_stream_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_28_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd29) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_29_blk_n = conv2d_64_padded_window_stream_29_full_n;
    end else begin
        conv2d_64_padded_window_stream_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_29_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_2_blk_n = conv2d_64_padded_window_stream_2_full_n;
    end else begin
        conv2d_64_padded_window_stream_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_2_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd30) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_30_blk_n = conv2d_64_padded_window_stream_30_full_n;
    end else begin
        conv2d_64_padded_window_stream_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_30_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd31) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_31_blk_n = conv2d_64_padded_window_stream_31_full_n;
    end else begin
        conv2d_64_padded_window_stream_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_31_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_31_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_3_blk_n = conv2d_64_padded_window_stream_3_full_n;
    end else begin
        conv2d_64_padded_window_stream_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_3_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_4_blk_n = conv2d_64_padded_window_stream_4_full_n;
    end else begin
        conv2d_64_padded_window_stream_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_4_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_5_blk_n = conv2d_64_padded_window_stream_5_full_n;
    end else begin
        conv2d_64_padded_window_stream_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_5_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_6_blk_n = conv2d_64_padded_window_stream_6_full_n;
    end else begin
        conv2d_64_padded_window_stream_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_6_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_7_blk_n = conv2d_64_padded_window_stream_7_full_n;
    end else begin
        conv2d_64_padded_window_stream_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_7_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_8_blk_n = conv2d_64_padded_window_stream_8_full_n;
    end else begin
        conv2d_64_padded_window_stream_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_8_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd9) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_9_blk_n = conv2d_64_padded_window_stream_9_full_n;
    end else begin
        conv2d_64_padded_window_stream_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_2945 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_padded_window_stream_9_write = 1'b1;
    end else begin
        conv2d_64_padded_window_stream_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_window_stream_blk_n = conv2d_64_window_stream_empty_n;
    end else begin
        conv2d_64_window_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2d_64_window_stream_read = 1'b1;
    end else begin
        conv2d_64_window_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln246_fu_598_p2 = (ap_sig_allocacmp_indvar_flatten38_load + 13'd1);

assign add_ln247_fu_807_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln248_fu_801_p2 = (select_ln247_fu_722_p3 + 6'd1);

assign add_ln257_1_fu_562_p2 = (ap_sig_allocacmp_in_x_1 + 4'd1);

assign add_ln257_2_fu_710_p2 = (select_ln246_fu_616_p3 + 4'd1);

assign add_ln257_3_fu_734_p2 = (zext_ln257_1_fu_730_p1 + 5'd31);

assign add_ln257_4_fu_746_p2 = (select_ln246_fu_616_p3 + 4'd2);

assign add_ln257_fu_544_p2 = (zext_ln257_fu_540_p1 + 5'd31);

assign and_ln246_1_fu_696_p2 = (xor_ln246_fu_668_p2 & icmp_ln248_fu_690_p2);

assign and_ln246_fu_854_p2 = (xor_ln246_reg_2910 & icmp_ln257_1_reg_2878);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2d_64_window_stream_empty_n == 1'b0) | ((conv2d_64_padded_window_stream_27_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd27)) | ((conv2d_64_padded_window_stream_28_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd28)) | ((conv2d_64_padded_window_stream_29_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd29)) | ((trunc_ln174_reg_2945 == 5'd30) & (conv2d_64_padded_window_stream_30_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd31) & (conv2d_64_padded_window_stream_31_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd0) & (conv2d_64_padded_window_stream_0_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd1) & (conv2d_64_padded_window_stream_1_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd2) & (conv2d_64_padded_window_stream_2_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd3) & (conv2d_64_padded_window_stream_3_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd4) & (conv2d_64_padded_window_stream_4_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd5) & (conv2d_64_padded_window_stream_5_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd6) & (conv2d_64_padded_window_stream_6_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd7) & (conv2d_64_padded_window_stream_7_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd8) & (conv2d_64_padded_window_stream_8_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd9) & (conv2d_64_padded_window_stream_9_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd10) & (conv2d_64_padded_window_stream_10_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd11) & (conv2d_64_padded_window_stream_11_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd12) & (conv2d_64_padded_window_stream_12_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd13) & (conv2d_64_padded_window_stream_13_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd14) & (conv2d_64_padded_window_stream_14_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd15) & (conv2d_64_padded_window_stream_15_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd16) & (conv2d_64_padded_window_stream_16_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd17) & (conv2d_64_padded_window_stream_17_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd18) & (conv2d_64_padded_window_stream_18_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd19) & (conv2d_64_padded_window_stream_19_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd20) & (conv2d_64_padded_window_stream_20_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd21) & (conv2d_64_padded_window_stream_21_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd22) & (conv2d_64_padded_window_stream_22_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd23) & (conv2d_64_padded_window_stream_23_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd24) & (conv2d_64_padded_window_stream_24_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd25) & (conv2d_64_padded_window_stream_25_full_n == 1'b0)) | ((conv2d_64_padded_window_stream_26_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd26)))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2d_64_window_stream_empty_n == 1'b0) | ((conv2d_64_padded_window_stream_27_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd27)) | ((conv2d_64_padded_window_stream_28_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd28)) | ((conv2d_64_padded_window_stream_29_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd29)) | ((trunc_ln174_reg_2945 == 5'd30) & (conv2d_64_padded_window_stream_30_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd31) & (conv2d_64_padded_window_stream_31_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd0) & (conv2d_64_padded_window_stream_0_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd1) & (conv2d_64_padded_window_stream_1_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd2) & (conv2d_64_padded_window_stream_2_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd3) & (conv2d_64_padded_window_stream_3_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd4) & (conv2d_64_padded_window_stream_4_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd5) & (conv2d_64_padded_window_stream_5_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd6) & (conv2d_64_padded_window_stream_6_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd7) & (conv2d_64_padded_window_stream_7_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd8) & (conv2d_64_padded_window_stream_8_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd9) & (conv2d_64_padded_window_stream_9_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd10) & (conv2d_64_padded_window_stream_10_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd11) & (conv2d_64_padded_window_stream_11_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd12) & (conv2d_64_padded_window_stream_12_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd13) & (conv2d_64_padded_window_stream_13_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd14) & (conv2d_64_padded_window_stream_14_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd15) & (conv2d_64_padded_window_stream_15_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd16) & (conv2d_64_padded_window_stream_16_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd17) & (conv2d_64_padded_window_stream_17_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd18) & (conv2d_64_padded_window_stream_18_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd19) & (conv2d_64_padded_window_stream_19_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd20) & (conv2d_64_padded_window_stream_20_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd21) & (conv2d_64_padded_window_stream_21_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd22) & (conv2d_64_padded_window_stream_22_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd23) & (conv2d_64_padded_window_stream_23_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd24) & (conv2d_64_padded_window_stream_24_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd25) & (conv2d_64_padded_window_stream_25_full_n == 1'b0)) | ((conv2d_64_padded_window_stream_26_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd26)))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2d_64_window_stream_empty_n == 1'b0) | ((conv2d_64_padded_window_stream_27_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd27)) | ((conv2d_64_padded_window_stream_28_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd28)) | ((conv2d_64_padded_window_stream_29_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd29)) | ((trunc_ln174_reg_2945 == 5'd30) & (conv2d_64_padded_window_stream_30_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd31) & (conv2d_64_padded_window_stream_31_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd0) & (conv2d_64_padded_window_stream_0_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd1) & (conv2d_64_padded_window_stream_1_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd2) & (conv2d_64_padded_window_stream_2_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd3) & (conv2d_64_padded_window_stream_3_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd4) & (conv2d_64_padded_window_stream_4_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd5) & (conv2d_64_padded_window_stream_5_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd6) & (conv2d_64_padded_window_stream_6_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd7) & (conv2d_64_padded_window_stream_7_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd8) & (conv2d_64_padded_window_stream_8_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd9) & (conv2d_64_padded_window_stream_9_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd10) & (conv2d_64_padded_window_stream_10_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd11) & (conv2d_64_padded_window_stream_11_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd12) & (conv2d_64_padded_window_stream_12_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd13) & (conv2d_64_padded_window_stream_13_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd14) & (conv2d_64_padded_window_stream_14_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd15) & (conv2d_64_padded_window_stream_15_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd16) & (conv2d_64_padded_window_stream_16_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd17) & (conv2d_64_padded_window_stream_17_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd18) & (conv2d_64_padded_window_stream_18_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd19) & (conv2d_64_padded_window_stream_19_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd20) & (conv2d_64_padded_window_stream_20_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd21) & (conv2d_64_padded_window_stream_21_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd22) & (conv2d_64_padded_window_stream_22_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd23) & (conv2d_64_padded_window_stream_23_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd24) & (conv2d_64_padded_window_stream_24_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd25) & (conv2d_64_padded_window_stream_25_full_n == 1'b0)) | ((conv2d_64_padded_window_stream_26_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd26)))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((conv2d_64_window_stream_empty_n == 1'b0) | ((conv2d_64_padded_window_stream_27_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd27)) | ((conv2d_64_padded_window_stream_28_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd28)) | ((conv2d_64_padded_window_stream_29_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd29)) | ((trunc_ln174_reg_2945 == 5'd30) & (conv2d_64_padded_window_stream_30_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd31) & (conv2d_64_padded_window_stream_31_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd0) & (conv2d_64_padded_window_stream_0_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd1) & (conv2d_64_padded_window_stream_1_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd2) & (conv2d_64_padded_window_stream_2_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd3) & (conv2d_64_padded_window_stream_3_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd4) & (conv2d_64_padded_window_stream_4_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd5) & (conv2d_64_padded_window_stream_5_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd6) & (conv2d_64_padded_window_stream_6_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd7) & (conv2d_64_padded_window_stream_7_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd8) & (conv2d_64_padded_window_stream_8_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd9) & (conv2d_64_padded_window_stream_9_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd10) & (conv2d_64_padded_window_stream_10_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd11) & (conv2d_64_padded_window_stream_11_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd12) & (conv2d_64_padded_window_stream_12_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd13) & (conv2d_64_padded_window_stream_13_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd14) & (conv2d_64_padded_window_stream_14_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd15) & (conv2d_64_padded_window_stream_15_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd16) & (conv2d_64_padded_window_stream_16_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd17) & (conv2d_64_padded_window_stream_17_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd18) & (conv2d_64_padded_window_stream_18_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd19) & (conv2d_64_padded_window_stream_19_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd20) & (conv2d_64_padded_window_stream_20_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd21) & (conv2d_64_padded_window_stream_21_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd22) & (conv2d_64_padded_window_stream_22_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd23) & (conv2d_64_padded_window_stream_23_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd24) & (conv2d_64_padded_window_stream_24_full_n == 1'b0)) | ((trunc_ln174_reg_2945 == 5'd25) & (conv2d_64_padded_window_stream_25_full_n == 1'b0)) | ((conv2d_64_padded_window_stream_26_full_n == 1'b0) & (trunc_ln174_reg_2945 == 5'd26)));
end

always @ (*) begin
    ap_condition_540 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign bitcast_ln145_1_fu_984_p1 = trunc_ln145_2_fu_900_p4;

assign bitcast_ln145_2_fu_988_p1 = trunc_ln145_3_fu_910_p4;

assign bitcast_ln145_3_fu_992_p1 = trunc_ln145_4_fu_920_p4;

assign bitcast_ln145_4_fu_996_p1 = trunc_ln145_6_fu_940_p4;

assign bitcast_ln145_5_fu_1000_p1 = trunc_ln145_7_fu_950_p4;

assign bitcast_ln145_6_fu_1004_p1 = trunc_ln145_8_fu_960_p4;

assign bitcast_ln145_7_fu_1008_p1 = trunc_ln145_9_fu_970_p4;

assign bitcast_ln145_fu_980_p1 = trunc_ln145_fu_896_p1;

assign bitcast_ln174_100_fu_2133_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_101_fu_2137_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_102_fu_2141_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_103_fu_2145_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_104_fu_2062_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_105_fu_2066_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_106_fu_2070_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_107_fu_2074_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_108_fu_2078_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_109_fu_2082_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_10_fu_2730_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_110_fu_2086_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_111_fu_2090_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_112_fu_2007_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_113_fu_2011_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_114_fu_2015_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_115_fu_2019_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_116_fu_2023_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_117_fu_2027_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_118_fu_2031_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_119_fu_2035_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_11_fu_2734_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_120_fu_1952_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_121_fu_1956_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_122_fu_1960_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_123_fu_1964_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_124_fu_1968_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_125_fu_1972_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_126_fu_1976_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_127_fu_1980_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_128_fu_1897_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_129_fu_1901_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_12_fu_2738_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_130_fu_1905_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_131_fu_1909_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_132_fu_1913_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_133_fu_1917_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_134_fu_1921_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_135_fu_1925_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_136_fu_1842_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_137_fu_1846_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_138_fu_1850_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_139_fu_1854_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_13_fu_2742_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_140_fu_1858_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_141_fu_1862_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_142_fu_1866_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_143_fu_1870_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_144_fu_1787_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_145_fu_1791_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_146_fu_1795_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_147_fu_1799_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_148_fu_1803_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_149_fu_1807_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_14_fu_2746_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_150_fu_1811_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_151_fu_1815_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_152_fu_1732_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_153_fu_1736_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_154_fu_1740_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_155_fu_1744_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_156_fu_1748_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_157_fu_1752_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_158_fu_1756_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_159_fu_1760_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_15_fu_2750_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_160_fu_1677_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_161_fu_1681_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_162_fu_1685_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_163_fu_1689_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_164_fu_1693_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_165_fu_1697_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_166_fu_1701_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_167_fu_1705_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_168_fu_1622_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_169_fu_1626_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_16_fu_2667_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_170_fu_1630_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_171_fu_1634_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_172_fu_1638_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_173_fu_1642_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_174_fu_1646_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_175_fu_1650_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_176_fu_1567_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_177_fu_1571_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_178_fu_1575_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_179_fu_1579_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_17_fu_2671_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_180_fu_1583_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_181_fu_1587_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_182_fu_1591_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_183_fu_1595_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_184_fu_1512_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_185_fu_1516_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_186_fu_1520_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_187_fu_1524_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_188_fu_1528_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_189_fu_1532_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_18_fu_2675_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_190_fu_1536_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_191_fu_1540_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_192_fu_1457_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_193_fu_1461_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_194_fu_1465_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_195_fu_1469_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_196_fu_1473_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_197_fu_1477_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_198_fu_1481_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_199_fu_1485_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_19_fu_2679_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_1_fu_2781_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_200_fu_1402_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_201_fu_1406_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_202_fu_1410_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_203_fu_1414_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_204_fu_1418_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_205_fu_1422_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_206_fu_1426_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_207_fu_1430_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_208_fu_1347_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_209_fu_1351_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_20_fu_2683_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_210_fu_1355_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_211_fu_1359_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_212_fu_1363_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_213_fu_1367_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_214_fu_1371_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_215_fu_1375_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_216_fu_1292_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_217_fu_1296_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_218_fu_1300_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_219_fu_1304_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_21_fu_2687_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_220_fu_1308_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_221_fu_1312_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_222_fu_1316_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_223_fu_1320_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_224_fu_1237_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_225_fu_1241_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_226_fu_1245_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_227_fu_1249_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_228_fu_1253_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_229_fu_1257_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_22_fu_2691_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_230_fu_1261_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_231_fu_1265_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_232_fu_1182_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_233_fu_1186_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_234_fu_1190_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_235_fu_1194_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_236_fu_1198_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_237_fu_1202_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_238_fu_1206_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_239_fu_1210_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_23_fu_2695_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_240_fu_1127_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_241_fu_1131_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_242_fu_1135_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_243_fu_1139_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_244_fu_1143_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_245_fu_1147_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_246_fu_1151_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_247_fu_1155_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_248_fu_1072_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_249_fu_1076_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_24_fu_2612_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_250_fu_1080_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_251_fu_1084_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_252_fu_1088_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_253_fu_1092_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_254_fu_1096_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_255_fu_1100_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_25_fu_2616_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_26_fu_2620_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_27_fu_2624_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_28_fu_2628_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_29_fu_2632_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_2_fu_2785_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_30_fu_2636_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_31_fu_2640_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_32_fu_2557_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_33_fu_2561_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_34_fu_2565_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_35_fu_2569_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_36_fu_2573_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_37_fu_2577_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_38_fu_2581_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_39_fu_2585_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_3_fu_2789_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_40_fu_2502_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_41_fu_2506_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_42_fu_2510_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_43_fu_2514_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_44_fu_2518_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_45_fu_2522_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_46_fu_2526_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_47_fu_2530_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_48_fu_2447_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_49_fu_2451_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_4_fu_2793_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_50_fu_2455_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_51_fu_2459_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_52_fu_2463_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_53_fu_2467_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_54_fu_2471_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_55_fu_2475_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_56_fu_2392_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_57_fu_2396_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_58_fu_2400_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_59_fu_2404_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_5_fu_2797_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_60_fu_2408_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_61_fu_2412_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_62_fu_2416_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_63_fu_2420_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_64_fu_2337_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_65_fu_2341_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_66_fu_2345_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_67_fu_2349_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_68_fu_2353_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_69_fu_2357_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_6_fu_2801_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_70_fu_2361_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_71_fu_2365_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_72_fu_2282_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_73_fu_2286_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_74_fu_2290_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_75_fu_2294_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_76_fu_2298_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_77_fu_2302_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_78_fu_2306_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_79_fu_2310_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_7_fu_2805_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_80_fu_2227_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_81_fu_2231_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_82_fu_2235_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_83_fu_2239_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_84_fu_2243_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_85_fu_2247_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_86_fu_2251_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_87_fu_2255_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_88_fu_2172_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_89_fu_2176_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_8_fu_2722_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_90_fu_2180_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_91_fu_2184_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_92_fu_2188_p1 = select_ln257_4_fu_1042_p3;

assign bitcast_ln174_93_fu_2192_p1 = select_ln257_5_fu_1050_p3;

assign bitcast_ln174_94_fu_2196_p1 = select_ln257_6_fu_1058_p3;

assign bitcast_ln174_95_fu_2200_p1 = select_ln257_7_fu_1065_p3;

assign bitcast_ln174_96_fu_2117_p1 = select_ln257_fu_1012_p3;

assign bitcast_ln174_97_fu_2121_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_98_fu_2125_p1 = select_ln257_2_fu_1027_p3;

assign bitcast_ln174_99_fu_2129_p1 = select_ln257_3_fu_1034_p3;

assign bitcast_ln174_9_fu_2726_p1 = select_ln257_1_fu_1020_p3;

assign bitcast_ln174_fu_2777_p1 = select_ln257_fu_1012_p3;

assign conv2d_64_padded_window_stream_0_din = {{{{{{{{{bitcast_ln174_15_fu_2750_p1}, {bitcast_ln174_14_fu_2746_p1}}, {bitcast_ln174_13_fu_2742_p1}}, {bitcast_ln174_12_fu_2738_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_11_fu_2734_p1}}, {bitcast_ln174_10_fu_2730_p1}}, {bitcast_ln174_9_fu_2726_p1}}, {bitcast_ln174_8_fu_2722_p1}};

assign conv2d_64_padded_window_stream_10_din = {{{{{{{{{bitcast_ln174_95_fu_2200_p1}, {bitcast_ln174_94_fu_2196_p1}}, {bitcast_ln174_93_fu_2192_p1}}, {bitcast_ln174_92_fu_2188_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_91_fu_2184_p1}}, {bitcast_ln174_90_fu_2180_p1}}, {bitcast_ln174_89_fu_2176_p1}}, {bitcast_ln174_88_fu_2172_p1}};

assign conv2d_64_padded_window_stream_11_din = {{{{{{{{{bitcast_ln174_103_fu_2145_p1}, {bitcast_ln174_102_fu_2141_p1}}, {bitcast_ln174_101_fu_2137_p1}}, {bitcast_ln174_100_fu_2133_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_99_fu_2129_p1}}, {bitcast_ln174_98_fu_2125_p1}}, {bitcast_ln174_97_fu_2121_p1}}, {bitcast_ln174_96_fu_2117_p1}};

assign conv2d_64_padded_window_stream_12_din = {{{{{{{{{bitcast_ln174_111_fu_2090_p1}, {bitcast_ln174_110_fu_2086_p1}}, {bitcast_ln174_109_fu_2082_p1}}, {bitcast_ln174_108_fu_2078_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_107_fu_2074_p1}}, {bitcast_ln174_106_fu_2070_p1}}, {bitcast_ln174_105_fu_2066_p1}}, {bitcast_ln174_104_fu_2062_p1}};

assign conv2d_64_padded_window_stream_13_din = {{{{{{{{{bitcast_ln174_119_fu_2035_p1}, {bitcast_ln174_118_fu_2031_p1}}, {bitcast_ln174_117_fu_2027_p1}}, {bitcast_ln174_116_fu_2023_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_115_fu_2019_p1}}, {bitcast_ln174_114_fu_2015_p1}}, {bitcast_ln174_113_fu_2011_p1}}, {bitcast_ln174_112_fu_2007_p1}};

assign conv2d_64_padded_window_stream_14_din = {{{{{{{{{bitcast_ln174_127_fu_1980_p1}, {bitcast_ln174_126_fu_1976_p1}}, {bitcast_ln174_125_fu_1972_p1}}, {bitcast_ln174_124_fu_1968_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_123_fu_1964_p1}}, {bitcast_ln174_122_fu_1960_p1}}, {bitcast_ln174_121_fu_1956_p1}}, {bitcast_ln174_120_fu_1952_p1}};

assign conv2d_64_padded_window_stream_15_din = {{{{{{{{{bitcast_ln174_135_fu_1925_p1}, {bitcast_ln174_134_fu_1921_p1}}, {bitcast_ln174_133_fu_1917_p1}}, {bitcast_ln174_132_fu_1913_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_131_fu_1909_p1}}, {bitcast_ln174_130_fu_1905_p1}}, {bitcast_ln174_129_fu_1901_p1}}, {bitcast_ln174_128_fu_1897_p1}};

assign conv2d_64_padded_window_stream_16_din = {{{{{{{{{bitcast_ln174_143_fu_1870_p1}, {bitcast_ln174_142_fu_1866_p1}}, {bitcast_ln174_141_fu_1862_p1}}, {bitcast_ln174_140_fu_1858_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_139_fu_1854_p1}}, {bitcast_ln174_138_fu_1850_p1}}, {bitcast_ln174_137_fu_1846_p1}}, {bitcast_ln174_136_fu_1842_p1}};

assign conv2d_64_padded_window_stream_17_din = {{{{{{{{{bitcast_ln174_151_fu_1815_p1}, {bitcast_ln174_150_fu_1811_p1}}, {bitcast_ln174_149_fu_1807_p1}}, {bitcast_ln174_148_fu_1803_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_147_fu_1799_p1}}, {bitcast_ln174_146_fu_1795_p1}}, {bitcast_ln174_145_fu_1791_p1}}, {bitcast_ln174_144_fu_1787_p1}};

assign conv2d_64_padded_window_stream_18_din = {{{{{{{{{bitcast_ln174_159_fu_1760_p1}, {bitcast_ln174_158_fu_1756_p1}}, {bitcast_ln174_157_fu_1752_p1}}, {bitcast_ln174_156_fu_1748_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_155_fu_1744_p1}}, {bitcast_ln174_154_fu_1740_p1}}, {bitcast_ln174_153_fu_1736_p1}}, {bitcast_ln174_152_fu_1732_p1}};

assign conv2d_64_padded_window_stream_19_din = {{{{{{{{{bitcast_ln174_167_fu_1705_p1}, {bitcast_ln174_166_fu_1701_p1}}, {bitcast_ln174_165_fu_1697_p1}}, {bitcast_ln174_164_fu_1693_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_163_fu_1689_p1}}, {bitcast_ln174_162_fu_1685_p1}}, {bitcast_ln174_161_fu_1681_p1}}, {bitcast_ln174_160_fu_1677_p1}};

assign conv2d_64_padded_window_stream_1_din = {{{{{{{{{bitcast_ln174_23_fu_2695_p1}, {bitcast_ln174_22_fu_2691_p1}}, {bitcast_ln174_21_fu_2687_p1}}, {bitcast_ln174_20_fu_2683_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_19_fu_2679_p1}}, {bitcast_ln174_18_fu_2675_p1}}, {bitcast_ln174_17_fu_2671_p1}}, {bitcast_ln174_16_fu_2667_p1}};

assign conv2d_64_padded_window_stream_20_din = {{{{{{{{{bitcast_ln174_175_fu_1650_p1}, {bitcast_ln174_174_fu_1646_p1}}, {bitcast_ln174_173_fu_1642_p1}}, {bitcast_ln174_172_fu_1638_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_171_fu_1634_p1}}, {bitcast_ln174_170_fu_1630_p1}}, {bitcast_ln174_169_fu_1626_p1}}, {bitcast_ln174_168_fu_1622_p1}};

assign conv2d_64_padded_window_stream_21_din = {{{{{{{{{bitcast_ln174_183_fu_1595_p1}, {bitcast_ln174_182_fu_1591_p1}}, {bitcast_ln174_181_fu_1587_p1}}, {bitcast_ln174_180_fu_1583_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_179_fu_1579_p1}}, {bitcast_ln174_178_fu_1575_p1}}, {bitcast_ln174_177_fu_1571_p1}}, {bitcast_ln174_176_fu_1567_p1}};

assign conv2d_64_padded_window_stream_22_din = {{{{{{{{{bitcast_ln174_191_fu_1540_p1}, {bitcast_ln174_190_fu_1536_p1}}, {bitcast_ln174_189_fu_1532_p1}}, {bitcast_ln174_188_fu_1528_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_187_fu_1524_p1}}, {bitcast_ln174_186_fu_1520_p1}}, {bitcast_ln174_185_fu_1516_p1}}, {bitcast_ln174_184_fu_1512_p1}};

assign conv2d_64_padded_window_stream_23_din = {{{{{{{{{bitcast_ln174_199_fu_1485_p1}, {bitcast_ln174_198_fu_1481_p1}}, {bitcast_ln174_197_fu_1477_p1}}, {bitcast_ln174_196_fu_1473_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_195_fu_1469_p1}}, {bitcast_ln174_194_fu_1465_p1}}, {bitcast_ln174_193_fu_1461_p1}}, {bitcast_ln174_192_fu_1457_p1}};

assign conv2d_64_padded_window_stream_24_din = {{{{{{{{{bitcast_ln174_207_fu_1430_p1}, {bitcast_ln174_206_fu_1426_p1}}, {bitcast_ln174_205_fu_1422_p1}}, {bitcast_ln174_204_fu_1418_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_203_fu_1414_p1}}, {bitcast_ln174_202_fu_1410_p1}}, {bitcast_ln174_201_fu_1406_p1}}, {bitcast_ln174_200_fu_1402_p1}};

assign conv2d_64_padded_window_stream_25_din = {{{{{{{{{bitcast_ln174_215_fu_1375_p1}, {bitcast_ln174_214_fu_1371_p1}}, {bitcast_ln174_213_fu_1367_p1}}, {bitcast_ln174_212_fu_1363_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_211_fu_1359_p1}}, {bitcast_ln174_210_fu_1355_p1}}, {bitcast_ln174_209_fu_1351_p1}}, {bitcast_ln174_208_fu_1347_p1}};

assign conv2d_64_padded_window_stream_26_din = {{{{{{{{{bitcast_ln174_223_fu_1320_p1}, {bitcast_ln174_222_fu_1316_p1}}, {bitcast_ln174_221_fu_1312_p1}}, {bitcast_ln174_220_fu_1308_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_219_fu_1304_p1}}, {bitcast_ln174_218_fu_1300_p1}}, {bitcast_ln174_217_fu_1296_p1}}, {bitcast_ln174_216_fu_1292_p1}};

assign conv2d_64_padded_window_stream_27_din = {{{{{{{{{bitcast_ln174_231_fu_1265_p1}, {bitcast_ln174_230_fu_1261_p1}}, {bitcast_ln174_229_fu_1257_p1}}, {bitcast_ln174_228_fu_1253_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_227_fu_1249_p1}}, {bitcast_ln174_226_fu_1245_p1}}, {bitcast_ln174_225_fu_1241_p1}}, {bitcast_ln174_224_fu_1237_p1}};

assign conv2d_64_padded_window_stream_28_din = {{{{{{{{{bitcast_ln174_239_fu_1210_p1}, {bitcast_ln174_238_fu_1206_p1}}, {bitcast_ln174_237_fu_1202_p1}}, {bitcast_ln174_236_fu_1198_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_235_fu_1194_p1}}, {bitcast_ln174_234_fu_1190_p1}}, {bitcast_ln174_233_fu_1186_p1}}, {bitcast_ln174_232_fu_1182_p1}};

assign conv2d_64_padded_window_stream_29_din = {{{{{{{{{bitcast_ln174_247_fu_1155_p1}, {bitcast_ln174_246_fu_1151_p1}}, {bitcast_ln174_245_fu_1147_p1}}, {bitcast_ln174_244_fu_1143_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_243_fu_1139_p1}}, {bitcast_ln174_242_fu_1135_p1}}, {bitcast_ln174_241_fu_1131_p1}}, {bitcast_ln174_240_fu_1127_p1}};

assign conv2d_64_padded_window_stream_2_din = {{{{{{{{{bitcast_ln174_31_fu_2640_p1}, {bitcast_ln174_30_fu_2636_p1}}, {bitcast_ln174_29_fu_2632_p1}}, {bitcast_ln174_28_fu_2628_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_27_fu_2624_p1}}, {bitcast_ln174_26_fu_2620_p1}}, {bitcast_ln174_25_fu_2616_p1}}, {bitcast_ln174_24_fu_2612_p1}};

assign conv2d_64_padded_window_stream_30_din = {{{{{{{{{bitcast_ln174_255_fu_1100_p1}, {bitcast_ln174_254_fu_1096_p1}}, {bitcast_ln174_253_fu_1092_p1}}, {bitcast_ln174_252_fu_1088_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_251_fu_1084_p1}}, {bitcast_ln174_250_fu_1080_p1}}, {bitcast_ln174_249_fu_1076_p1}}, {bitcast_ln174_248_fu_1072_p1}};

assign conv2d_64_padded_window_stream_31_din = {{{{{{{{{bitcast_ln174_7_fu_2805_p1}, {bitcast_ln174_6_fu_2801_p1}}, {bitcast_ln174_5_fu_2797_p1}}, {bitcast_ln174_4_fu_2793_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_3_fu_2789_p1}}, {bitcast_ln174_2_fu_2785_p1}}, {bitcast_ln174_1_fu_2781_p1}}, {bitcast_ln174_fu_2777_p1}};

assign conv2d_64_padded_window_stream_3_din = {{{{{{{{{bitcast_ln174_39_fu_2585_p1}, {bitcast_ln174_38_fu_2581_p1}}, {bitcast_ln174_37_fu_2577_p1}}, {bitcast_ln174_36_fu_2573_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_35_fu_2569_p1}}, {bitcast_ln174_34_fu_2565_p1}}, {bitcast_ln174_33_fu_2561_p1}}, {bitcast_ln174_32_fu_2557_p1}};

assign conv2d_64_padded_window_stream_4_din = {{{{{{{{{bitcast_ln174_47_fu_2530_p1}, {bitcast_ln174_46_fu_2526_p1}}, {bitcast_ln174_45_fu_2522_p1}}, {bitcast_ln174_44_fu_2518_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_43_fu_2514_p1}}, {bitcast_ln174_42_fu_2510_p1}}, {bitcast_ln174_41_fu_2506_p1}}, {bitcast_ln174_40_fu_2502_p1}};

assign conv2d_64_padded_window_stream_5_din = {{{{{{{{{bitcast_ln174_55_fu_2475_p1}, {bitcast_ln174_54_fu_2471_p1}}, {bitcast_ln174_53_fu_2467_p1}}, {bitcast_ln174_52_fu_2463_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_51_fu_2459_p1}}, {bitcast_ln174_50_fu_2455_p1}}, {bitcast_ln174_49_fu_2451_p1}}, {bitcast_ln174_48_fu_2447_p1}};

assign conv2d_64_padded_window_stream_6_din = {{{{{{{{{bitcast_ln174_63_fu_2420_p1}, {bitcast_ln174_62_fu_2416_p1}}, {bitcast_ln174_61_fu_2412_p1}}, {bitcast_ln174_60_fu_2408_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_59_fu_2404_p1}}, {bitcast_ln174_58_fu_2400_p1}}, {bitcast_ln174_57_fu_2396_p1}}, {bitcast_ln174_56_fu_2392_p1}};

assign conv2d_64_padded_window_stream_7_din = {{{{{{{{{bitcast_ln174_71_fu_2365_p1}, {bitcast_ln174_70_fu_2361_p1}}, {bitcast_ln174_69_fu_2357_p1}}, {bitcast_ln174_68_fu_2353_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_67_fu_2349_p1}}, {bitcast_ln174_66_fu_2345_p1}}, {bitcast_ln174_65_fu_2341_p1}}, {bitcast_ln174_64_fu_2337_p1}};

assign conv2d_64_padded_window_stream_8_din = {{{{{{{{{bitcast_ln174_79_fu_2310_p1}, {bitcast_ln174_78_fu_2306_p1}}, {bitcast_ln174_77_fu_2302_p1}}, {bitcast_ln174_76_fu_2298_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_75_fu_2294_p1}}, {bitcast_ln174_74_fu_2290_p1}}, {bitcast_ln174_73_fu_2286_p1}}, {bitcast_ln174_72_fu_2282_p1}};

assign conv2d_64_padded_window_stream_9_din = {{{{{{{{{bitcast_ln174_87_fu_2255_p1}, {bitcast_ln174_86_fu_2251_p1}}, {bitcast_ln174_85_fu_2247_p1}}, {bitcast_ln174_84_fu_2243_p1}}, {trunc_ln145_5_fu_930_p4}}, {bitcast_ln174_83_fu_2239_p1}}, {bitcast_ln174_82_fu_2235_p1}}, {bitcast_ln174_81_fu_2231_p1}}, {bitcast_ln174_80_fu_2227_p1}};

assign empty_151_fu_522_p2 = ((empty_fu_516_p2 > 5'd13) ? 1'b1 : 1'b0);

assign empty_152_fu_528_p2 = (ap_sig_allocacmp_in_y_1 + 4'd1);

assign empty_153_fu_534_p2 = ((empty_152_fu_528_p2 > 4'd13) ? 1'b1 : 1'b0);

assign empty_fu_516_p2 = (in_y_cast_fu_512_p1 + 5'd31);

assign icmp_ln246_fu_592_p2 = ((ap_sig_allocacmp_indvar_flatten38_load == 13'd6272) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_610_p2 = ((ap_sig_allocacmp_indvar_flatten_load_1 == 10'd448) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_690_p2 = ((ap_sig_allocacmp_channel_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln257_1_fu_568_p2 = ((add_ln257_1_fu_562_p2 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln257_2_fu_740_p2 = ((add_ln257_3_fu_734_p2 > 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln257_3_fu_752_p2 = ((add_ln257_4_fu_746_p2 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_550_p2 = ((add_ln257_fu_544_p2 > 5'd13) ? 1'b1 : 1'b0);

assign in_y_cast_fu_512_p1 = ap_sig_allocacmp_in_y_1;

assign in_y_cast_mid1_fu_624_p1 = empty_152_fu_528_p2;

assign or_ln246_1_fu_850_p2 = (or_ln257_reg_2873 | icmp_ln247_reg_2891);

assign or_ln246_2_fu_858_p2 = (or_ln257_2_reg_2883 | icmp_ln247_reg_2891);

assign or_ln246_fu_846_p2 = (icmp_ln257_reg_2868 | icmp_ln247_reg_2891);

assign or_ln247_fu_716_p2 = (icmp_ln247_fu_610_p2 | and_ln246_1_fu_696_p2);

assign or_ln257_1_fu_574_p2 = (icmp_ln257_1_fu_568_p2 | empty_151_fu_522_p2);

assign or_ln257_2_fu_580_p2 = (icmp_ln257_fu_550_p2 | empty_153_fu_534_p2);

assign or_ln257_3_fu_586_p2 = (icmp_ln257_1_fu_568_p2 | empty_153_fu_534_p2);

assign or_ln257_4_fu_868_p2 = (select_ln246_1_reg_2898 | icmp_ln257_2_reg_2923);

assign or_ln257_5_fu_758_p2 = (select_ln246_1_fu_640_p3 | icmp_ln257_3_fu_752_p2);

assign or_ln257_6_fu_885_p2 = (select_ln246_2_reg_2904 | icmp_ln257_2_reg_2923);

assign or_ln257_7_fu_772_p2 = (select_ln246_2_fu_660_p3 | icmp_ln257_3_fu_752_p2);

assign or_ln257_fu_556_p2 = (icmp_ln257_fu_550_p2 | empty_151_fu_522_p2);

assign p_mid112_fu_634_p2 = ((p_mid1_fu_628_p2 > 5'd13) ? 1'b1 : 1'b0);

assign p_mid114_fu_648_p2 = (ap_sig_allocacmp_in_y_1 + 4'd2);

assign p_mid116_fu_654_p2 = ((p_mid114_fu_648_p2 > 4'd13) ? 1'b1 : 1'b0);

assign p_mid1_fu_628_p2 = (in_y_cast_mid1_fu_624_p1 + 5'd31);

assign select_ln246_1_fu_640_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? p_mid112_fu_634_p2 : empty_151_fu_522_p2);

assign select_ln246_2_fu_660_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? p_mid116_fu_654_p2 : empty_153_fu_534_p2);

assign select_ln246_3_fu_674_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? p_mid112_fu_634_p2 : or_ln257_1_fu_574_p2);

assign select_ln246_4_fu_682_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? p_mid116_fu_654_p2 : or_ln257_3_fu_586_p2);

assign select_ln246_5_fu_702_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? empty_152_fu_528_p2 : ap_sig_allocacmp_in_y_1);

assign select_ln246_fu_616_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_in_x_1);

assign select_ln247_1_fu_862_p3 = ((and_ln246_1_reg_2915[0:0] == 1'b1) ? icmp_ln257_2_reg_2923 : or_ln246_fu_846_p2);

assign select_ln247_2_fu_872_p3 = ((and_ln246_1_reg_2915[0:0] == 1'b1) ? or_ln257_4_fu_868_p2 : or_ln246_1_fu_850_p2);

assign select_ln247_3_fu_879_p3 = ((and_ln246_1_reg_2915[0:0] == 1'b1) ? icmp_ln257_3_reg_2930 : and_ln246_fu_854_p2);

assign select_ln247_4_fu_764_p3 = ((and_ln246_1_fu_696_p2[0:0] == 1'b1) ? or_ln257_5_fu_758_p2 : select_ln246_3_fu_674_p3);

assign select_ln247_5_fu_889_p3 = ((and_ln246_1_reg_2915[0:0] == 1'b1) ? or_ln257_6_fu_885_p2 : or_ln246_2_fu_858_p2);

assign select_ln247_6_fu_778_p3 = ((and_ln246_1_fu_696_p2[0:0] == 1'b1) ? or_ln257_7_fu_772_p2 : select_ln246_4_fu_682_p3);

assign select_ln247_7_fu_786_p3 = ((and_ln246_1_fu_696_p2[0:0] == 1'b1) ? add_ln257_2_fu_710_p2 : select_ln246_fu_616_p3);

assign select_ln247_8_fu_813_p3 = ((icmp_ln247_fu_610_p2[0:0] == 1'b1) ? 10'd1 : add_ln247_fu_807_p2);

assign select_ln247_fu_722_p3 = ((or_ln247_fu_716_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_channel_load);

assign select_ln257_1_fu_1020_p3 = ((select_ln246_1_reg_2898[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_1_fu_984_p1);

assign select_ln257_2_fu_1027_p3 = ((select_ln247_4_reg_2935[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_2_fu_988_p1);

assign select_ln257_3_fu_1034_p3 = ((select_ln247_1_fu_862_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_3_fu_992_p1);

assign select_ln257_4_fu_1042_p3 = ((select_ln247_3_fu_879_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_4_fu_996_p1);

assign select_ln257_5_fu_1050_p3 = ((select_ln247_5_fu_889_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_5_fu_1000_p1);

assign select_ln257_6_fu_1058_p3 = ((select_ln246_2_reg_2904[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_6_fu_1004_p1);

assign select_ln257_7_fu_1065_p3 = ((select_ln247_6_reg_2940[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_7_fu_1008_p1);

assign select_ln257_fu_1012_p3 = ((select_ln247_2_fu_872_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln145_fu_980_p1);

assign start_out = real_start;

assign trunc_ln145_2_fu_900_p4 = {{conv2d_64_window_stream_dout[63:32]}};

assign trunc_ln145_3_fu_910_p4 = {{conv2d_64_window_stream_dout[95:64]}};

assign trunc_ln145_4_fu_920_p4 = {{conv2d_64_window_stream_dout[127:96]}};

assign trunc_ln145_5_fu_930_p4 = {{conv2d_64_window_stream_dout[159:128]}};

assign trunc_ln145_6_fu_940_p4 = {{conv2d_64_window_stream_dout[191:160]}};

assign trunc_ln145_7_fu_950_p4 = {{conv2d_64_window_stream_dout[223:192]}};

assign trunc_ln145_8_fu_960_p4 = {{conv2d_64_window_stream_dout[255:224]}};

assign trunc_ln145_9_fu_970_p4 = {{conv2d_64_window_stream_dout[287:256]}};

assign trunc_ln145_fu_896_p1 = conv2d_64_window_stream_dout[31:0];

assign trunc_ln174_fu_794_p1 = select_ln247_fu_722_p3[4:0];

assign xor_ln246_fu_668_p2 = (icmp_ln247_fu_610_p2 ^ 1'd1);

assign zext_ln257_1_fu_730_p1 = add_ln257_2_fu_710_p2;

assign zext_ln257_fu_540_p1 = ap_sig_allocacmp_in_x_1;

endmodule //accel_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s
