// Seed: 1266269375
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = -1'b0, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1
);
  wire [-1 : 1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output logic id_0,
    output wire id_1,
    output wand id_2,
    input supply0 id_3
    , id_13,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11
);
  logic id_14;
  ;
  assign id_4 = 1 - "";
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign modCall_1.id_3 = 0;
  always @(negedge id_11) id_0 <= 1'b0;
endmodule
