// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/21/2018 16:44:44"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de0_pulse_gen_top (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	RESET_N,
	SD_CLK,
	SD_CMD,
	SD_DATA,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS);
input 	CLOCK2_50;
input 	CLOCK3_50;
inout 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	RESET_N;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DATA;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK2	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT2	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DATA[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \RESET_N~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK4_50~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DATA[0]~input_o ;
wire \SD_DATA[1]~input_o ;
wire \SD_DATA[2]~input_o ;
wire \SD_DATA[3]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \RS232_SER_0|fsm.S_START~DUPLICATE_q ;
wire \RS232_SER_0|Selector2~0_combout ;
wire \RS232_SER_0|Add0~45_sumout ;
wire \RS232_SER_0|Add0~30 ;
wire \RS232_SER_0|Add0~9_sumout ;
wire \RS232_SER_0|Add0~10 ;
wire \RS232_SER_0|Add0~21_sumout ;
wire \RS232_SER_0|Add0~22 ;
wire \RS232_SER_0|Add0~5_sumout ;
wire \RS232_SER_0|Add0~6 ;
wire \RS232_SER_0|Add0~13_sumout ;
wire \RS232_SER_0|Add0~14 ;
wire \RS232_SER_0|Add0~17_sumout ;
wire \RS232_SER_0|Add0~18 ;
wire \RS232_SER_0|Add0~33_sumout ;
wire \RS232_SER_0|Add0~34 ;
wire \RS232_SER_0|Add0~37_sumout ;
wire \RS232_SER_0|Add0~38 ;
wire \RS232_SER_0|Add0~41_sumout ;
wire \RS232_SER_0|Add0~42 ;
wire \RS232_SER_0|Add0~1_sumout ;
wire \RS232_SER_0|Add0~2 ;
wire \RS232_SER_0|Add0~25_sumout ;
wire \RS232_SER_0|Equal0~0_combout ;
wire \RS232_SER_0|fsm.00~q ;
wire \RS232_SER_0|Selector19~3_combout ;
wire \RS232_SER_0|tx_fifo_rd_en~q ;
wire \FCR_0|NEDGE1|ff~feeder_combout ;
wire \FCR_0|NEDGE1|ff~DUPLICATE_q ;
wire \FCR_0|rsp_byte_req~0_combout ;
wire \RS232_DES_0|Add0~25_sumout ;
wire \RS232_DES_0|Add0~6 ;
wire \RS232_DES_0|Add0~17_sumout ;
wire \RS232_DES_0|Add0~18 ;
wire \RS232_DES_0|Add0~1_sumout ;
wire \RS232_DES_0|latch_cnt[4]~DUPLICATE_q ;
wire \RS232_DES_0|Add0~2 ;
wire \RS232_DES_0|Add0~49_sumout ;
wire \RS232_DES_0|Add0~50 ;
wire \RS232_DES_0|Add0~45_sumout ;
wire \RS232_DES_0|Add0~46 ;
wire \RS232_DES_0|Add0~13_sumout ;
wire \RS232_DES_0|Add0~14 ;
wire \RS232_DES_0|Add0~9_sumout ;
wire \RS232_DES_0|Add0~10 ;
wire \RS232_DES_0|Add0~41_sumout ;
wire \RS232_DES_0|Add0~42 ;
wire \RS232_DES_0|Add0~37_sumout ;
wire \RS232_DES_0|Add0~38 ;
wire \RS232_DES_0|Add0~29_sumout ;
wire \RS232_DES_0|Add0~30 ;
wire \RS232_DES_0|Add0~33_sumout ;
wire \RS232_DES_0|latch_cnt[12]~DUPLICATE_q ;
wire \RS232_DES_0|Equal0~1_combout ;
wire \RS232_DES_0|Equal0~0_combout ;
wire \RS232_DES_0|Equal0~2_combout ;
wire \GPIO_1[28]~input_o ;
wire \RS232_DES_0|NEDGE0|ff~q ;
wire \RS232_DES_0|Equal2~1_combout ;
wire \RS232_DES_0|always0~1_combout ;
wire \RS232_DES_0|Selector15~1_combout ;
wire \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ;
wire \RS232_DES_0|Selector16~0_combout ;
wire \RS232_DES_0|Selector18~0_combout ;
wire \RS232_DES_0|fsm.S_SHIFT~q ;
wire \RS232_DES_0|Selector15~2_combout ;
wire \RS232_DES_0|shift_cnt[0]~DUPLICATE_q ;
wire \RS232_DES_0|Equal2~2_combout ;
wire \RS232_DES_0|fsm.S_START~q ;
wire \RS232_DES_0|Selector14~0_combout ;
wire \RS232_DES_0|Selector13~0_combout ;
wire \RS232_DES_0|Selector13~1_combout ;
wire \RS232_DES_0|Selector16~1_combout ;
wire \RS232_DES_0|fsm.S_STOP~0_combout ;
wire \RS232_DES_0|fsm.S_STOP~q ;
wire \RS232_DES_0|Selector16~3_combout ;
wire \RS232_DES_0|Selector16~4_combout ;
wire \RS232_DES_0|fsm.00~q ;
wire \RS232_DES_0|Selector16~2_combout ;
wire \RS232_DES_0|Selector17~0_combout ;
wire \RS232_DES_0|fsm.S_START~DUPLICATE_q ;
wire \RS232_DES_0|fsm.00~DUPLICATE_q ;
wire \RS232_DES_0|latch_cnt[11]~0_combout ;
wire \RS232_DES_0|Add0~26 ;
wire \RS232_DES_0|Add0~21_sumout ;
wire \RS232_DES_0|latch_cnt[1]~DUPLICATE_q ;
wire \RS232_DES_0|Add0~22 ;
wire \RS232_DES_0|Add0~5_sumout ;
wire \RS232_DES_0|latch_cnt[2]~DUPLICATE_q ;
wire \RS232_DES_0|Equal2~0_combout ;
wire \RS232_DES_0|always0~2_combout ;
wire \RS232_DES_0|rx_fifo_wr_en~q ;
wire \PEDGE_REQ_0|NEDGE_0|ff~q ;
wire \PEDGE_REQ_0|PEDGE_0|ff~feeder_combout ;
wire \PEDGE_REQ_0|PEDGE_0|ff~q ;
wire \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q ;
wire \PEDGE_REQ_0|fsm~0_combout ;
wire \PEDGE_REQ_0|fsm~q ;
wire \PEDGE_REQ_0|req~0_combout ;
wire \PEDGE_REQ_0|req~q ;
wire \FCR_0|SYNC0|ff[0]~feeder_combout ;
wire \RS232_DES_0|Selector15~0_combout ;
wire \RS232_DES_0|rx_fifo_data[6]~feeder_combout ;
wire \RS232_DES_0|rx_fifo_data[5]~DUPLICATE_q ;
wire \FCR_0|byte_in[0]~feeder_combout ;
wire \FCR_0|WideOr1~0_combout ;
wire \FCR_0|byte_in[5]~DUPLICATE_q ;
wire \FCR_0|byte_in[7]~feeder_combout ;
wire \RS232_DES_0|rx_fifo_data[6]~DUPLICATE_q ;
wire \FCR_0|WideOr1~1_combout ;
wire \FCR_0|parse_state~42_combout ;
wire \FCR_0|parse_state.S_PARSE_PARAM~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_5~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_4~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_3~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_2~feeder_combout ;
wire \FCR_0|parse_state.S_PARSE_ADR_2~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_1~q ;
wire \FCR_0|parse_state.S_PARSE_ADR_0~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_8~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_7~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_6~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_5~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_4~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_3~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_2~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_1~q ;
wire \FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE_q ;
wire \FCR_0|parse_state.00000~q ;
wire \FCR_0|Selector30~0_combout ;
wire \FCR_0|parse_state.00000~DUPLICATE_q ;
wire \FCR_0|act[7]~0_combout ;
wire \FCR_0|exe_state~17_combout ;
wire \FCR_0|exe_state.S_EXE_DONE~q ;
wire \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q ;
wire \FCR_0|Selector28~0_combout ;
wire \FCR_0|exe_state.000000~q ;
wire \FCR_0|Selector29~0_combout ;
wire \FCR_0|NEDGE0|ff~q ;
wire \FCR_0|param[7]~0_combout ;
wire \FCR_0|param[6]~DUPLICATE_q ;
wire \FCR_0|param[4]~DUPLICATE_q ;
wire \FCR_0|Equal0~0_combout ;
wire \FCR_0|Equal0~1_combout ;
wire \FCR_0|exe_state~19_combout ;
wire \FCR_0|exe_state.S_EXE_GET_VNUM~q ;
wire \FCR_0|exe_state~18_combout ;
wire \FCR_0|exe_state.S_EXE_NOP~q ;
wire \FCR_0|Selector27~0_combout ;
wire \FCR_0|Selector29~1_combout ;
wire \FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ;
wire \FCR_0|Selector47~0_combout ;
wire \FCR_0|parse_state.S_PARSE_DATA_0~q ;
wire \FCR_0|parse_done~0_combout ;
wire \FCR_0|parse_done~q ;
wire \FCR_0|Selector49~0_combout ;
wire \FCR_0|cmd_state.000~0_combout ;
wire \FCR_0|cmd_state.000~q ;
wire \FCR_0|comb~1_combout ;
wire \FCR_0|PEDGE0|ff~q ;
wire \FCR_0|parse_done~DUPLICATE_q ;
wire \FCR_0|Selector48~0_combout ;
wire \FCR_0|cmd_state.S_CMD_PARSE~q ;
wire \FCR_0|always2~1_combout ;
wire \FCR_0|cmd_byte_ack~q ;
wire \FCR_0|NEDGE0|ff~DUPLICATE_q ;
wire \FCR_0|NEDGE0|y~combout ;
wire \FCR_0|parse_err~0_combout ;
wire \FCR_0|parse_err~q ;
wire \FCR_0|Selector49~1_combout ;
wire \FCR_0|cmd_state.S_CMD_EXE~q ;
wire \FCR_0|Selector50~0_combout ;
wire \FCR_0|cmd_state.S_CMD_RSP~q ;
wire \FCR_0|Selector2~0_combout ;
wire \FCR_0|rsp_state.S_RSP_ACT~q ;
wire \FCR_0|NEDGE1|ff~q ;
wire \FCR_0|NEDGE1|y~combout ;
wire \FCR_0|rsp_state.S_RSP_PARAM~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_5~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_4~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_3~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_2~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_1~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_ADR_1~q ;
wire \FCR_0|rsp_state.S_RSP_ADR_0~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_ADR_0~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_8~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_7~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_6~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_5~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_4~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_3~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_2~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_1~q ;
wire \FCR_0|rsp_state.S_RSP_DATA_0~q ;
wire \FCR_0|Selector1~0_combout ;
wire \FCR_0|rsp_state.00000~q ;
wire \FCR_0|rsp_byte_req~q ;
wire \RS232_SER_0|Selector16~0_combout ;
wire \RS232_SER_0|fsm.00~DUPLICATE_q ;
wire \RS232_SER_0|launch_cnt[4]~0_combout ;
wire \RS232_SER_0|Add0~46 ;
wire \RS232_SER_0|Add0~29_sumout ;
wire \RS232_SER_0|Add0~26 ;
wire \RS232_SER_0|Add0~49_sumout ;
wire \RS232_SER_0|Equal0~1_combout ;
wire \RS232_SER_0|fsm.S_SHIFT~q ;
wire \RS232_SER_0|Selector2~1_combout ;
wire \RS232_SER_0|Equal0~2_combout ;
wire \RS232_SER_0|Selector1~0_combout ;
wire \RS232_SER_0|Selector19~2_combout ;
wire \RS232_SER_0|fsm.S_STOP~q ;
wire \RS232_SER_0|always1~0_combout ;
wire \RS232_SER_0|Selector0~0_combout ;
wire \RS232_SER_0|Selector17~0_combout ;
wire \RS232_SER_0|fsm.S_START~q ;
wire \RS232_SER_0|Selector18~2_combout ;
wire \RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ;
wire \FCR_0|param[0]~DUPLICATE_q ;
wire \FCR_0|Selector26~2_combout ;
wire \FCR_0|adr[40]~0_combout ;
wire \FCR_0|adr[0]~1_combout ;
wire \FCR_0|adr[8]~2_combout ;
wire \FCR_0|adr[16]~3_combout ;
wire \FCR_0|Selector26~0_combout ;
wire \FCR_0|adr[24]~feeder_combout ;
wire \FCR_0|adr[24]~4_combout ;
wire \FCR_0|adr[32]~5_combout ;
wire \FCR_0|Selector26~1_combout ;
wire \FCR_0|Selector26~3_combout ;
wire \FCR_0|Selector25~1_combout ;
wire \FCR_0|adr[41]~feeder_combout ;
wire \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ;
wire \FCR_0|Selector25~0_combout ;
wire \FCR_0|Selector25~2_combout ;
wire \FCR_0|Selector25~3_combout ;
wire \FCR_0|Selector24~0_combout ;
wire \FCR_0|adr[42]~feeder_combout ;
wire \FCR_0|Selector24~2_combout ;
wire \FCR_0|Selector24~1_combout ;
wire \FCR_0|Selector24~3_combout ;
wire \rsp_byte_data_reg[2]~feeder_combout ;
wire \FCR_0|adr[43]~feeder_combout ;
wire \FCR_0|Selector23~1_combout ;
wire \FCR_0|adr[3]~feeder_combout ;
wire \FCR_0|adr[11]~feeder_combout ;
wire \FCR_0|Selector23~0_combout ;
wire \FCR_0|Selector23~2_combout ;
wire \FCR_0|Selector23~3_combout ;
wire \rsp_byte_data_reg[3]~feeder_combout ;
wire \FCR_0|adr[28]~feeder_combout ;
wire \FCR_0|Selector22~1_combout ;
wire \FCR_0|adr[12]~feeder_combout ;
wire \FCR_0|Selector22~0_combout ;
wire \FCR_0|Selector22~2_combout ;
wire \FCR_0|Selector22~3_combout ;
wire \rsp_byte_data_reg[4]~feeder_combout ;
wire \FCR_0|adr[45]~feeder_combout ;
wire \FCR_0|Selector21~1_combout ;
wire \FCR_0|adr[13]~feeder_combout ;
wire \FCR_0|Selector21~0_combout ;
wire \FCR_0|Selector21~2_combout ;
wire \FCR_0|Selector21~3_combout ;
wire \rsp_byte_data_reg[5]~feeder_combout ;
wire \FCR_0|adr[15]~feeder_combout ;
wire \FCR_0|Selector19~0_combout ;
wire \FCR_0|Selector19~1_combout ;
wire \FCR_0|Selector19~2_combout ;
wire \FCR_0|Selector19~3_combout ;
wire \FCR_0|rsp_byte_data[7]~DUPLICATE_q ;
wire \RS232_SER_0|shift_reg[7]~1_combout ;
wire \FCR_0|Selector20~1_combout ;
wire \FCR_0|adr[6]~feeder_combout ;
wire \FCR_0|adr[14]~feeder_combout ;
wire \FCR_0|Selector20~0_combout ;
wire \FCR_0|Selector20~2_combout ;
wire \FCR_0|Selector20~3_combout ;
wire \rsp_byte_data_reg[6]~feeder_combout ;
wire \RS232_SER_0|Selector22~0_combout ;
wire \RS232_SER_0|fsm.S_STOP~DUPLICATE_q ;
wire \RS232_SER_0|shift_reg[0]~0_combout ;
wire \RS232_SER_0|Selector23~0_combout ;
wire \RS232_SER_0|Selector24~0_combout ;
wire \RS232_SER_0|Selector25~0_combout ;
wire \RS232_SER_0|Selector26~0_combout ;
wire \RS232_SER_0|Selector27~0_combout ;
wire \RS232_SER_0|Selector28~0_combout ;
wire \RS232_SER_0|Selector20~0_combout ;
wire \RS232_SER_0|tx~q ;
wire \CONFIG_IND_0|Add0~25_sumout ;
wire \CONFIG_IND_0|count[0]~DUPLICATE_q ;
wire \CONFIG_IND_0|Add0~26 ;
wire \CONFIG_IND_0|Add0~22 ;
wire \CONFIG_IND_0|Add0~17_sumout ;
wire \CONFIG_IND_0|Add0~18 ;
wire \CONFIG_IND_0|Add0~13_sumout ;
wire \CONFIG_IND_0|Add0~14 ;
wire \CONFIG_IND_0|Add0~53_sumout ;
wire \CONFIG_IND_0|Add0~54 ;
wire \CONFIG_IND_0|Add0~9_sumout ;
wire \CONFIG_IND_0|Add0~10 ;
wire \CONFIG_IND_0|Add0~5_sumout ;
wire \CONFIG_IND_0|Add0~6 ;
wire \CONFIG_IND_0|Add0~49_sumout ;
wire \CONFIG_IND_0|Add0~50 ;
wire \CONFIG_IND_0|Add0~1_sumout ;
wire \CONFIG_IND_0|Add0~2 ;
wire \CONFIG_IND_0|Add0~57_sumout ;
wire \CONFIG_IND_0|Add0~58 ;
wire \CONFIG_IND_0|Add0~61_sumout ;
wire \CONFIG_IND_0|count[10]~DUPLICATE_q ;
wire \CONFIG_IND_0|Add0~62 ;
wire \CONFIG_IND_0|Add0~65_sumout ;
wire \CONFIG_IND_0|count[11]~DUPLICATE_q ;
wire \CONFIG_IND_0|Add0~66 ;
wire \CONFIG_IND_0|Add0~69_sumout ;
wire \CONFIG_IND_0|Add0~70 ;
wire \CONFIG_IND_0|Add0~73_sumout ;
wire \CONFIG_IND_0|Add0~74 ;
wire \CONFIG_IND_0|Add0~77_sumout ;
wire \CONFIG_IND_0|Add0~78 ;
wire \CONFIG_IND_0|Add0~81_sumout ;
wire \CONFIG_IND_0|Add0~82 ;
wire \CONFIG_IND_0|Add0~85_sumout ;
wire \CONFIG_IND_0|Add0~86 ;
wire \CONFIG_IND_0|Add0~45_sumout ;
wire \CONFIG_IND_0|Add0~46 ;
wire \CONFIG_IND_0|Add0~89_sumout ;
wire \CONFIG_IND_0|Add0~90 ;
wire \CONFIG_IND_0|Add0~41_sumout ;
wire \CONFIG_IND_0|Add0~42 ;
wire \CONFIG_IND_0|Add0~37_sumout ;
wire \CONFIG_IND_0|Add0~38 ;
wire \CONFIG_IND_0|Add0~33_sumout ;
wire \CONFIG_IND_0|Add0~34 ;
wire \CONFIG_IND_0|Add0~29_sumout ;
wire \CONFIG_IND_0|Add0~30 ;
wire \CONFIG_IND_0|Add0~97_sumout ;
wire \CONFIG_IND_0|Add0~98 ;
wire \CONFIG_IND_0|Add0~93_sumout ;
wire \CONFIG_IND_0|Equal0~3_combout ;
wire \CONFIG_IND_0|Equal0~2_combout ;
wire \CONFIG_IND_0|count[22]~DUPLICATE_q ;
wire \CONFIG_IND_0|Equal0~1_combout ;
wire \CONFIG_IND_0|Equal0~4_combout ;
wire \CONFIG_IND_0|count[1]~DUPLICATE_q ;
wire \CONFIG_IND_0|Add0~21_sumout ;
wire \CONFIG_IND_0|Equal0~0_combout ;
wire \CONFIG_IND_0|blink_configed~0_combout ;
wire \CONFIG_IND_0|blink_configed~q ;
wire [2:0] \RS232_DES_0|shift_cnt ;
wire [7:0] \RS232_DES_0|rx_fifo_data ;
wire [7:0] \FCR_0|byte_in ;
wire [7:0] \FCR_0|act ;
wire [7:0] \FCR_0|rsp_byte_data ;
wire [12:0] \RS232_SER_0|launch_cnt ;
wire [1:0] \FCR_0|SYNC0|ff ;
wire [24:0] \CONFIG_IND_0|count ;
wire [12:0] \RS232_DES_0|latch_cnt ;
wire [1:0] \FCR_0|SYNC1|ff ;
wire [7:0] \RS232_SER_0|shift_reg ;
wire [1:0] \RS232_DES_0|SYNC0|ff ;
wire [2:0] \RS232_SER_0|shift_cnt ;
wire [47:0] \FCR_0|adr ;
wire [7:0] rsp_byte_data_reg;
wire [7:0] \FCR_0|param ;


// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\CONFIG_IND_0|blink_configed~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \CLOCK4_50~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK4_50),
	.obar());
// synopsys translate_off
defparam \CLOCK4_50~output .bus_hold = "false";
defparam \CLOCK4_50~output .open_drain_output = "true";
defparam \CLOCK4_50~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \SD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[0]~output .bus_hold = "false";
defparam \SD_DATA[0]~output .open_drain_output = "true";
defparam \SD_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \SD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[1]~output .bus_hold = "false";
defparam \SD_DATA[1]~output .open_drain_output = "true";
defparam \SD_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \SD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[2]~output .bus_hold = "false";
defparam \SD_DATA[2]~output .open_drain_output = "true";
defparam \SD_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \SD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[3]~output .bus_hold = "false";
defparam \SD_DATA[3]~output .open_drain_output = "true";
defparam \SD_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(!\RS232_SER_0|tx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "false";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas \RS232_SER_0|fsm.S_START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_START~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N51
cyclonev_lcell_comb \RS232_SER_0|Selector2~0 (
// Equation(s):
// \RS232_SER_0|Selector2~0_combout  = ( \RS232_SER_0|fsm.S_START~DUPLICATE_q  & ( \RS232_SER_0|shift_cnt [0] ) ) # ( !\RS232_SER_0|fsm.S_START~DUPLICATE_q  & ( (\RS232_SER_0|fsm.S_STOP~q  & \RS232_SER_0|shift_cnt [0]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_STOP~q ),
	.datac(gnd),
	.datad(!\RS232_SER_0|shift_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector2~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector2~0 .lut_mask = 64'h0033003300FF00FF;
defparam \RS232_SER_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N0
cyclonev_lcell_comb \RS232_SER_0|Add0~45 (
// Equation(s):
// \RS232_SER_0|Add0~45_sumout  = SUM(( \RS232_SER_0|launch_cnt [0] ) + ( VCC ) + ( !VCC ))
// \RS232_SER_0|Add0~46  = CARRY(( \RS232_SER_0|launch_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_SER_0|launch_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~45_sumout ),
	.cout(\RS232_SER_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~45 .extended_lut = "off";
defparam \RS232_SER_0|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \RS232_SER_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N3
cyclonev_lcell_comb \RS232_SER_0|Add0~29 (
// Equation(s):
// \RS232_SER_0|Add0~29_sumout  = SUM(( \RS232_SER_0|launch_cnt [1] ) + ( GND ) + ( \RS232_SER_0|Add0~46  ))
// \RS232_SER_0|Add0~30  = CARRY(( \RS232_SER_0|launch_cnt [1] ) + ( GND ) + ( \RS232_SER_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_SER_0|launch_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~29_sumout ),
	.cout(\RS232_SER_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~29 .extended_lut = "off";
defparam \RS232_SER_0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_SER_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N6
cyclonev_lcell_comb \RS232_SER_0|Add0~9 (
// Equation(s):
// \RS232_SER_0|Add0~9_sumout  = SUM(( \RS232_SER_0|launch_cnt [2] ) + ( GND ) + ( \RS232_SER_0|Add0~30  ))
// \RS232_SER_0|Add0~10  = CARRY(( \RS232_SER_0|launch_cnt [2] ) + ( GND ) + ( \RS232_SER_0|Add0~30  ))

	.dataa(gnd),
	.datab(!\RS232_SER_0|launch_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~9_sumout ),
	.cout(\RS232_SER_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~9 .extended_lut = "off";
defparam \RS232_SER_0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_SER_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N8
dffeas \RS232_SER_0|launch_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[2] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N9
cyclonev_lcell_comb \RS232_SER_0|Add0~21 (
// Equation(s):
// \RS232_SER_0|Add0~21_sumout  = SUM(( \RS232_SER_0|launch_cnt [3] ) + ( GND ) + ( \RS232_SER_0|Add0~10  ))
// \RS232_SER_0|Add0~22  = CARRY(( \RS232_SER_0|launch_cnt [3] ) + ( GND ) + ( \RS232_SER_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|launch_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~21_sumout ),
	.cout(\RS232_SER_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~21 .extended_lut = "off";
defparam \RS232_SER_0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_SER_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N11
dffeas \RS232_SER_0|launch_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[3] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N12
cyclonev_lcell_comb \RS232_SER_0|Add0~5 (
// Equation(s):
// \RS232_SER_0|Add0~5_sumout  = SUM(( \RS232_SER_0|launch_cnt [4] ) + ( GND ) + ( \RS232_SER_0|Add0~22  ))
// \RS232_SER_0|Add0~6  = CARRY(( \RS232_SER_0|launch_cnt [4] ) + ( GND ) + ( \RS232_SER_0|Add0~22  ))

	.dataa(gnd),
	.datab(!\RS232_SER_0|launch_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~5_sumout ),
	.cout(\RS232_SER_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~5 .extended_lut = "off";
defparam \RS232_SER_0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_SER_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N14
dffeas \RS232_SER_0|launch_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[4] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N15
cyclonev_lcell_comb \RS232_SER_0|Add0~13 (
// Equation(s):
// \RS232_SER_0|Add0~13_sumout  = SUM(( \RS232_SER_0|launch_cnt [5] ) + ( GND ) + ( \RS232_SER_0|Add0~6  ))
// \RS232_SER_0|Add0~14  = CARRY(( \RS232_SER_0|launch_cnt [5] ) + ( GND ) + ( \RS232_SER_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|launch_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~13_sumout ),
	.cout(\RS232_SER_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~13 .extended_lut = "off";
defparam \RS232_SER_0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_SER_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N17
dffeas \RS232_SER_0|launch_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[5] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N18
cyclonev_lcell_comb \RS232_SER_0|Add0~17 (
// Equation(s):
// \RS232_SER_0|Add0~17_sumout  = SUM(( \RS232_SER_0|launch_cnt [6] ) + ( GND ) + ( \RS232_SER_0|Add0~14  ))
// \RS232_SER_0|Add0~18  = CARRY(( \RS232_SER_0|launch_cnt [6] ) + ( GND ) + ( \RS232_SER_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|launch_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~17_sumout ),
	.cout(\RS232_SER_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~17 .extended_lut = "off";
defparam \RS232_SER_0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_SER_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N20
dffeas \RS232_SER_0|launch_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[6] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N21
cyclonev_lcell_comb \RS232_SER_0|Add0~33 (
// Equation(s):
// \RS232_SER_0|Add0~33_sumout  = SUM(( \RS232_SER_0|launch_cnt [7] ) + ( GND ) + ( \RS232_SER_0|Add0~18  ))
// \RS232_SER_0|Add0~34  = CARRY(( \RS232_SER_0|launch_cnt [7] ) + ( GND ) + ( \RS232_SER_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_SER_0|launch_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~33_sumout ),
	.cout(\RS232_SER_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~33 .extended_lut = "off";
defparam \RS232_SER_0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_SER_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N23
dffeas \RS232_SER_0|launch_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[7] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N24
cyclonev_lcell_comb \RS232_SER_0|Add0~37 (
// Equation(s):
// \RS232_SER_0|Add0~37_sumout  = SUM(( \RS232_SER_0|launch_cnt [8] ) + ( GND ) + ( \RS232_SER_0|Add0~34  ))
// \RS232_SER_0|Add0~38  = CARRY(( \RS232_SER_0|launch_cnt [8] ) + ( GND ) + ( \RS232_SER_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|launch_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~37_sumout ),
	.cout(\RS232_SER_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~37 .extended_lut = "off";
defparam \RS232_SER_0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_SER_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N26
dffeas \RS232_SER_0|launch_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[8] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N27
cyclonev_lcell_comb \RS232_SER_0|Add0~41 (
// Equation(s):
// \RS232_SER_0|Add0~41_sumout  = SUM(( \RS232_SER_0|launch_cnt [9] ) + ( GND ) + ( \RS232_SER_0|Add0~38  ))
// \RS232_SER_0|Add0~42  = CARRY(( \RS232_SER_0|launch_cnt [9] ) + ( GND ) + ( \RS232_SER_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_SER_0|launch_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~41_sumout ),
	.cout(\RS232_SER_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~41 .extended_lut = "off";
defparam \RS232_SER_0|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_SER_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N29
dffeas \RS232_SER_0|launch_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[9] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N30
cyclonev_lcell_comb \RS232_SER_0|Add0~1 (
// Equation(s):
// \RS232_SER_0|Add0~1_sumout  = SUM(( \RS232_SER_0|launch_cnt [10] ) + ( GND ) + ( \RS232_SER_0|Add0~42  ))
// \RS232_SER_0|Add0~2  = CARRY(( \RS232_SER_0|launch_cnt [10] ) + ( GND ) + ( \RS232_SER_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\RS232_SER_0|launch_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~1_sumout ),
	.cout(\RS232_SER_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~1 .extended_lut = "off";
defparam \RS232_SER_0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_SER_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N32
dffeas \RS232_SER_0|launch_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[10] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N33
cyclonev_lcell_comb \RS232_SER_0|Add0~25 (
// Equation(s):
// \RS232_SER_0|Add0~25_sumout  = SUM(( \RS232_SER_0|launch_cnt [11] ) + ( GND ) + ( \RS232_SER_0|Add0~2  ))
// \RS232_SER_0|Add0~26  = CARRY(( \RS232_SER_0|launch_cnt [11] ) + ( GND ) + ( \RS232_SER_0|Add0~2  ))

	.dataa(!\RS232_SER_0|launch_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~25_sumout ),
	.cout(\RS232_SER_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~25 .extended_lut = "off";
defparam \RS232_SER_0|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \RS232_SER_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N35
dffeas \RS232_SER_0|launch_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[11] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N54
cyclonev_lcell_comb \RS232_SER_0|Equal0~0 (
// Equation(s):
// \RS232_SER_0|Equal0~0_combout  = ( \RS232_SER_0|launch_cnt [4] & ( !\RS232_SER_0|launch_cnt [5] & ( (\RS232_SER_0|launch_cnt [6] & (\RS232_SER_0|launch_cnt [3] & (!\RS232_SER_0|launch_cnt [11] & !\RS232_SER_0|launch_cnt [2]))) ) ) )

	.dataa(!\RS232_SER_0|launch_cnt [6]),
	.datab(!\RS232_SER_0|launch_cnt [3]),
	.datac(!\RS232_SER_0|launch_cnt [11]),
	.datad(!\RS232_SER_0|launch_cnt [2]),
	.datae(!\RS232_SER_0|launch_cnt [4]),
	.dataf(!\RS232_SER_0|launch_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Equal0~0 .extended_lut = "off";
defparam \RS232_SER_0|Equal0~0 .lut_mask = 64'h0000100000000000;
defparam \RS232_SER_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N20
dffeas \RS232_SER_0|fsm.00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.00 .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.00 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N57
cyclonev_lcell_comb \RS232_SER_0|Selector19~3 (
// Equation(s):
// \RS232_SER_0|Selector19~3_combout  = ( !\RS232_SER_0|fsm.00~q  & ( \FCR_0|rsp_byte_req~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|rsp_byte_req~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector19~3 .extended_lut = "off";
defparam \RS232_SER_0|Selector19~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RS232_SER_0|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N59
dffeas \RS232_SER_0|tx_fifo_rd_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|tx_fifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|tx_fifo_rd_en .is_wysiwyg = "true";
defparam \RS232_SER_0|tx_fifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N19
dffeas \FCR_0|SYNC1|ff[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_SER_0|tx_fifo_rd_en~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC1|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC1|ff[0] .is_wysiwyg = "true";
defparam \FCR_0|SYNC1|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N44
dffeas \FCR_0|SYNC1|ff[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|SYNC1|ff [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC1|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC1|ff[1] .is_wysiwyg = "true";
defparam \FCR_0|SYNC1|ff[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N45
cyclonev_lcell_comb \FCR_0|NEDGE1|ff~feeder (
// Equation(s):
// \FCR_0|NEDGE1|ff~feeder_combout  = ( \FCR_0|SYNC1|ff [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|SYNC1|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|NEDGE1|ff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|NEDGE1|ff~feeder .extended_lut = "off";
defparam \FCR_0|NEDGE1|ff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|NEDGE1|ff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N46
dffeas \FCR_0|NEDGE1|ff~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|NEDGE1|ff~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE1|ff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE1|ff~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|NEDGE1|ff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N24
cyclonev_lcell_comb \FCR_0|rsp_byte_req~0 (
// Equation(s):
// \FCR_0|rsp_byte_req~0_combout  = ( !\FCR_0|NEDGE1|ff~DUPLICATE_q  & ( !\FCR_0|SYNC1|ff [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|NEDGE1|ff~DUPLICATE_q ),
	.dataf(!\FCR_0|SYNC1|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_byte_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_byte_req~0 .extended_lut = "off";
defparam \FCR_0|rsp_byte_req~0 .lut_mask = 64'hFFFF000000000000;
defparam \FCR_0|rsp_byte_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N0
cyclonev_lcell_comb \RS232_DES_0|Add0~25 (
// Equation(s):
// \RS232_DES_0|Add0~25_sumout  = SUM(( \RS232_DES_0|latch_cnt [0] ) + ( VCC ) + ( !VCC ))
// \RS232_DES_0|Add0~26  = CARRY(( \RS232_DES_0|latch_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~25_sumout ),
	.cout(\RS232_DES_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~25 .extended_lut = "off";
defparam \RS232_DES_0|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \RS232_DES_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N6
cyclonev_lcell_comb \RS232_DES_0|Add0~5 (
// Equation(s):
// \RS232_DES_0|Add0~5_sumout  = SUM(( \RS232_DES_0|latch_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~22  ))
// \RS232_DES_0|Add0~6  = CARRY(( \RS232_DES_0|latch_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~5_sumout ),
	.cout(\RS232_DES_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~5 .extended_lut = "off";
defparam \RS232_DES_0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_DES_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N9
cyclonev_lcell_comb \RS232_DES_0|Add0~17 (
// Equation(s):
// \RS232_DES_0|Add0~17_sumout  = SUM(( \RS232_DES_0|latch_cnt [3] ) + ( GND ) + ( \RS232_DES_0|Add0~6  ))
// \RS232_DES_0|Add0~18  = CARRY(( \RS232_DES_0|latch_cnt [3] ) + ( GND ) + ( \RS232_DES_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|latch_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~17_sumout ),
	.cout(\RS232_DES_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~17 .extended_lut = "off";
defparam \RS232_DES_0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_DES_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N11
dffeas \RS232_DES_0|latch_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[3] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N12
cyclonev_lcell_comb \RS232_DES_0|Add0~1 (
// Equation(s):
// \RS232_DES_0|Add0~1_sumout  = SUM(( \RS232_DES_0|latch_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~18  ))
// \RS232_DES_0|Add0~2  = CARRY(( \RS232_DES_0|latch_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~18  ))

	.dataa(gnd),
	.datab(!\RS232_DES_0|latch_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~1_sumout ),
	.cout(\RS232_DES_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~1 .extended_lut = "off";
defparam \RS232_DES_0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_DES_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N13
dffeas \RS232_DES_0|latch_cnt[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N15
cyclonev_lcell_comb \RS232_DES_0|Add0~49 (
// Equation(s):
// \RS232_DES_0|Add0~49_sumout  = SUM(( \RS232_DES_0|latch_cnt [5] ) + ( GND ) + ( \RS232_DES_0|Add0~2  ))
// \RS232_DES_0|Add0~50  = CARRY(( \RS232_DES_0|latch_cnt [5] ) + ( GND ) + ( \RS232_DES_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|latch_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~49_sumout ),
	.cout(\RS232_DES_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~49 .extended_lut = "off";
defparam \RS232_DES_0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_DES_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N17
dffeas \RS232_DES_0|latch_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[5] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y44_N14
dffeas \RS232_DES_0|latch_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[4] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N18
cyclonev_lcell_comb \RS232_DES_0|Add0~45 (
// Equation(s):
// \RS232_DES_0|Add0~45_sumout  = SUM(( \RS232_DES_0|latch_cnt [6] ) + ( GND ) + ( \RS232_DES_0|Add0~50  ))
// \RS232_DES_0|Add0~46  = CARRY(( \RS232_DES_0|latch_cnt [6] ) + ( GND ) + ( \RS232_DES_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|latch_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~45_sumout ),
	.cout(\RS232_DES_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~45 .extended_lut = "off";
defparam \RS232_DES_0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_DES_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N20
dffeas \RS232_DES_0|latch_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[6] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N21
cyclonev_lcell_comb \RS232_DES_0|Add0~13 (
// Equation(s):
// \RS232_DES_0|Add0~13_sumout  = SUM(( \RS232_DES_0|latch_cnt [7] ) + ( GND ) + ( \RS232_DES_0|Add0~46  ))
// \RS232_DES_0|Add0~14  = CARRY(( \RS232_DES_0|latch_cnt [7] ) + ( GND ) + ( \RS232_DES_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~13_sumout ),
	.cout(\RS232_DES_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~13 .extended_lut = "off";
defparam \RS232_DES_0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_DES_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N23
dffeas \RS232_DES_0|latch_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[7] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N24
cyclonev_lcell_comb \RS232_DES_0|Add0~9 (
// Equation(s):
// \RS232_DES_0|Add0~9_sumout  = SUM(( \RS232_DES_0|latch_cnt [8] ) + ( GND ) + ( \RS232_DES_0|Add0~14  ))
// \RS232_DES_0|Add0~10  = CARRY(( \RS232_DES_0|latch_cnt [8] ) + ( GND ) + ( \RS232_DES_0|Add0~14  ))

	.dataa(gnd),
	.datab(!\RS232_DES_0|latch_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~9_sumout ),
	.cout(\RS232_DES_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~9 .extended_lut = "off";
defparam \RS232_DES_0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_DES_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N25
dffeas \RS232_DES_0|latch_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[8] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N27
cyclonev_lcell_comb \RS232_DES_0|Add0~41 (
// Equation(s):
// \RS232_DES_0|Add0~41_sumout  = SUM(( \RS232_DES_0|latch_cnt [9] ) + ( GND ) + ( \RS232_DES_0|Add0~10  ))
// \RS232_DES_0|Add0~42  = CARRY(( \RS232_DES_0|latch_cnt [9] ) + ( GND ) + ( \RS232_DES_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~41_sumout ),
	.cout(\RS232_DES_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~41 .extended_lut = "off";
defparam \RS232_DES_0|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_DES_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N29
dffeas \RS232_DES_0|latch_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[9] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N30
cyclonev_lcell_comb \RS232_DES_0|Add0~37 (
// Equation(s):
// \RS232_DES_0|Add0~37_sumout  = SUM(( \RS232_DES_0|latch_cnt [10] ) + ( GND ) + ( \RS232_DES_0|Add0~42  ))
// \RS232_DES_0|Add0~38  = CARRY(( \RS232_DES_0|latch_cnt [10] ) + ( GND ) + ( \RS232_DES_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\RS232_DES_0|latch_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~37_sumout ),
	.cout(\RS232_DES_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~37 .extended_lut = "off";
defparam \RS232_DES_0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \RS232_DES_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N32
dffeas \RS232_DES_0|latch_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[10] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y44_N37
dffeas \RS232_DES_0|latch_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[12] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N33
cyclonev_lcell_comb \RS232_DES_0|Add0~29 (
// Equation(s):
// \RS232_DES_0|Add0~29_sumout  = SUM(( \RS232_DES_0|latch_cnt [11] ) + ( GND ) + ( \RS232_DES_0|Add0~38  ))
// \RS232_DES_0|Add0~30  = CARRY(( \RS232_DES_0|latch_cnt [11] ) + ( GND ) + ( \RS232_DES_0|Add0~38  ))

	.dataa(!\RS232_DES_0|latch_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~29_sumout ),
	.cout(\RS232_DES_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~29 .extended_lut = "off";
defparam \RS232_DES_0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \RS232_DES_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N35
dffeas \RS232_DES_0|latch_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[11] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N36
cyclonev_lcell_comb \RS232_DES_0|Add0~33 (
// Equation(s):
// \RS232_DES_0|Add0~33_sumout  = SUM(( \RS232_DES_0|latch_cnt [12] ) + ( GND ) + ( \RS232_DES_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~33 .extended_lut = "off";
defparam \RS232_DES_0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_DES_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N38
dffeas \RS232_DES_0|latch_cnt[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N15
cyclonev_lcell_comb \RS232_DES_0|Equal0~1 (
// Equation(s):
// \RS232_DES_0|Equal0~1_combout  = ( !\RS232_DES_0|latch_cnt[12]~DUPLICATE_q  & ( \RS232_DES_0|latch_cnt [11] & ( (!\RS232_DES_0|latch_cnt [10] & (!\RS232_DES_0|latch_cnt [6] & \RS232_DES_0|latch_cnt [9])) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [10]),
	.datab(gnd),
	.datac(!\RS232_DES_0|latch_cnt [6]),
	.datad(!\RS232_DES_0|latch_cnt [9]),
	.datae(!\RS232_DES_0|latch_cnt[12]~DUPLICATE_q ),
	.dataf(!\RS232_DES_0|latch_cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal0~1 .extended_lut = "off";
defparam \RS232_DES_0|Equal0~1 .lut_mask = 64'h0000000000A00000;
defparam \RS232_DES_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N8
dffeas \RS232_DES_0|latch_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y44_N4
dffeas \RS232_DES_0|latch_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N57
cyclonev_lcell_comb \RS232_DES_0|Equal0~0 (
// Equation(s):
// \RS232_DES_0|Equal0~0_combout  = ( !\RS232_DES_0|latch_cnt [1] & ( (!\RS232_DES_0|latch_cnt [7] & (\RS232_DES_0|latch_cnt [3] & (!\RS232_DES_0|latch_cnt [8] & !\RS232_DES_0|latch_cnt [0]))) ) )

	.dataa(!\RS232_DES_0|latch_cnt [7]),
	.datab(!\RS232_DES_0|latch_cnt [3]),
	.datac(!\RS232_DES_0|latch_cnt [8]),
	.datad(!\RS232_DES_0|latch_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal0~0 .extended_lut = "off";
defparam \RS232_DES_0|Equal0~0 .lut_mask = 64'h2000200000000000;
defparam \RS232_DES_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N39
cyclonev_lcell_comb \RS232_DES_0|Equal0~2 (
// Equation(s):
// \RS232_DES_0|Equal0~2_combout  = ( \RS232_DES_0|Equal0~0_combout  & ( (\RS232_DES_0|latch_cnt [5] & (!\RS232_DES_0|latch_cnt [4] & (\RS232_DES_0|Equal0~1_combout  & \RS232_DES_0|latch_cnt [2]))) ) )

	.dataa(!\RS232_DES_0|latch_cnt [5]),
	.datab(!\RS232_DES_0|latch_cnt [4]),
	.datac(!\RS232_DES_0|Equal0~1_combout ),
	.datad(!\RS232_DES_0|latch_cnt [2]),
	.datae(!\RS232_DES_0|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal0~2 .extended_lut = "off";
defparam \RS232_DES_0|Equal0~2 .lut_mask = 64'h0000000400000004;
defparam \RS232_DES_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N58
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y44_N34
dffeas \RS232_DES_0|SYNC0|ff[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\GPIO_1[28]~input_o ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|SYNC0|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|SYNC0|ff[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|SYNC0|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N17
dffeas \RS232_DES_0|SYNC0|ff[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|SYNC0|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|SYNC0|ff[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|SYNC0|ff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N53
dffeas \RS232_DES_0|NEDGE0|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|NEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|NEDGE0|ff .is_wysiwyg = "true";
defparam \RS232_DES_0|NEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N42
cyclonev_lcell_comb \RS232_DES_0|Equal2~1 (
// Equation(s):
// \RS232_DES_0|Equal2~1_combout  = ( \RS232_DES_0|latch_cnt[12]~DUPLICATE_q  & ( !\RS232_DES_0|latch_cnt [11] & ( (!\RS232_DES_0|latch_cnt [9] & (\RS232_DES_0|latch_cnt [10] & (\RS232_DES_0|latch_cnt [6] & !\RS232_DES_0|latch_cnt [5]))) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [9]),
	.datab(!\RS232_DES_0|latch_cnt [10]),
	.datac(!\RS232_DES_0|latch_cnt [6]),
	.datad(!\RS232_DES_0|latch_cnt [5]),
	.datae(!\RS232_DES_0|latch_cnt[12]~DUPLICATE_q ),
	.dataf(!\RS232_DES_0|latch_cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal2~1 .extended_lut = "off";
defparam \RS232_DES_0|Equal2~1 .lut_mask = 64'h0000020000000000;
defparam \RS232_DES_0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N48
cyclonev_lcell_comb \RS232_DES_0|always0~1 (
// Equation(s):
// \RS232_DES_0|always0~1_combout  = ( \RS232_DES_0|Equal2~0_combout  & ( \RS232_DES_0|fsm.S_STOP~q  & ( (\RS232_DES_0|Equal2~1_combout  & \RS232_DES_0|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|Equal2~1_combout ),
	.datac(gnd),
	.datad(!\RS232_DES_0|Equal0~0_combout ),
	.datae(!\RS232_DES_0|Equal2~0_combout ),
	.dataf(!\RS232_DES_0|fsm.S_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|always0~1 .extended_lut = "off";
defparam \RS232_DES_0|always0~1 .lut_mask = 64'h0000000000000033;
defparam \RS232_DES_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N56
dffeas \RS232_DES_0|shift_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N21
cyclonev_lcell_comb \RS232_DES_0|Selector15~1 (
// Equation(s):
// \RS232_DES_0|Selector15~1_combout  = ( \RS232_DES_0|fsm.S_STOP~q  & ( \RS232_DES_0|shift_cnt [0] ) ) # ( !\RS232_DES_0|fsm.S_STOP~q  & ( (\RS232_DES_0|fsm.S_START~DUPLICATE_q  & \RS232_DES_0|shift_cnt [0]) ) )

	.dataa(!\RS232_DES_0|fsm.S_START~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|shift_cnt [0]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.S_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector15~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector15~1 .lut_mask = 64'h0055005500FF00FF;
defparam \RS232_DES_0|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y44_N8
dffeas \RS232_DES_0|fsm.S_SHIFT~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_SHIFT~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_SHIFT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N57
cyclonev_lcell_comb \RS232_DES_0|Selector16~0 (
// Equation(s):
// \RS232_DES_0|Selector16~0_combout  = ( \RS232_DES_0|latch_cnt [5] & ( \RS232_DES_0|fsm.S_START~DUPLICATE_q  & ( (\RS232_DES_0|latch_cnt [2] & (!\RS232_DES_0|latch_cnt [4] & (\RS232_DES_0|Equal0~0_combout  & \RS232_DES_0|Equal0~1_combout ))) ) ) )

	.dataa(!\RS232_DES_0|latch_cnt [2]),
	.datab(!\RS232_DES_0|latch_cnt [4]),
	.datac(!\RS232_DES_0|Equal0~0_combout ),
	.datad(!\RS232_DES_0|Equal0~1_combout ),
	.datae(!\RS232_DES_0|latch_cnt [5]),
	.dataf(!\RS232_DES_0|fsm.S_START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector16~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector16~0 .lut_mask = 64'h0000000000000004;
defparam \RS232_DES_0|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N6
cyclonev_lcell_comb \RS232_DES_0|Selector18~0 (
// Equation(s):
// \RS232_DES_0|Selector18~0_combout  = ( !\RS232_DES_0|always0~1_combout  & ( (!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & ((\RS232_DES_0|Selector16~0_combout ))) # (\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q  & (!\RS232_DES_0|Selector16~1_combout )) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!\RS232_DES_0|Selector16~1_combout ),
	.datad(!\RS232_DES_0|Selector16~0_combout ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector18~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector18~0 .lut_mask = 64'h30FC30FC00000000;
defparam \RS232_DES_0|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y44_N7
dffeas \RS232_DES_0|fsm.S_SHIFT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_SHIFT .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_SHIFT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N54
cyclonev_lcell_comb \RS232_DES_0|Selector15~2 (
// Equation(s):
// \RS232_DES_0|Selector15~2_combout  = ( \RS232_DES_0|shift_cnt [0] & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( ((!\RS232_DES_0|Equal2~0_combout ) # ((!\RS232_DES_0|Equal0~0_combout ) # (!\RS232_DES_0|Equal2~1_combout ))) # (\RS232_DES_0|Selector15~1_combout ) ) ) 
// ) # ( !\RS232_DES_0|shift_cnt [0] & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( ((\RS232_DES_0|Equal2~0_combout  & (\RS232_DES_0|Equal0~0_combout  & \RS232_DES_0|Equal2~1_combout ))) # (\RS232_DES_0|Selector15~1_combout ) ) ) ) # ( \RS232_DES_0|shift_cnt [0] & ( 
// !\RS232_DES_0|fsm.S_SHIFT~q  & ( \RS232_DES_0|Selector15~1_combout  ) ) ) # ( !\RS232_DES_0|shift_cnt [0] & ( !\RS232_DES_0|fsm.S_SHIFT~q  & ( \RS232_DES_0|Selector15~1_combout  ) ) )

	.dataa(!\RS232_DES_0|Selector15~1_combout ),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(!\RS232_DES_0|Equal0~0_combout ),
	.datad(!\RS232_DES_0|Equal2~1_combout ),
	.datae(!\RS232_DES_0|shift_cnt [0]),
	.dataf(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector15~2 .extended_lut = "off";
defparam \RS232_DES_0|Selector15~2 .lut_mask = 64'h555555555557FFFD;
defparam \RS232_DES_0|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N55
dffeas \RS232_DES_0|shift_cnt[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N51
cyclonev_lcell_comb \RS232_DES_0|Equal2~2 (
// Equation(s):
// \RS232_DES_0|Equal2~2_combout  = ( \RS232_DES_0|Equal0~0_combout  & ( (\RS232_DES_0|Equal2~1_combout  & \RS232_DES_0|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|Equal2~1_combout ),
	.datad(!\RS232_DES_0|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal2~2 .extended_lut = "off";
defparam \RS232_DES_0|Equal2~2 .lut_mask = 64'h00000000000F000F;
defparam \RS232_DES_0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N32
dffeas \RS232_DES_0|fsm.S_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_START .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N24
cyclonev_lcell_comb \RS232_DES_0|Selector14~0 (
// Equation(s):
// \RS232_DES_0|Selector14~0_combout  = ( \RS232_DES_0|shift_cnt [1] & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( ((!\RS232_DES_0|shift_cnt[0]~DUPLICATE_q ) # ((!\RS232_DES_0|Equal2~2_combout ) # (\RS232_DES_0|fsm.S_START~q ))) # (\RS232_DES_0|fsm.S_STOP~q ) ) ) ) # 
// ( !\RS232_DES_0|shift_cnt [1] & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( (\RS232_DES_0|shift_cnt[0]~DUPLICATE_q  & \RS232_DES_0|Equal2~2_combout ) ) ) ) # ( \RS232_DES_0|shift_cnt [1] & ( !\RS232_DES_0|fsm.S_SHIFT~q  & ( (\RS232_DES_0|fsm.S_START~q ) # 
// (\RS232_DES_0|fsm.S_STOP~q ) ) ) )

	.dataa(!\RS232_DES_0|fsm.S_STOP~q ),
	.datab(!\RS232_DES_0|shift_cnt[0]~DUPLICATE_q ),
	.datac(!\RS232_DES_0|Equal2~2_combout ),
	.datad(!\RS232_DES_0|fsm.S_START~q ),
	.datae(!\RS232_DES_0|shift_cnt [1]),
	.dataf(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector14~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector14~0 .lut_mask = 64'h000055FF0303FDFF;
defparam \RS232_DES_0|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N25
dffeas \RS232_DES_0|shift_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N42
cyclonev_lcell_comb \RS232_DES_0|Selector13~0 (
// Equation(s):
// \RS232_DES_0|Selector13~0_combout  = ( \RS232_DES_0|Equal0~0_combout  & ( \RS232_DES_0|Equal2~1_combout  & ( (\RS232_DES_0|shift_cnt [1] & (\RS232_DES_0|shift_cnt[0]~DUPLICATE_q  & \RS232_DES_0|Equal2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|shift_cnt [1]),
	.datac(!\RS232_DES_0|shift_cnt[0]~DUPLICATE_q ),
	.datad(!\RS232_DES_0|Equal2~0_combout ),
	.datae(!\RS232_DES_0|Equal0~0_combout ),
	.dataf(!\RS232_DES_0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector13~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector13~0 .lut_mask = 64'h0000000000000003;
defparam \RS232_DES_0|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N9
cyclonev_lcell_comb \RS232_DES_0|Selector13~1 (
// Equation(s):
// \RS232_DES_0|Selector13~1_combout  = ( \RS232_DES_0|Selector13~0_combout  & ( (!\RS232_DES_0|shift_cnt [2] & (((\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )))) # (\RS232_DES_0|shift_cnt [2] & (((\RS232_DES_0|fsm.S_STOP~q )) # 
// (\RS232_DES_0|fsm.S_START~DUPLICATE_q ))) ) ) # ( !\RS232_DES_0|Selector13~0_combout  & ( (\RS232_DES_0|shift_cnt [2] & (((\RS232_DES_0|fsm.S_STOP~q ) # (\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )) # (\RS232_DES_0|fsm.S_START~DUPLICATE_q ))) ) )

	.dataa(!\RS232_DES_0|fsm.S_START~DUPLICATE_q ),
	.datab(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!\RS232_DES_0|fsm.S_STOP~q ),
	.datad(!\RS232_DES_0|shift_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector13~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector13~1 .lut_mask = 64'h007F007F335F335F;
defparam \RS232_DES_0|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y44_N10
dffeas \RS232_DES_0|shift_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|shift_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|shift_cnt[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|shift_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N24
cyclonev_lcell_comb \RS232_DES_0|Selector16~1 (
// Equation(s):
// \RS232_DES_0|Selector16~1_combout  = ( \RS232_DES_0|Equal2~0_combout  & ( \RS232_DES_0|Equal2~1_combout  & ( (\RS232_DES_0|shift_cnt[0]~DUPLICATE_q  & (\RS232_DES_0|shift_cnt [1] & (\RS232_DES_0|shift_cnt [2] & \RS232_DES_0|Equal0~0_combout ))) ) ) )

	.dataa(!\RS232_DES_0|shift_cnt[0]~DUPLICATE_q ),
	.datab(!\RS232_DES_0|shift_cnt [1]),
	.datac(!\RS232_DES_0|shift_cnt [2]),
	.datad(!\RS232_DES_0|Equal0~0_combout ),
	.datae(!\RS232_DES_0|Equal2~0_combout ),
	.dataf(!\RS232_DES_0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector16~1 .extended_lut = "off";
defparam \RS232_DES_0|Selector16~1 .lut_mask = 64'h0000000000000001;
defparam \RS232_DES_0|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N30
cyclonev_lcell_comb \RS232_DES_0|fsm.S_STOP~0 (
// Equation(s):
// \RS232_DES_0|fsm.S_STOP~0_combout  = ( \RS232_DES_0|fsm.S_STOP~q  & ( \RS232_DES_0|Selector16~0_combout  & ( (\RS232_DES_0|Selector16~1_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) ) # ( !\RS232_DES_0|fsm.S_STOP~q  & ( 
// \RS232_DES_0|Selector16~0_combout  & ( (\RS232_DES_0|Selector16~1_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) ) # ( \RS232_DES_0|fsm.S_STOP~q  & ( !\RS232_DES_0|Selector16~0_combout  & ( (!\RS232_DES_0|always0~1_combout  & 
// ((!\RS232_DES_0|Selector16~2_combout ) # ((\RS232_DES_0|Selector16~1_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )))) # (\RS232_DES_0|always0~1_combout  & (((\RS232_DES_0|Selector16~1_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q )))) ) ) ) # ( 
// !\RS232_DES_0|fsm.S_STOP~q  & ( !\RS232_DES_0|Selector16~0_combout  & ( (\RS232_DES_0|Selector16~1_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) )

	.dataa(!\RS232_DES_0|always0~1_combout ),
	.datab(!\RS232_DES_0|Selector16~2_combout ),
	.datac(!\RS232_DES_0|Selector16~1_combout ),
	.datad(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datae(!\RS232_DES_0|fsm.S_STOP~q ),
	.dataf(!\RS232_DES_0|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|fsm.S_STOP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_STOP~0 .extended_lut = "off";
defparam \RS232_DES_0|fsm.S_STOP~0 .lut_mask = 64'h000F888F000F000F;
defparam \RS232_DES_0|fsm.S_STOP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y44_N32
dffeas \RS232_DES_0|fsm.S_STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|fsm.S_STOP~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_STOP .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N18
cyclonev_lcell_comb \RS232_DES_0|Selector16~3 (
// Equation(s):
// \RS232_DES_0|Selector16~3_combout  = ( \RS232_DES_0|SYNC0|ff [1] & ( !\RS232_DES_0|fsm.00~q  ) ) # ( !\RS232_DES_0|SYNC0|ff [1] & ( (!\RS232_DES_0|fsm.00~q  & !\RS232_DES_0|NEDGE0|ff~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|fsm.00~q ),
	.datad(!\RS232_DES_0|NEDGE0|ff~q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector16~3 .extended_lut = "off";
defparam \RS232_DES_0|Selector16~3 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \RS232_DES_0|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N48
cyclonev_lcell_comb \RS232_DES_0|Selector16~4 (
// Equation(s):
// \RS232_DES_0|Selector16~4_combout  = ( !\RS232_DES_0|Selector16~3_combout  & ( (!\RS232_DES_0|Equal0~0_combout ) # ((!\RS232_DES_0|Equal2~1_combout ) # ((!\RS232_DES_0|Equal2~0_combout ) # (!\RS232_DES_0|fsm.S_STOP~q ))) ) )

	.dataa(!\RS232_DES_0|Equal0~0_combout ),
	.datab(!\RS232_DES_0|Equal2~1_combout ),
	.datac(!\RS232_DES_0|Equal2~0_combout ),
	.datad(!\RS232_DES_0|fsm.S_STOP~q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector16~4 .extended_lut = "off";
defparam \RS232_DES_0|Selector16~4 .lut_mask = 64'hFFFEFFFE00000000;
defparam \RS232_DES_0|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N50
dffeas \RS232_DES_0|fsm.00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.00 .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N51
cyclonev_lcell_comb \RS232_DES_0|Selector16~2 (
// Equation(s):
// \RS232_DES_0|Selector16~2_combout  = ( !\RS232_DES_0|fsm.00~q  & ( (\RS232_DES_0|NEDGE0|ff~q  & !\RS232_DES_0|SYNC0|ff [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|NEDGE0|ff~q ),
	.datad(!\RS232_DES_0|SYNC0|ff [1]),
	.datae(gnd),
	.dataf(!\RS232_DES_0|fsm.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector16~2 .extended_lut = "off";
defparam \RS232_DES_0|Selector16~2 .lut_mask = 64'h0F000F0000000000;
defparam \RS232_DES_0|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N30
cyclonev_lcell_comb \RS232_DES_0|Selector17~0 (
// Equation(s):
// \RS232_DES_0|Selector17~0_combout  = ( \RS232_DES_0|fsm.S_START~q  & ( \RS232_DES_0|fsm.S_SHIFT~q  & ( (!\RS232_DES_0|Equal0~2_combout  & (!\RS232_DES_0|always0~1_combout  & !\RS232_DES_0|Selector16~1_combout )) ) ) ) # ( !\RS232_DES_0|fsm.S_START~q  & ( 
// \RS232_DES_0|fsm.S_SHIFT~q  & ( (\RS232_DES_0|Selector16~2_combout  & (!\RS232_DES_0|always0~1_combout  & !\RS232_DES_0|Selector16~1_combout )) ) ) ) # ( \RS232_DES_0|fsm.S_START~q  & ( !\RS232_DES_0|fsm.S_SHIFT~q  & ( (!\RS232_DES_0|Equal0~2_combout  & 
// !\RS232_DES_0|always0~1_combout ) ) ) ) # ( !\RS232_DES_0|fsm.S_START~q  & ( !\RS232_DES_0|fsm.S_SHIFT~q  & ( (\RS232_DES_0|Selector16~2_combout  & !\RS232_DES_0|always0~1_combout ) ) ) )

	.dataa(!\RS232_DES_0|Equal0~2_combout ),
	.datab(!\RS232_DES_0|Selector16~2_combout ),
	.datac(!\RS232_DES_0|always0~1_combout ),
	.datad(!\RS232_DES_0|Selector16~1_combout ),
	.datae(!\RS232_DES_0|fsm.S_START~q ),
	.dataf(!\RS232_DES_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector17~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector17~0 .lut_mask = 64'h3030A0A03000A000;
defparam \RS232_DES_0|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N31
dffeas \RS232_DES_0|fsm.S_START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.S_START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.S_START~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.S_START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N49
dffeas \RS232_DES_0|fsm.00~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|fsm.00~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|fsm.00~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|fsm.00~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N48
cyclonev_lcell_comb \RS232_DES_0|latch_cnt[11]~0 (
// Equation(s):
// \RS232_DES_0|latch_cnt[11]~0_combout  = ( \RS232_DES_0|Equal2~2_combout  & ( (!\RS232_DES_0|fsm.S_START~DUPLICATE_q ) # ((!\RS232_DES_0|fsm.00~DUPLICATE_q ) # (\RS232_DES_0|Equal0~2_combout )) ) ) # ( !\RS232_DES_0|Equal2~2_combout  & ( 
// (!\RS232_DES_0|fsm.00~DUPLICATE_q ) # ((\RS232_DES_0|fsm.S_START~DUPLICATE_q  & \RS232_DES_0|Equal0~2_combout )) ) )

	.dataa(!\RS232_DES_0|fsm.S_START~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RS232_DES_0|Equal0~2_combout ),
	.datad(!\RS232_DES_0|fsm.00~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[11]~0 .extended_lut = "off";
defparam \RS232_DES_0|latch_cnt[11]~0 .lut_mask = 64'hFF05FF05FFAFFFAF;
defparam \RS232_DES_0|latch_cnt[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N2
dffeas \RS232_DES_0|latch_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N3
cyclonev_lcell_comb \RS232_DES_0|Add0~21 (
// Equation(s):
// \RS232_DES_0|Add0~21_sumout  = SUM(( \RS232_DES_0|latch_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~26  ))
// \RS232_DES_0|Add0~22  = CARRY(( \RS232_DES_0|latch_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \RS232_DES_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_DES_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_DES_0|Add0~21_sumout ),
	.cout(\RS232_DES_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Add0~21 .extended_lut = "off";
defparam \RS232_DES_0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \RS232_DES_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y44_N5
dffeas \RS232_DES_0|latch_cnt[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y44_N7
dffeas \RS232_DES_0|latch_cnt[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\RS232_DES_0|latch_cnt[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|latch_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|latch_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y44_N54
cyclonev_lcell_comb \RS232_DES_0|Equal2~0 (
// Equation(s):
// \RS232_DES_0|Equal2~0_combout  = ( \RS232_DES_0|latch_cnt[4]~DUPLICATE_q  & ( !\RS232_DES_0|latch_cnt[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RS232_DES_0|latch_cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RS232_DES_0|latch_cnt[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Equal2~0 .extended_lut = "off";
defparam \RS232_DES_0|Equal2~0 .lut_mask = 64'h00000000FF00FF00;
defparam \RS232_DES_0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N12
cyclonev_lcell_comb \RS232_DES_0|always0~2 (
// Equation(s):
// \RS232_DES_0|always0~2_combout  = ( \RS232_DES_0|Equal0~0_combout  & ( \RS232_DES_0|SYNC0|ff [1] & ( (\RS232_DES_0|Equal2~0_combout  & (\RS232_DES_0|fsm.S_STOP~q  & \RS232_DES_0|Equal2~1_combout )) ) ) )

	.dataa(!\RS232_DES_0|Equal2~0_combout ),
	.datab(!\RS232_DES_0|fsm.S_STOP~q ),
	.datac(!\RS232_DES_0|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\RS232_DES_0|Equal0~0_combout ),
	.dataf(!\RS232_DES_0|SYNC0|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|always0~2 .extended_lut = "off";
defparam \RS232_DES_0|always0~2 .lut_mask = 64'h0000000000000101;
defparam \RS232_DES_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N13
dffeas \RS232_DES_0|rx_fifo_wr_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|always0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_wr_en .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y43_N32
dffeas \PEDGE_REQ_0|NEDGE_0|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|NEDGE_0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|NEDGE_0|ff .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|NEDGE_0|ff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N57
cyclonev_lcell_comb \PEDGE_REQ_0|PEDGE_0|ff~feeder (
// Equation(s):
// \PEDGE_REQ_0|PEDGE_0|ff~feeder_combout  = ( \RS232_DES_0|rx_fifo_wr_en~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|rx_fifo_wr_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PEDGE_REQ_0|PEDGE_0|ff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PEDGE_REQ_0|PEDGE_0|ff~feeder .extended_lut = "off";
defparam \PEDGE_REQ_0|PEDGE_0|ff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PEDGE_REQ_0|PEDGE_0|ff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N58
dffeas \PEDGE_REQ_0|PEDGE_0|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PEDGE_REQ_0|PEDGE_0|ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|PEDGE_0|ff .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|PEDGE_0|ff .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y43_N31
dffeas \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N27
cyclonev_lcell_comb \PEDGE_REQ_0|fsm~0 (
// Equation(s):
// \PEDGE_REQ_0|fsm~0_combout  = ( \PEDGE_REQ_0|fsm~q  & ( \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q  & ( \FCR_0|cmd_byte_ack~q  ) ) ) # ( !\PEDGE_REQ_0|fsm~q  & ( \PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q  & ( (\RS232_DES_0|rx_fifo_wr_en~q  & !\PEDGE_REQ_0|PEDGE_0|ff~q 
// ) ) ) ) # ( \PEDGE_REQ_0|fsm~q  & ( !\PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q  ) ) # ( !\PEDGE_REQ_0|fsm~q  & ( !\PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q  & ( (\RS232_DES_0|rx_fifo_wr_en~q  & !\PEDGE_REQ_0|PEDGE_0|ff~q ) ) ) )

	.dataa(!\RS232_DES_0|rx_fifo_wr_en~q ),
	.datab(gnd),
	.datac(!\FCR_0|cmd_byte_ack~q ),
	.datad(!\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.datae(!\PEDGE_REQ_0|fsm~q ),
	.dataf(!\PEDGE_REQ_0|NEDGE_0|ff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PEDGE_REQ_0|fsm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PEDGE_REQ_0|fsm~0 .extended_lut = "off";
defparam \PEDGE_REQ_0|fsm~0 .lut_mask = 64'h5500FFFF55000F0F;
defparam \PEDGE_REQ_0|fsm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N28
dffeas \PEDGE_REQ_0|fsm (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PEDGE_REQ_0|fsm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|fsm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|fsm .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|fsm .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N33
cyclonev_lcell_comb \PEDGE_REQ_0|req~0 (
// Equation(s):
// \PEDGE_REQ_0|req~0_combout  = ( \PEDGE_REQ_0|req~q  & ( \PEDGE_REQ_0|fsm~q  & ( (!\FCR_0|cmd_byte_ack~q  & !\PEDGE_REQ_0|NEDGE_0|ff~q ) ) ) ) # ( \PEDGE_REQ_0|req~q  & ( !\PEDGE_REQ_0|fsm~q  & ( (\RS232_DES_0|rx_fifo_wr_en~q  & !\PEDGE_REQ_0|PEDGE_0|ff~q 
// ) ) ) ) # ( !\PEDGE_REQ_0|req~q  & ( !\PEDGE_REQ_0|fsm~q  & ( (\RS232_DES_0|rx_fifo_wr_en~q  & !\PEDGE_REQ_0|PEDGE_0|ff~q ) ) ) )

	.dataa(!\RS232_DES_0|rx_fifo_wr_en~q ),
	.datab(!\FCR_0|cmd_byte_ack~q ),
	.datac(!\PEDGE_REQ_0|NEDGE_0|ff~q ),
	.datad(!\PEDGE_REQ_0|PEDGE_0|ff~q ),
	.datae(!\PEDGE_REQ_0|req~q ),
	.dataf(!\PEDGE_REQ_0|fsm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PEDGE_REQ_0|req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PEDGE_REQ_0|req~0 .extended_lut = "off";
defparam \PEDGE_REQ_0|req~0 .lut_mask = 64'h550055000000C0C0;
defparam \PEDGE_REQ_0|req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N35
dffeas \PEDGE_REQ_0|req (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PEDGE_REQ_0|req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PEDGE_REQ_0|req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PEDGE_REQ_0|req .is_wysiwyg = "true";
defparam \PEDGE_REQ_0|req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y43_N0
cyclonev_lcell_comb \FCR_0|SYNC0|ff[0]~feeder (
// Equation(s):
// \FCR_0|SYNC0|ff[0]~feeder_combout  = ( \PEDGE_REQ_0|req~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PEDGE_REQ_0|req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|SYNC0|ff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|SYNC0|ff[0]~feeder .extended_lut = "off";
defparam \FCR_0|SYNC0|ff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|SYNC0|ff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y43_N1
dffeas \FCR_0|SYNC0|ff[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|SYNC0|ff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC0|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC0|ff[0] .is_wysiwyg = "true";
defparam \FCR_0|SYNC0|ff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N14
dffeas \FCR_0|SYNC0|ff[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|SYNC0|ff [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|SYNC0|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|SYNC0|ff[1] .is_wysiwyg = "true";
defparam \FCR_0|SYNC0|ff[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N3
cyclonev_lcell_comb \RS232_DES_0|Selector15~0 (
// Equation(s):
// \RS232_DES_0|Selector15~0_combout  = ( \RS232_DES_0|Equal0~0_combout  & ( \RS232_DES_0|Equal2~1_combout  & ( (\RS232_DES_0|Equal2~0_combout  & \RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\RS232_DES_0|Equal2~0_combout ),
	.datac(!\RS232_DES_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\RS232_DES_0|Equal0~0_combout ),
	.dataf(!\RS232_DES_0|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|Selector15~0 .extended_lut = "off";
defparam \RS232_DES_0|Selector15~0 .lut_mask = 64'h0000000000000303;
defparam \RS232_DES_0|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N10
dffeas \RS232_DES_0|rx_fifo_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|SYNC0|ff [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[7] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y44_N45
cyclonev_lcell_comb \RS232_DES_0|rx_fifo_data[6]~feeder (
// Equation(s):
// \RS232_DES_0|rx_fifo_data[6]~feeder_combout  = ( \RS232_DES_0|rx_fifo_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_DES_0|rx_fifo_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_DES_0|rx_fifo_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[6]~feeder .extended_lut = "off";
defparam \RS232_DES_0|rx_fifo_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RS232_DES_0|rx_fifo_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N47
dffeas \RS232_DES_0|rx_fifo_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|rx_fifo_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[6] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N44
dffeas \RS232_DES_0|rx_fifo_data[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N4
dffeas \RS232_DES_0|rx_fifo_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data[5]~DUPLICATE_q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[4] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N2
dffeas \RS232_DES_0|rx_fifo_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[3] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N41
dffeas \FCR_0|byte_in[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[3] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N41
dffeas \RS232_DES_0|rx_fifo_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[2] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N37
dffeas \FCR_0|byte_in[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[2] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N7
dffeas \RS232_DES_0|rx_fifo_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[1] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N31
dffeas \FCR_0|byte_in[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[1] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N37
dffeas \RS232_DES_0|rx_fifo_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[0] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N51
cyclonev_lcell_comb \FCR_0|byte_in[0]~feeder (
// Equation(s):
// \FCR_0|byte_in[0]~feeder_combout  = \RS232_DES_0|rx_fifo_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|rx_fifo_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|byte_in[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|byte_in[0]~feeder .extended_lut = "off";
defparam \FCR_0|byte_in[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FCR_0|byte_in[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N53
dffeas \FCR_0|byte_in[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|byte_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[0] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N54
cyclonev_lcell_comb \FCR_0|WideOr1~0 (
// Equation(s):
// \FCR_0|WideOr1~0_combout  = ( \FCR_0|byte_in [0] & ( (!\FCR_0|byte_in [2] & !\FCR_0|byte_in [3]) ) ) # ( !\FCR_0|byte_in [0] & ( (!\FCR_0|byte_in [2] & (\FCR_0|byte_in [1] & !\FCR_0|byte_in [3])) ) )

	.dataa(gnd),
	.datab(!\FCR_0|byte_in [2]),
	.datac(!\FCR_0|byte_in [1]),
	.datad(!\FCR_0|byte_in [3]),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|WideOr1~0 .extended_lut = "off";
defparam \FCR_0|WideOr1~0 .lut_mask = 64'h0C000C00CC00CC00;
defparam \FCR_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y44_N43
dffeas \RS232_DES_0|rx_fifo_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[5] .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N35
dffeas \FCR_0|byte_in[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[5]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|byte_in[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N52
dffeas \FCR_0|byte_in[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[4] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N36
cyclonev_lcell_comb \FCR_0|byte_in[7]~feeder (
// Equation(s):
// \FCR_0|byte_in[7]~feeder_combout  = \RS232_DES_0|rx_fifo_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_DES_0|rx_fifo_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|byte_in[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|byte_in[7]~feeder .extended_lut = "off";
defparam \FCR_0|byte_in[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FCR_0|byte_in[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N38
dffeas \FCR_0|byte_in[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|byte_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[7] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y44_N46
dffeas \RS232_DES_0|rx_fifo_data[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_DES_0|rx_fifo_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_DES_0|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_DES_0|rx_fifo_data[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_DES_0|rx_fifo_data[6]~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_DES_0|rx_fifo_data[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N50
dffeas \FCR_0|byte_in[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[6] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N3
cyclonev_lcell_comb \FCR_0|WideOr1~1 (
// Equation(s):
// \FCR_0|WideOr1~1_combout  = ( !\FCR_0|byte_in [6] & ( (!\FCR_0|byte_in[5]~DUPLICATE_q  & (!\FCR_0|byte_in [4] & !\FCR_0|byte_in [7])) ) )

	.dataa(!\FCR_0|byte_in[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\FCR_0|byte_in [4]),
	.datad(!\FCR_0|byte_in [7]),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|WideOr1~1 .extended_lut = "off";
defparam \FCR_0|WideOr1~1 .lut_mask = 64'hA000A00000000000;
defparam \FCR_0|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N3
cyclonev_lcell_comb \FCR_0|parse_state~42 (
// Equation(s):
// \FCR_0|parse_state~42_combout  = ( \FCR_0|WideOr1~0_combout  & ( (\FCR_0|WideOr1~1_combout  & !\FCR_0|parse_state.00000~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|WideOr1~1_combout ),
	.datad(!\FCR_0|parse_state.00000~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\FCR_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state~42 .extended_lut = "off";
defparam \FCR_0|parse_state~42 .lut_mask = 64'h000000000F000F00;
defparam \FCR_0|parse_state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N5
dffeas \FCR_0|parse_state.S_PARSE_PARAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|parse_state~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_PARAM .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_PARAM .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N20
dffeas \FCR_0|parse_state.S_PARSE_ADR_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_5 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N26
dffeas \FCR_0|parse_state.S_PARSE_ADR_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_5~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_4 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N47
dffeas \FCR_0|parse_state.S_PARSE_ADR_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_4~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_3 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N21
cyclonev_lcell_comb \FCR_0|parse_state.S_PARSE_ADR_2~feeder (
// Equation(s):
// \FCR_0|parse_state.S_PARSE_ADR_2~feeder_combout  = ( \FCR_0|parse_state.S_PARSE_ADR_3~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.S_PARSE_ADR_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_state.S_PARSE_ADR_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_2~feeder .extended_lut = "off";
defparam \FCR_0|parse_state.S_PARSE_ADR_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|parse_state.S_PARSE_ADR_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N23
dffeas \FCR_0|parse_state.S_PARSE_ADR_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|parse_state.S_PARSE_ADR_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_2 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N8
dffeas \FCR_0|parse_state.S_PARSE_ADR_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_2~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_1 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N11
dffeas \FCR_0|parse_state.S_PARSE_ADR_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_1~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_ADR_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_ADR_0 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_ADR_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N38
dffeas \FCR_0|parse_state.S_PARSE_DATA_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_ADR_0~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_8 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N29
dffeas \FCR_0|parse_state.S_PARSE_DATA_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_8~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_7 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N14
dffeas \FCR_0|parse_state.S_PARSE_DATA_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_7~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_6 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N23
dffeas \FCR_0|parse_state.S_PARSE_DATA_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_6~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_5 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N56
dffeas \FCR_0|parse_state.S_PARSE_DATA_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_5~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_4 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N2
dffeas \FCR_0|parse_state.S_PARSE_DATA_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_4~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_3 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N53
dffeas \FCR_0|parse_state.S_PARSE_DATA_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_3~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_2 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N19
dffeas \FCR_0|parse_state.S_PARSE_DATA_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_2~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_1 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N29
dffeas \FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_1~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N2
dffeas \FCR_0|parse_state.00000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.00000 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.00000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N0
cyclonev_lcell_comb \FCR_0|Selector30~0 (
// Equation(s):
// \FCR_0|Selector30~0_combout  = ( \FCR_0|WideOr1~0_combout  & ( (!\FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE_q  & ((\FCR_0|parse_state.00000~q ) # (\FCR_0|WideOr1~1_combout ))) ) ) # ( !\FCR_0|WideOr1~0_combout  & ( 
// (!\FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE_q  & \FCR_0|parse_state.00000~q ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|WideOr1~1_combout ),
	.datac(!\FCR_0|parse_state.S_PARSE_DATA_0~DUPLICATE_q ),
	.datad(!\FCR_0|parse_state.00000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector30~0 .extended_lut = "off";
defparam \FCR_0|Selector30~0 .lut_mask = 64'h00F000F030F030F0;
defparam \FCR_0|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N1
dffeas \FCR_0|parse_state.00000~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.00000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.00000~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|parse_state.00000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N18
cyclonev_lcell_comb \FCR_0|act[7]~0 (
// Equation(s):
// \FCR_0|act[7]~0_combout  = ( !\FCR_0|parse_state.00000~DUPLICATE_q  & ( (\FCR_0|NEDGE0|y~combout  & (\FCR_0|WideOr1~0_combout  & \FCR_0|WideOr1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\FCR_0|NEDGE0|y~combout ),
	.datac(!\FCR_0|WideOr1~0_combout ),
	.datad(!\FCR_0|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.00000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|act[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|act[7]~0 .extended_lut = "off";
defparam \FCR_0|act[7]~0 .lut_mask = 64'h0003000300000000;
defparam \FCR_0|act[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N56
dffeas \FCR_0|act[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[3] .is_wysiwyg = "true";
defparam \FCR_0|act[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N11
dffeas \FCR_0|act[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[6] .is_wysiwyg = "true";
defparam \FCR_0|act[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N26
dffeas \FCR_0|act[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[7] .is_wysiwyg = "true";
defparam \FCR_0|act[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N34
dffeas \FCR_0|byte_in[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RS232_DES_0|rx_fifo_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|byte_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|byte_in[5] .is_wysiwyg = "true";
defparam \FCR_0|byte_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N8
dffeas \FCR_0|act[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[5] .is_wysiwyg = "true";
defparam \FCR_0|act[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N59
dffeas \FCR_0|act[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[4] .is_wysiwyg = "true";
defparam \FCR_0|act[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N14
dffeas \FCR_0|act[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[2] .is_wysiwyg = "true";
defparam \FCR_0|act[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N30
cyclonev_lcell_comb \FCR_0|exe_state~17 (
// Equation(s):
// \FCR_0|exe_state~17_combout  = ( !\FCR_0|act [4] & ( !\FCR_0|act [2] & ( (!\FCR_0|act [3] & (!\FCR_0|act [6] & (!\FCR_0|act [7] & !\FCR_0|act [5]))) ) ) )

	.dataa(!\FCR_0|act [3]),
	.datab(!\FCR_0|act [6]),
	.datac(!\FCR_0|act [7]),
	.datad(!\FCR_0|act [5]),
	.datae(!\FCR_0|act [4]),
	.dataf(!\FCR_0|act [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~17 .extended_lut = "off";
defparam \FCR_0|exe_state~17 .lut_mask = 64'h8000000000000000;
defparam \FCR_0|exe_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N2
dffeas \FCR_0|exe_state.S_EXE_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_DONE .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N58
dffeas \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N21
cyclonev_lcell_comb \FCR_0|Selector28~0 (
// Equation(s):
// \FCR_0|Selector28~0_combout  = ( \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q  & ( !\FCR_0|exe_state.S_EXE_DONE~q  ) ) # ( !\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q  & ( (!\FCR_0|exe_state.S_EXE_DONE~q  & \FCR_0|exe_state.000000~q ) ) )

	.dataa(!\FCR_0|exe_state.S_EXE_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FCR_0|exe_state.000000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector28~0 .extended_lut = "off";
defparam \FCR_0|Selector28~0 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \FCR_0|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N23
dffeas \FCR_0|exe_state.000000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.000000 .is_wysiwyg = "true";
defparam \FCR_0|exe_state.000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N48
cyclonev_lcell_comb \FCR_0|Selector29~0 (
// Equation(s):
// \FCR_0|Selector29~0_combout  = ( \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q  & ( !\FCR_0|exe_state.000000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FCR_0|exe_state.000000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector29~0 .extended_lut = "off";
defparam \FCR_0|Selector29~0 .lut_mask = 64'h00000000FF00FF00;
defparam \FCR_0|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N17
dffeas \FCR_0|act[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[0] .is_wysiwyg = "true";
defparam \FCR_0|act[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N52
dffeas \FCR_0|NEDGE0|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE0|ff .is_wysiwyg = "true";
defparam \FCR_0|NEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N15
cyclonev_lcell_comb \FCR_0|param[7]~0 (
// Equation(s):
// \FCR_0|param[7]~0_combout  = ( !\FCR_0|cmd_byte_ack~q  & ( (\FCR_0|parse_state.S_PARSE_PARAM~q  & \FCR_0|NEDGE0|ff~q ) ) )

	.dataa(!\FCR_0|parse_state.S_PARSE_PARAM~q ),
	.datab(gnd),
	.datac(!\FCR_0|NEDGE0|ff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_byte_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|param[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|param[7]~0 .extended_lut = "off";
defparam \FCR_0|param[7]~0 .lut_mask = 64'h0505050500000000;
defparam \FCR_0|param[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N5
dffeas \FCR_0|param[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[6]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|param[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N11
dffeas \FCR_0|param[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[5] .is_wysiwyg = "true";
defparam \FCR_0|param[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N50
dffeas \FCR_0|param[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[4]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|param[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N29
dffeas \FCR_0|param[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[7] .is_wysiwyg = "true";
defparam \FCR_0|param[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N8
dffeas \FCR_0|param[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[3] .is_wysiwyg = "true";
defparam \FCR_0|param[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N53
dffeas \FCR_0|param[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[2] .is_wysiwyg = "true";
defparam \FCR_0|param[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N6
cyclonev_lcell_comb \FCR_0|Equal0~0 (
// Equation(s):
// \FCR_0|Equal0~0_combout  = ( !\FCR_0|param [3] & ( !\FCR_0|param [2] & ( (!\FCR_0|param[6]~DUPLICATE_q  & (!\FCR_0|param [5] & (!\FCR_0|param[4]~DUPLICATE_q  & !\FCR_0|param [7]))) ) ) )

	.dataa(!\FCR_0|param[6]~DUPLICATE_q ),
	.datab(!\FCR_0|param [5]),
	.datac(!\FCR_0|param[4]~DUPLICATE_q ),
	.datad(!\FCR_0|param [7]),
	.datae(!\FCR_0|param [3]),
	.dataf(!\FCR_0|param [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Equal0~0 .extended_lut = "off";
defparam \FCR_0|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \FCR_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N23
dffeas \FCR_0|param[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[1] .is_wysiwyg = "true";
defparam \FCR_0|param[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N20
dffeas \FCR_0|param[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[0] .is_wysiwyg = "true";
defparam \FCR_0|param[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N21
cyclonev_lcell_comb \FCR_0|Equal0~1 (
// Equation(s):
// \FCR_0|Equal0~1_combout  = ( !\FCR_0|param [1] & ( \FCR_0|param [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|param [1]),
	.dataf(!\FCR_0|param [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Equal0~1 .extended_lut = "off";
defparam \FCR_0|Equal0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \FCR_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N44
dffeas \FCR_0|act[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|act[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|act [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|act[1] .is_wysiwyg = "true";
defparam \FCR_0|act[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N54
cyclonev_lcell_comb \FCR_0|exe_state~19 (
// Equation(s):
// \FCR_0|exe_state~19_combout  = ( \FCR_0|Equal0~1_combout  & ( \FCR_0|act [1] & ( (\FCR_0|exe_state~17_combout  & (\FCR_0|Selector29~0_combout  & (!\FCR_0|act [0] & \FCR_0|Equal0~0_combout ))) ) ) )

	.dataa(!\FCR_0|exe_state~17_combout ),
	.datab(!\FCR_0|Selector29~0_combout ),
	.datac(!\FCR_0|act [0]),
	.datad(!\FCR_0|Equal0~0_combout ),
	.datae(!\FCR_0|Equal0~1_combout ),
	.dataf(!\FCR_0|act [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~19 .extended_lut = "off";
defparam \FCR_0|exe_state~19 .lut_mask = 64'h0000000000000010;
defparam \FCR_0|exe_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N55
dffeas \FCR_0|exe_state.S_EXE_GET_VNUM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|exe_state~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_GET_VNUM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_GET_VNUM .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_GET_VNUM .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N27
cyclonev_lcell_comb \FCR_0|exe_state~18 (
// Equation(s):
// \FCR_0|exe_state~18_combout  = ( \FCR_0|act [0] & ( !\FCR_0|act [1] & ( (\FCR_0|exe_state~17_combout  & \FCR_0|Selector29~0_combout ) ) ) )

	.dataa(!\FCR_0|exe_state~17_combout ),
	.datab(gnd),
	.datac(!\FCR_0|Selector29~0_combout ),
	.datad(gnd),
	.datae(!\FCR_0|act [0]),
	.dataf(!\FCR_0|act [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|exe_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|exe_state~18 .extended_lut = "off";
defparam \FCR_0|exe_state~18 .lut_mask = 64'h0000050500000000;
defparam \FCR_0|exe_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N28
dffeas \FCR_0|exe_state.S_EXE_NOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|exe_state~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_NOP .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_NOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N24
cyclonev_lcell_comb \FCR_0|Selector27~0 (
// Equation(s):
// \FCR_0|Selector27~0_combout  = ( \FCR_0|act [1] & ( (\FCR_0|Equal0~1_combout  & (\FCR_0|exe_state~17_combout  & (\FCR_0|Equal0~0_combout  & !\FCR_0|act [0]))) ) ) # ( !\FCR_0|act [1] & ( (\FCR_0|exe_state~17_combout  & \FCR_0|act [0]) ) )

	.dataa(!\FCR_0|Equal0~1_combout ),
	.datab(!\FCR_0|exe_state~17_combout ),
	.datac(!\FCR_0|Equal0~0_combout ),
	.datad(!\FCR_0|act [0]),
	.datae(gnd),
	.dataf(!\FCR_0|act [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector27~0 .extended_lut = "off";
defparam \FCR_0|Selector27~0 .lut_mask = 64'h0033003301000100;
defparam \FCR_0|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N0
cyclonev_lcell_comb \FCR_0|Selector29~1 (
// Equation(s):
// \FCR_0|Selector29~1_combout  = ( \FCR_0|Selector27~0_combout  & ( (\FCR_0|exe_state.S_EXE_NOP~q ) # (\FCR_0|exe_state.S_EXE_GET_VNUM~q ) ) ) # ( !\FCR_0|Selector27~0_combout  & ( ((\FCR_0|Selector29~0_combout ) # (\FCR_0|exe_state.S_EXE_NOP~q )) # 
// (\FCR_0|exe_state.S_EXE_GET_VNUM~q ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|exe_state.S_EXE_GET_VNUM~q ),
	.datac(!\FCR_0|exe_state.S_EXE_NOP~q ),
	.datad(!\FCR_0|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\FCR_0|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector29~1 .extended_lut = "off";
defparam \FCR_0|Selector29~1 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \FCR_0|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y43_N1
dffeas \FCR_0|exe_state.S_EXE_DONE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|exe_state.S_EXE_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|exe_state.S_EXE_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N24
cyclonev_lcell_comb \FCR_0|Selector47~0 (
// Equation(s):
// \FCR_0|Selector47~0_combout  = ( \FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q  & ( \FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  ) ) # ( !\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q  & ( (!\FCR_0|cmd_state.000~q  & (!\FCR_0|PEDGE0|ff~q  & \FCR_0|SYNC0|ff [1])) ) )

	.dataa(!\FCR_0|cmd_state.000~q ),
	.datab(!\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.datac(!\FCR_0|PEDGE0|ff~q ),
	.datad(!\FCR_0|SYNC0|ff [1]),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_EXE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector47~0 .extended_lut = "off";
defparam \FCR_0|Selector47~0 .lut_mask = 64'h00A000A033333333;
defparam \FCR_0|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N28
dffeas \FCR_0|parse_state.S_PARSE_DATA_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_state.S_PARSE_DATA_1~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE0|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_state.S_PARSE_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_state.S_PARSE_DATA_0 .is_wysiwyg = "true";
defparam \FCR_0|parse_state.S_PARSE_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N9
cyclonev_lcell_comb \FCR_0|parse_done~0 (
// Equation(s):
// \FCR_0|parse_done~0_combout  = ( \FCR_0|WideOr1~0_combout  & ( (\FCR_0|NEDGE0|y~combout  & (((!\FCR_0|parse_state.00000~q  & !\FCR_0|WideOr1~1_combout )) # (\FCR_0|parse_state.S_PARSE_DATA_0~q ))) ) ) # ( !\FCR_0|WideOr1~0_combout  & ( 
// (\FCR_0|NEDGE0|y~combout  & ((!\FCR_0|parse_state.00000~q ) # (\FCR_0|parse_state.S_PARSE_DATA_0~q ))) ) )

	.dataa(!\FCR_0|parse_state.00000~q ),
	.datab(!\FCR_0|parse_state.S_PARSE_DATA_0~q ),
	.datac(!\FCR_0|WideOr1~1_combout ),
	.datad(!\FCR_0|NEDGE0|y~combout ),
	.datae(gnd),
	.dataf(!\FCR_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_done~0 .extended_lut = "off";
defparam \FCR_0|parse_done~0 .lut_mask = 64'h00BB00BB00B300B3;
defparam \FCR_0|parse_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N11
dffeas \FCR_0|parse_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|parse_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_done .is_wysiwyg = "true";
defparam \FCR_0|parse_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N39
cyclonev_lcell_comb \FCR_0|Selector49~0 (
// Equation(s):
// \FCR_0|Selector49~0_combout  = ( \FCR_0|cmd_state.S_CMD_PARSE~q  & ( \FCR_0|parse_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|parse_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector49~0 .extended_lut = "off";
defparam \FCR_0|Selector49~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \FCR_0|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N30
cyclonev_lcell_comb \FCR_0|cmd_state.000~0 (
// Equation(s):
// \FCR_0|cmd_state.000~0_combout  = ( \FCR_0|Selector49~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & ((!\FCR_0|parse_err~q ) # (\FCR_0|Selector47~0_combout ))) ) ) # ( !\FCR_0|Selector49~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & 
// ((\FCR_0|cmd_state.000~q ) # (\FCR_0|Selector47~0_combout ))) ) )

	.dataa(!\FCR_0|parse_err~q ),
	.datab(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datac(!\FCR_0|Selector47~0_combout ),
	.datad(!\FCR_0|cmd_state.000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|cmd_state.000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|cmd_state.000~0 .extended_lut = "off";
defparam \FCR_0|cmd_state.000~0 .lut_mask = 64'h0CCC0CCC8C8C8C8C;
defparam \FCR_0|cmd_state.000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N31
dffeas \FCR_0|cmd_state.000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|cmd_state.000~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.000 .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N33
cyclonev_lcell_comb \FCR_0|comb~1 (
// Equation(s):
// \FCR_0|comb~1_combout  = ( !\FCR_0|cmd_state.000~q  & ( \FCR_0|SYNC0|ff [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|SYNC0|ff [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|comb~1 .extended_lut = "off";
defparam \FCR_0|comb~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \FCR_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N41
dffeas \FCR_0|PEDGE0|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|comb~1_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|PEDGE0|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|PEDGE0|ff .is_wysiwyg = "true";
defparam \FCR_0|PEDGE0|ff .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N10
dffeas \FCR_0|parse_done~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|parse_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_done~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|parse_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N48
cyclonev_lcell_comb \FCR_0|Selector48~0 (
// Equation(s):
// \FCR_0|Selector48~0_combout  = ( \FCR_0|cmd_state.S_CMD_PARSE~q  & ( !\FCR_0|Selector50~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & !\FCR_0|parse_done~DUPLICATE_q ) ) ) ) # ( !\FCR_0|cmd_state.S_CMD_PARSE~q  & ( !\FCR_0|Selector50~0_combout  & ( 
// (!\FCR_0|PEDGE0|ff~q  & (!\FCR_0|cmd_state.S_CMD_RSP~q  & \FCR_0|comb~1_combout )) ) ) )

	.dataa(!\FCR_0|PEDGE0|ff~q ),
	.datab(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datac(!\FCR_0|parse_done~DUPLICATE_q ),
	.datad(!\FCR_0|comb~1_combout ),
	.datae(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.dataf(!\FCR_0|Selector50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector48~0 .extended_lut = "off";
defparam \FCR_0|Selector48~0 .lut_mask = 64'h0088C0C000000000;
defparam \FCR_0|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N50
dffeas \FCR_0|cmd_state.S_CMD_PARSE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_PARSE .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_PARSE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N18
cyclonev_lcell_comb \FCR_0|always2~1 (
// Equation(s):
// \FCR_0|always2~1_combout  = ( \FCR_0|cmd_state.S_CMD_PARSE~q  & ( \FCR_0|SYNC0|ff [1] ) )

	.dataa(gnd),
	.datab(!\FCR_0|SYNC0|ff [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_state.S_CMD_PARSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|always2~1 .extended_lut = "off";
defparam \FCR_0|always2~1 .lut_mask = 64'h0000000033333333;
defparam \FCR_0|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N35
dffeas \FCR_0|cmd_byte_ack (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|always2~1_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_byte_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_byte_ack .is_wysiwyg = "true";
defparam \FCR_0|cmd_byte_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N53
dffeas \FCR_0|NEDGE0|ff~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|cmd_byte_ack~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE0|ff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE0|ff~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|NEDGE0|ff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N54
cyclonev_lcell_comb \FCR_0|NEDGE0|y (
// Equation(s):
// \FCR_0|NEDGE0|y~combout  = ( !\FCR_0|cmd_byte_ack~q  & ( \FCR_0|NEDGE0|ff~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|NEDGE0|ff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_byte_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|NEDGE0|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|NEDGE0|y .extended_lut = "off";
defparam \FCR_0|NEDGE0|y .lut_mask = 64'h0F0F0F0F00000000;
defparam \FCR_0|NEDGE0|y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N42
cyclonev_lcell_comb \FCR_0|parse_err~0 (
// Equation(s):
// \FCR_0|parse_err~0_combout  = ( \FCR_0|WideOr1~1_combout  & ( !\FCR_0|parse_state.00000~DUPLICATE_q  & ( (\FCR_0|NEDGE0|y~combout  & !\FCR_0|WideOr1~0_combout ) ) ) ) # ( !\FCR_0|WideOr1~1_combout  & ( !\FCR_0|parse_state.00000~DUPLICATE_q  & ( 
// \FCR_0|NEDGE0|y~combout  ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|NEDGE0|y~combout ),
	.datac(!\FCR_0|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\FCR_0|WideOr1~1_combout ),
	.dataf(!\FCR_0|parse_state.00000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|parse_err~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|parse_err~0 .extended_lut = "off";
defparam \FCR_0|parse_err~0 .lut_mask = 64'h3333303000000000;
defparam \FCR_0|parse_err~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N38
dffeas \FCR_0|parse_err (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|parse_err~0_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|parse_err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|parse_err .is_wysiwyg = "true";
defparam \FCR_0|parse_err .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N57
cyclonev_lcell_comb \FCR_0|Selector49~1 (
// Equation(s):
// \FCR_0|Selector49~1_combout  = ( !\FCR_0|Selector47~0_combout  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & ((!\FCR_0|Selector49~0_combout  & ((\FCR_0|cmd_state.S_CMD_EXE~q ))) # (\FCR_0|Selector49~0_combout  & (!\FCR_0|parse_err~q )))) ) )

	.dataa(!\FCR_0|parse_err~q ),
	.datab(!\FCR_0|Selector49~0_combout ),
	.datac(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datad(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datae(gnd),
	.dataf(!\FCR_0|Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector49~1 .extended_lut = "off";
defparam \FCR_0|Selector49~1 .lut_mask = 64'h20E020E000000000;
defparam \FCR_0|Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N59
dffeas \FCR_0|cmd_state.S_CMD_EXE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_EXE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_EXE .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_EXE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N12
cyclonev_lcell_comb \FCR_0|Selector50~0 (
// Equation(s):
// \FCR_0|Selector50~0_combout  = ( \FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q  & ( \FCR_0|cmd_state.S_CMD_EXE~q  ) )

	.dataa(gnd),
	.datab(!\FCR_0|cmd_state.S_CMD_EXE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|exe_state.S_EXE_DONE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector50~0 .extended_lut = "off";
defparam \FCR_0|Selector50~0 .lut_mask = 64'h0000000033333333;
defparam \FCR_0|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N17
dffeas \FCR_0|cmd_state.S_CMD_RSP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|Selector50~0_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|cmd_state.S_CMD_RSP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|cmd_state.S_CMD_RSP .is_wysiwyg = "true";
defparam \FCR_0|cmd_state.S_CMD_RSP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N33
cyclonev_lcell_comb \FCR_0|Selector2~0 (
// Equation(s):
// \FCR_0|Selector2~0_combout  = ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|NEDGE1|ff~DUPLICATE_q  & ( (!\FCR_0|rsp_state.00000~q  & (\FCR_0|cmd_state.S_CMD_RSP~q )) # (\FCR_0|rsp_state.00000~q  & ((\FCR_0|SYNC1|ff [1]))) ) ) ) # ( 
// !\FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|NEDGE1|ff~DUPLICATE_q  & ( (\FCR_0|cmd_state.S_CMD_RSP~q  & !\FCR_0|rsp_state.00000~q ) ) ) ) # ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( !\FCR_0|NEDGE1|ff~DUPLICATE_q  & ( (\FCR_0|rsp_state.00000~q ) # 
// (\FCR_0|cmd_state.S_CMD_RSP~q ) ) ) ) # ( !\FCR_0|rsp_state.S_RSP_ACT~q  & ( !\FCR_0|NEDGE1|ff~DUPLICATE_q  & ( (\FCR_0|cmd_state.S_CMD_RSP~q  & !\FCR_0|rsp_state.00000~q ) ) ) )

	.dataa(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datab(gnd),
	.datac(!\FCR_0|SYNC1|ff [1]),
	.datad(!\FCR_0|rsp_state.00000~q ),
	.datae(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.dataf(!\FCR_0|NEDGE1|ff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector2~0 .extended_lut = "off";
defparam \FCR_0|Selector2~0 .lut_mask = 64'h550055FF5500550F;
defparam \FCR_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N34
dffeas \FCR_0|rsp_state.S_RSP_ACT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ACT .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ACT .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N47
dffeas \FCR_0|NEDGE1|ff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|NEDGE1|ff~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|NEDGE1|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|NEDGE1|ff .is_wysiwyg = "true";
defparam \FCR_0|NEDGE1|ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N39
cyclonev_lcell_comb \FCR_0|NEDGE1|y (
// Equation(s):
// \FCR_0|NEDGE1|y~combout  = ( !\FCR_0|SYNC1|ff [1] & ( \FCR_0|NEDGE1|ff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FCR_0|NEDGE1|ff~q ),
	.datae(gnd),
	.dataf(!\FCR_0|SYNC1|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|NEDGE1|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|NEDGE1|y .extended_lut = "off";
defparam \FCR_0|NEDGE1|y .lut_mask = 64'h00FF00FF00000000;
defparam \FCR_0|NEDGE1|y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N22
dffeas \FCR_0|rsp_state.S_RSP_PARAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ACT~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_PARAM .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_PARAM .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N59
dffeas \FCR_0|rsp_state.S_RSP_ADR_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_5 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N53
dffeas \FCR_0|rsp_state.S_RSP_ADR_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_4 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N50
dffeas \FCR_0|rsp_state.S_RSP_ADR_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_3 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N55
dffeas \FCR_0|rsp_state.S_RSP_ADR_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_2 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N18
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_ADR_1~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_ADR_1~feeder_combout  = \FCR_0|rsp_state.S_RSP_ADR_2~q 

	.dataa(gnd),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_ADR_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_1~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_ADR_1~feeder .lut_mask = 64'h3333333333333333;
defparam \FCR_0|rsp_state.S_RSP_ADR_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N19
dffeas \FCR_0|rsp_state.S_RSP_ADR_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_ADR_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_1 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N12
cyclonev_lcell_comb \FCR_0|rsp_state.S_RSP_ADR_0~feeder (
// Equation(s):
// \FCR_0|rsp_state.S_RSP_ADR_0~feeder_combout  = ( \FCR_0|rsp_state.S_RSP_ADR_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|rsp_state.S_RSP_ADR_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_0~feeder .extended_lut = "off";
defparam \FCR_0|rsp_state.S_RSP_ADR_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|rsp_state.S_RSP_ADR_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N14
dffeas \FCR_0|rsp_state.S_RSP_ADR_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|rsp_state.S_RSP_ADR_0~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_0 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N20
dffeas \FCR_0|rsp_state.S_RSP_DATA_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_8 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N11
dffeas \FCR_0|rsp_state.S_RSP_DATA_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_8~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_7 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N7
dffeas \FCR_0|rsp_state.S_RSP_DATA_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_7~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_6 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N46
dffeas \FCR_0|rsp_state.S_RSP_DATA_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_6~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_5 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N43
dffeas \FCR_0|rsp_state.S_RSP_DATA_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_5~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_4 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N5
dffeas \FCR_0|rsp_state.S_RSP_DATA_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_4~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_3 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N1
dffeas \FCR_0|rsp_state.S_RSP_DATA_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_3~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_2 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N17
dffeas \FCR_0|rsp_state.S_RSP_DATA_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_2~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_1 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N13
dffeas \FCR_0|rsp_state.S_RSP_DATA_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_DATA_1~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_DATA_0 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N36
cyclonev_lcell_comb \FCR_0|Selector1~0 (
// Equation(s):
// \FCR_0|Selector1~0_combout  = ( \FCR_0|rsp_state.S_RSP_DATA_0~q  & ( (!\FCR_0|cmd_state.S_CMD_RSP~q  & (\FCR_0|rsp_state.00000~q  & ((!\FCR_0|NEDGE1|ff~DUPLICATE_q ) # (\FCR_0|SYNC1|ff [1])))) # (\FCR_0|cmd_state.S_CMD_RSP~q  & 
// (((!\FCR_0|NEDGE1|ff~DUPLICATE_q )) # (\FCR_0|SYNC1|ff [1]))) ) ) # ( !\FCR_0|rsp_state.S_RSP_DATA_0~q  & ( (\FCR_0|rsp_state.00000~q ) # (\FCR_0|cmd_state.S_CMD_RSP~q ) ) )

	.dataa(!\FCR_0|cmd_state.S_CMD_RSP~q ),
	.datab(!\FCR_0|SYNC1|ff [1]),
	.datac(!\FCR_0|NEDGE1|ff~DUPLICATE_q ),
	.datad(!\FCR_0|rsp_state.00000~q ),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_DATA_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector1~0 .extended_lut = "off";
defparam \FCR_0|Selector1~0 .lut_mask = 64'h55FF55FF51F351F3;
defparam \FCR_0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y42_N38
dffeas \FCR_0|rsp_state.00000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.00000 .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.00000 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N25
dffeas \FCR_0|rsp_byte_req (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|rsp_byte_req~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\FCR_0|rsp_state.00000~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_req .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N18
cyclonev_lcell_comb \RS232_SER_0|Selector16~0 (
// Equation(s):
// \RS232_SER_0|Selector16~0_combout  = ( \RS232_SER_0|fsm.00~q  & ( \RS232_SER_0|Equal0~0_combout  & ( (!\RS232_SER_0|Equal0~1_combout ) # ((!\RS232_SER_0|launch_cnt [10]) # (!\RS232_SER_0|fsm.S_STOP~q )) ) ) ) # ( !\RS232_SER_0|fsm.00~q  & ( 
// \RS232_SER_0|Equal0~0_combout  & ( (\FCR_0|rsp_byte_req~q  & ((!\RS232_SER_0|Equal0~1_combout ) # ((!\RS232_SER_0|launch_cnt [10]) # (!\RS232_SER_0|fsm.S_STOP~q )))) ) ) ) # ( \RS232_SER_0|fsm.00~q  & ( !\RS232_SER_0|Equal0~0_combout  ) ) # ( 
// !\RS232_SER_0|fsm.00~q  & ( !\RS232_SER_0|Equal0~0_combout  & ( \FCR_0|rsp_byte_req~q  ) ) )

	.dataa(!\FCR_0|rsp_byte_req~q ),
	.datab(!\RS232_SER_0|Equal0~1_combout ),
	.datac(!\RS232_SER_0|launch_cnt [10]),
	.datad(!\RS232_SER_0|fsm.S_STOP~q ),
	.datae(!\RS232_SER_0|fsm.00~q ),
	.dataf(!\RS232_SER_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector16~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector16~0 .lut_mask = 64'h5555FFFF5554FFFC;
defparam \RS232_SER_0|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N19
dffeas \RS232_SER_0|fsm.00~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.00~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.00~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.00~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N42
cyclonev_lcell_comb \RS232_SER_0|launch_cnt[4]~0 (
// Equation(s):
// \RS232_SER_0|launch_cnt[4]~0_combout  = ( \RS232_SER_0|fsm.00~DUPLICATE_q  & ( (\RS232_SER_0|launch_cnt [10] & (\RS232_SER_0|Equal0~1_combout  & \RS232_SER_0|Equal0~0_combout )) ) ) # ( !\RS232_SER_0|fsm.00~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\RS232_SER_0|launch_cnt [10]),
	.datac(!\RS232_SER_0|Equal0~1_combout ),
	.datad(!\RS232_SER_0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.00~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[4]~0 .extended_lut = "off";
defparam \RS232_SER_0|launch_cnt[4]~0 .lut_mask = 64'hFFFFFFFF00030003;
defparam \RS232_SER_0|launch_cnt[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N2
dffeas \RS232_SER_0|launch_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[0] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N5
dffeas \RS232_SER_0|launch_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[1] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N36
cyclonev_lcell_comb \RS232_SER_0|Add0~49 (
// Equation(s):
// \RS232_SER_0|Add0~49_sumout  = SUM(( \RS232_SER_0|launch_cnt [12] ) + ( GND ) + ( \RS232_SER_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|launch_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RS232_SER_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RS232_SER_0|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Add0~49 .extended_lut = "off";
defparam \RS232_SER_0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RS232_SER_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N38
dffeas \RS232_SER_0|launch_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RS232_SER_0|launch_cnt[4]~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|launch_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|launch_cnt[12] .is_wysiwyg = "true";
defparam \RS232_SER_0|launch_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N48
cyclonev_lcell_comb \RS232_SER_0|Equal0~1 (
// Equation(s):
// \RS232_SER_0|Equal0~1_combout  = ( !\RS232_SER_0|launch_cnt [7] & ( !\RS232_SER_0|launch_cnt [8] & ( (!\RS232_SER_0|launch_cnt [1] & (!\RS232_SER_0|launch_cnt [9] & (!\RS232_SER_0|launch_cnt [0] & \RS232_SER_0|launch_cnt [12]))) ) ) )

	.dataa(!\RS232_SER_0|launch_cnt [1]),
	.datab(!\RS232_SER_0|launch_cnt [9]),
	.datac(!\RS232_SER_0|launch_cnt [0]),
	.datad(!\RS232_SER_0|launch_cnt [12]),
	.datae(!\RS232_SER_0|launch_cnt [7]),
	.dataf(!\RS232_SER_0|launch_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Equal0~1 .extended_lut = "off";
defparam \RS232_SER_0|Equal0~1 .lut_mask = 64'h0080000000000000;
defparam \RS232_SER_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N38
dffeas \RS232_SER_0|fsm.S_SHIFT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_SHIFT .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_SHIFT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N0
cyclonev_lcell_comb \RS232_SER_0|Selector2~1 (
// Equation(s):
// \RS232_SER_0|Selector2~1_combout  = ( \RS232_SER_0|shift_cnt [0] & ( \RS232_SER_0|launch_cnt [10] & ( ((\RS232_SER_0|fsm.S_SHIFT~q  & ((!\RS232_SER_0|Equal0~1_combout ) # (!\RS232_SER_0|Equal0~0_combout )))) # (\RS232_SER_0|Selector2~0_combout ) ) ) ) # ( 
// !\RS232_SER_0|shift_cnt [0] & ( \RS232_SER_0|launch_cnt [10] & ( ((\RS232_SER_0|Equal0~1_combout  & (\RS232_SER_0|fsm.S_SHIFT~q  & \RS232_SER_0|Equal0~0_combout ))) # (\RS232_SER_0|Selector2~0_combout ) ) ) ) # ( \RS232_SER_0|shift_cnt [0] & ( 
// !\RS232_SER_0|launch_cnt [10] & ( (\RS232_SER_0|fsm.S_SHIFT~q ) # (\RS232_SER_0|Selector2~0_combout ) ) ) ) # ( !\RS232_SER_0|shift_cnt [0] & ( !\RS232_SER_0|launch_cnt [10] & ( \RS232_SER_0|Selector2~0_combout  ) ) )

	.dataa(!\RS232_SER_0|Selector2~0_combout ),
	.datab(!\RS232_SER_0|Equal0~1_combout ),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_SER_0|Equal0~0_combout ),
	.datae(!\RS232_SER_0|shift_cnt [0]),
	.dataf(!\RS232_SER_0|launch_cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector2~1 .extended_lut = "off";
defparam \RS232_SER_0|Selector2~1 .lut_mask = 64'h55555F5F55575F5D;
defparam \RS232_SER_0|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N2
dffeas \RS232_SER_0|shift_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[0] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N15
cyclonev_lcell_comb \RS232_SER_0|Equal0~2 (
// Equation(s):
// \RS232_SER_0|Equal0~2_combout  = ( \RS232_SER_0|launch_cnt [10] & ( (\RS232_SER_0|Equal0~1_combout  & \RS232_SER_0|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RS232_SER_0|Equal0~1_combout ),
	.datad(!\RS232_SER_0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|launch_cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Equal0~2 .extended_lut = "off";
defparam \RS232_SER_0|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \RS232_SER_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N6
cyclonev_lcell_comb \RS232_SER_0|Selector1~0 (
// Equation(s):
// \RS232_SER_0|Selector1~0_combout  = ( \RS232_SER_0|shift_cnt [1] & ( \RS232_SER_0|fsm.S_SHIFT~q  & ( ((!\RS232_SER_0|Equal0~2_combout ) # ((!\RS232_SER_0|shift_cnt [0]) # (\RS232_SER_0|fsm.S_STOP~q ))) # (\RS232_SER_0|fsm.S_START~q ) ) ) ) # ( 
// !\RS232_SER_0|shift_cnt [1] & ( \RS232_SER_0|fsm.S_SHIFT~q  & ( (\RS232_SER_0|Equal0~2_combout  & \RS232_SER_0|shift_cnt [0]) ) ) ) # ( \RS232_SER_0|shift_cnt [1] & ( !\RS232_SER_0|fsm.S_SHIFT~q  & ( (\RS232_SER_0|fsm.S_STOP~q ) # 
// (\RS232_SER_0|fsm.S_START~q ) ) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|Equal0~2_combout ),
	.datac(!\RS232_SER_0|shift_cnt [0]),
	.datad(!\RS232_SER_0|fsm.S_STOP~q ),
	.datae(!\RS232_SER_0|shift_cnt [1]),
	.dataf(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector1~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector1~0 .lut_mask = 64'h000055FF0303FDFF;
defparam \RS232_SER_0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N8
dffeas \RS232_SER_0|shift_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[1] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N42
cyclonev_lcell_comb \RS232_SER_0|Selector19~2 (
// Equation(s):
// \RS232_SER_0|Selector19~2_combout  = ( \RS232_SER_0|fsm.S_STOP~q  & ( \RS232_SER_0|shift_cnt [2] & ( (!\RS232_SER_0|Equal0~2_combout ) # ((\RS232_SER_0|shift_cnt [0] & (\RS232_SER_0|shift_cnt [1] & \RS232_SER_0|fsm.S_SHIFT~q ))) ) ) ) # ( 
// !\RS232_SER_0|fsm.S_STOP~q  & ( \RS232_SER_0|shift_cnt [2] & ( (\RS232_SER_0|shift_cnt [0] & (\RS232_SER_0|shift_cnt [1] & (\RS232_SER_0|fsm.S_SHIFT~q  & \RS232_SER_0|Equal0~2_combout ))) ) ) ) # ( \RS232_SER_0|fsm.S_STOP~q  & ( !\RS232_SER_0|shift_cnt 
// [2] & ( !\RS232_SER_0|Equal0~2_combout  ) ) )

	.dataa(!\RS232_SER_0|shift_cnt [0]),
	.datab(!\RS232_SER_0|shift_cnt [1]),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_SER_0|Equal0~2_combout ),
	.datae(!\RS232_SER_0|fsm.S_STOP~q ),
	.dataf(!\RS232_SER_0|shift_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector19~2 .extended_lut = "off";
defparam \RS232_SER_0|Selector19~2 .lut_mask = 64'h0000FF000001FF01;
defparam \RS232_SER_0|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N44
dffeas \RS232_SER_0|fsm.S_STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_STOP .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_STOP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N30
cyclonev_lcell_comb \RS232_SER_0|always1~0 (
// Equation(s):
// \RS232_SER_0|always1~0_combout  = ( \RS232_SER_0|shift_cnt [1] & ( (\RS232_SER_0|launch_cnt [10] & (\RS232_SER_0|Equal0~0_combout  & (\RS232_SER_0|shift_cnt [0] & \RS232_SER_0|Equal0~1_combout ))) ) )

	.dataa(!\RS232_SER_0|launch_cnt [10]),
	.datab(!\RS232_SER_0|Equal0~0_combout ),
	.datac(!\RS232_SER_0|shift_cnt [0]),
	.datad(!\RS232_SER_0|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|always1~0 .extended_lut = "off";
defparam \RS232_SER_0|always1~0 .lut_mask = 64'h0000000000010001;
defparam \RS232_SER_0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N48
cyclonev_lcell_comb \RS232_SER_0|Selector0~0 (
// Equation(s):
// \RS232_SER_0|Selector0~0_combout  = ( \RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|shift_cnt [2] & (((\RS232_SER_0|fsm.S_SHIFT~q )))) # (\RS232_SER_0|shift_cnt [2] & (((\RS232_SER_0|fsm.S_STOP~q )) # (\RS232_SER_0|fsm.S_START~q ))) ) ) # ( 
// !\RS232_SER_0|always1~0_combout  & ( (\RS232_SER_0|shift_cnt [2] & (((\RS232_SER_0|fsm.S_SHIFT~q ) # (\RS232_SER_0|fsm.S_STOP~q )) # (\RS232_SER_0|fsm.S_START~q ))) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|fsm.S_STOP~q ),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_SER_0|shift_cnt [2]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector0~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector0~0 .lut_mask = 64'h007F007F0F770F77;
defparam \RS232_SER_0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N50
dffeas \RS232_SER_0|shift_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_cnt[2] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N24
cyclonev_lcell_comb \RS232_SER_0|Selector17~0 (
// Equation(s):
// \RS232_SER_0|Selector17~0_combout  = ( \RS232_SER_0|fsm.S_START~q  & ( \RS232_SER_0|Equal0~2_combout  & ( (\RS232_SER_0|Selector19~3_combout  & ((!\RS232_SER_0|shift_cnt [2]) # ((!\RS232_SER_0|fsm.S_SHIFT~q ) # (!\RS232_SER_0|always1~0_combout )))) ) ) ) 
// # ( !\RS232_SER_0|fsm.S_START~q  & ( \RS232_SER_0|Equal0~2_combout  & ( (\RS232_SER_0|Selector19~3_combout  & ((!\RS232_SER_0|shift_cnt [2]) # ((!\RS232_SER_0|fsm.S_SHIFT~q ) # (!\RS232_SER_0|always1~0_combout )))) ) ) ) # ( \RS232_SER_0|fsm.S_START~q  & 
// ( !\RS232_SER_0|Equal0~2_combout  & ( (!\RS232_SER_0|shift_cnt [2]) # ((!\RS232_SER_0|fsm.S_SHIFT~q ) # (!\RS232_SER_0|always1~0_combout )) ) ) ) # ( !\RS232_SER_0|fsm.S_START~q  & ( !\RS232_SER_0|Equal0~2_combout  & ( (\RS232_SER_0|Selector19~3_combout  
// & ((!\RS232_SER_0|shift_cnt [2]) # ((!\RS232_SER_0|fsm.S_SHIFT~q ) # (!\RS232_SER_0|always1~0_combout )))) ) ) )

	.dataa(!\RS232_SER_0|shift_cnt [2]),
	.datab(!\RS232_SER_0|Selector19~3_combout ),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_SER_0|always1~0_combout ),
	.datae(!\RS232_SER_0|fsm.S_START~q ),
	.dataf(!\RS232_SER_0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector17~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector17~0 .lut_mask = 64'h3332FFFA33323332;
defparam \RS232_SER_0|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N26
dffeas \RS232_SER_0|fsm.S_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_START .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N36
cyclonev_lcell_comb \RS232_SER_0|Selector18~2 (
// Equation(s):
// \RS232_SER_0|Selector18~2_combout  = ( \RS232_SER_0|fsm.S_SHIFT~q  & ( \RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~2_combout  & (((!\RS232_SER_0|shift_cnt [2])))) # (\RS232_SER_0|Equal0~2_combout  & (!\RS232_SER_0|fsm.S_STOP~q  & 
// ((!\RS232_SER_0|shift_cnt [2]) # (\RS232_SER_0|fsm.S_START~q )))) ) ) ) # ( !\RS232_SER_0|fsm.S_SHIFT~q  & ( \RS232_SER_0|always1~0_combout  & ( (\RS232_SER_0|fsm.S_START~q  & (\RS232_SER_0|Equal0~2_combout  & !\RS232_SER_0|fsm.S_STOP~q )) ) ) ) # ( 
// \RS232_SER_0|fsm.S_SHIFT~q  & ( !\RS232_SER_0|always1~0_combout  & ( (!\RS232_SER_0|Equal0~2_combout ) # (!\RS232_SER_0|fsm.S_STOP~q ) ) ) ) # ( !\RS232_SER_0|fsm.S_SHIFT~q  & ( !\RS232_SER_0|always1~0_combout  & ( (\RS232_SER_0|fsm.S_START~q  & 
// (\RS232_SER_0|Equal0~2_combout  & !\RS232_SER_0|fsm.S_STOP~q )) ) ) )

	.dataa(!\RS232_SER_0|fsm.S_START~q ),
	.datab(!\RS232_SER_0|Equal0~2_combout ),
	.datac(!\RS232_SER_0|shift_cnt [2]),
	.datad(!\RS232_SER_0|fsm.S_STOP~q ),
	.datae(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.dataf(!\RS232_SER_0|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector18~2 .extended_lut = "off";
defparam \RS232_SER_0|Selector18~2 .lut_mask = 64'h1100FFCC1100F1C0;
defparam \RS232_SER_0|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N37
dffeas \RS232_SER_0|fsm.S_SHIFT~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_SHIFT~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_SHIFT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N19
dffeas \FCR_0|param[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[0]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|param[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N15
cyclonev_lcell_comb \FCR_0|Selector26~2 (
// Equation(s):
// \FCR_0|Selector26~2_combout  = ( \FCR_0|rsp_state.S_RSP_PARAM~q  & ( ((\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [0])) # (\FCR_0|param[0]~DUPLICATE_q ) ) ) # ( !\FCR_0|rsp_state.S_RSP_PARAM~q  & ( (\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [0]) ) )

	.dataa(gnd),
	.datab(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datac(!\FCR_0|param[0]~DUPLICATE_q ),
	.datad(!\FCR_0|act [0]),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector26~2 .extended_lut = "off";
defparam \FCR_0|Selector26~2 .lut_mask = 64'h003300330F3F0F3F;
defparam \FCR_0|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N36
cyclonev_lcell_comb \FCR_0|adr[40]~0 (
// Equation(s):
// \FCR_0|adr[40]~0_combout  = ( \FCR_0|parse_state.S_PARSE_ADR_5~q  & ( (!\FCR_0|cmd_byte_ack~q  & \FCR_0|NEDGE0|ff~DUPLICATE_q ) ) )

	.dataa(!\FCR_0|cmd_byte_ack~q ),
	.datab(gnd),
	.datac(!\FCR_0|NEDGE0|ff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|parse_state.S_PARSE_ADR_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[40]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[40]~0 .extended_lut = "off";
defparam \FCR_0|adr[40]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \FCR_0|adr[40]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N37
dffeas \FCR_0|adr[40] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[40] .is_wysiwyg = "true";
defparam \FCR_0|adr[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N36
cyclonev_lcell_comb \FCR_0|adr[0]~1 (
// Equation(s):
// \FCR_0|adr[0]~1_combout  = ( \FCR_0|NEDGE0|ff~q  & ( (\FCR_0|parse_state.S_PARSE_ADR_0~q  & !\FCR_0|cmd_byte_ack~q ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|parse_state.S_PARSE_ADR_0~q ),
	.datac(gnd),
	.datad(!\FCR_0|cmd_byte_ack~q ),
	.datae(gnd),
	.dataf(!\FCR_0|NEDGE0|ff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[0]~1 .extended_lut = "off";
defparam \FCR_0|adr[0]~1 .lut_mask = 64'h0000000033003300;
defparam \FCR_0|adr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \FCR_0|adr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[0] .is_wysiwyg = "true";
defparam \FCR_0|adr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N0
cyclonev_lcell_comb \FCR_0|adr[8]~2 (
// Equation(s):
// \FCR_0|adr[8]~2_combout  = ( !\FCR_0|cmd_byte_ack~q  & ( \FCR_0|NEDGE0|ff~q  & ( \FCR_0|parse_state.S_PARSE_ADR_1~q  ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|parse_state.S_PARSE_ADR_1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FCR_0|cmd_byte_ack~q ),
	.dataf(!\FCR_0|NEDGE0|ff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[8]~2 .extended_lut = "off";
defparam \FCR_0|adr[8]~2 .lut_mask = 64'h0000000033330000;
defparam \FCR_0|adr[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N40
dffeas \FCR_0|adr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[8] .is_wysiwyg = "true";
defparam \FCR_0|adr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N24
cyclonev_lcell_comb \FCR_0|adr[16]~3 (
// Equation(s):
// \FCR_0|adr[16]~3_combout  = ( !\FCR_0|cmd_byte_ack~q  & ( \FCR_0|NEDGE0|ff~q  & ( \FCR_0|parse_state.S_PARSE_ADR_2~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|parse_state.S_PARSE_ADR_2~q ),
	.datad(gnd),
	.datae(!\FCR_0|cmd_byte_ack~q ),
	.dataf(!\FCR_0|NEDGE0|ff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[16]~3 .extended_lut = "off";
defparam \FCR_0|adr[16]~3 .lut_mask = 64'h000000000F0F0000;
defparam \FCR_0|adr[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N44
dffeas \FCR_0|adr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[16] .is_wysiwyg = "true";
defparam \FCR_0|adr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N42
cyclonev_lcell_comb \FCR_0|Selector26~0 (
// Equation(s):
// \FCR_0|Selector26~0_combout  = ( \FCR_0|adr [16] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [8] & (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [0]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( !\FCR_0|adr [16] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [8] & ((!\FCR_0|adr [0]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( \FCR_0|adr [16] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [0]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( !\FCR_0|adr [16] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [0]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) ) ) )

	.dataa(!\FCR_0|adr [0]),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datac(!\FCR_0|adr [8]),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datae(!\FCR_0|adr [16]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector26~0 .extended_lut = "off";
defparam \FCR_0|Selector26~0 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \FCR_0|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N33
cyclonev_lcell_comb \FCR_0|adr[24]~feeder (
// Equation(s):
// \FCR_0|adr[24]~feeder_combout  = ( \FCR_0|byte_in [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[24]~feeder .extended_lut = "off";
defparam \FCR_0|adr[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N21
cyclonev_lcell_comb \FCR_0|adr[24]~4 (
// Equation(s):
// \FCR_0|adr[24]~4_combout  = ( !\FCR_0|cmd_byte_ack~q  & ( (\FCR_0|NEDGE0|ff~DUPLICATE_q  & \FCR_0|parse_state.S_PARSE_ADR_3~q ) ) )

	.dataa(!\FCR_0|NEDGE0|ff~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FCR_0|parse_state.S_PARSE_ADR_3~q ),
	.datae(gnd),
	.dataf(!\FCR_0|cmd_byte_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[24]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[24]~4 .extended_lut = "off";
defparam \FCR_0|adr[24]~4 .lut_mask = 64'h0055005500000000;
defparam \FCR_0|adr[24]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N34
dffeas \FCR_0|adr[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[24] .is_wysiwyg = "true";
defparam \FCR_0|adr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N6
cyclonev_lcell_comb \FCR_0|adr[32]~5 (
// Equation(s):
// \FCR_0|adr[32]~5_combout  = ( \FCR_0|NEDGE0|ff~DUPLICATE_q  & ( (\FCR_0|parse_state.S_PARSE_ADR_4~q  & !\FCR_0|cmd_byte_ack~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|parse_state.S_PARSE_ADR_4~q ),
	.datad(!\FCR_0|cmd_byte_ack~q ),
	.datae(gnd),
	.dataf(!\FCR_0|NEDGE0|ff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[32]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[32]~5 .extended_lut = "off";
defparam \FCR_0|adr[32]~5 .lut_mask = 64'h000000000F000F00;
defparam \FCR_0|adr[32]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N29
dffeas \FCR_0|adr[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [0]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[32] .is_wysiwyg = "true";
defparam \FCR_0|adr[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N27
cyclonev_lcell_comb \FCR_0|Selector26~1 (
// Equation(s):
// \FCR_0|Selector26~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [24]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [24])) # (\FCR_0|adr [32])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [24]),
	.datad(!\FCR_0|adr [32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector26~1 .extended_lut = "off";
defparam \FCR_0|Selector26~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N0
cyclonev_lcell_comb \FCR_0|Selector26~3 (
// Equation(s):
// \FCR_0|Selector26~3_combout  = ( \FCR_0|rsp_state.S_RSP_ADR_5~q  & ( \FCR_0|Selector26~1_combout  ) ) # ( !\FCR_0|rsp_state.S_RSP_ADR_5~q  & ( \FCR_0|Selector26~1_combout  ) ) # ( \FCR_0|rsp_state.S_RSP_ADR_5~q  & ( !\FCR_0|Selector26~1_combout  & ( 
// ((!\FCR_0|Selector26~0_combout ) # (\FCR_0|adr [40])) # (\FCR_0|Selector26~2_combout ) ) ) ) # ( !\FCR_0|rsp_state.S_RSP_ADR_5~q  & ( !\FCR_0|Selector26~1_combout  & ( (!\FCR_0|Selector26~0_combout ) # (\FCR_0|Selector26~2_combout ) ) ) )

	.dataa(!\FCR_0|Selector26~2_combout ),
	.datab(!\FCR_0|adr [40]),
	.datac(!\FCR_0|Selector26~0_combout ),
	.datad(gnd),
	.datae(!\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.dataf(!\FCR_0|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector26~3 .extended_lut = "off";
defparam \FCR_0|Selector26~3 .lut_mask = 64'hF5F5F7F7FFFFFFFF;
defparam \FCR_0|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N1
dffeas \FCR_0|rsp_byte_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[0] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N5
dffeas \rsp_byte_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_byte_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[0] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N38
dffeas \FCR_0|adr[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[25] .is_wysiwyg = "true";
defparam \FCR_0|adr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N56
dffeas \FCR_0|adr[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[33] .is_wysiwyg = "true";
defparam \FCR_0|adr[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N54
cyclonev_lcell_comb \FCR_0|Selector25~1 (
// Equation(s):
// \FCR_0|Selector25~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [25]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [25])) # (\FCR_0|adr [33])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [25]),
	.datad(!\FCR_0|adr [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector25~1 .extended_lut = "off";
defparam \FCR_0|Selector25~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N39
cyclonev_lcell_comb \FCR_0|adr[41]~feeder (
// Equation(s):
// \FCR_0|adr[41]~feeder_combout  = ( \FCR_0|byte_in [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[41]~feeder .extended_lut = "off";
defparam \FCR_0|adr[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N41
dffeas \FCR_0|adr[41] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[41] .is_wysiwyg = "true";
defparam \FCR_0|adr[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N58
dffeas \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|NEDGE1|y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N44
dffeas \FCR_0|adr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[9] .is_wysiwyg = "true";
defparam \FCR_0|adr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \FCR_0|adr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[1] .is_wysiwyg = "true";
defparam \FCR_0|adr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N2
dffeas \FCR_0|adr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [1]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[17] .is_wysiwyg = "true";
defparam \FCR_0|adr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N0
cyclonev_lcell_comb \FCR_0|Selector25~0 (
// Equation(s):
// \FCR_0|Selector25~0_combout  = ( \FCR_0|adr [17] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & (!\FCR_0|adr [9] & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [1])))) ) ) ) # ( !\FCR_0|adr [17] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [9] & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [1]))) ) ) ) # ( \FCR_0|adr [17] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # 
// (!\FCR_0|adr [1]))) ) ) ) # ( !\FCR_0|adr [17] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [1]) ) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datab(!\FCR_0|adr [9]),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datad(!\FCR_0|adr [1]),
	.datae(!\FCR_0|adr [17]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector25~0 .extended_lut = "off";
defparam \FCR_0|Selector25~0 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \FCR_0|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N51
cyclonev_lcell_comb \FCR_0|Selector25~2 (
// Equation(s):
// \FCR_0|Selector25~2_combout  = ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|rsp_state.S_RSP_PARAM~q  & ( (\FCR_0|param [1]) # (\FCR_0|act [1]) ) ) ) # ( !\FCR_0|rsp_state.S_RSP_ACT~q  & ( \FCR_0|rsp_state.S_RSP_PARAM~q  & ( \FCR_0|param [1] ) ) ) # ( 
// \FCR_0|rsp_state.S_RSP_ACT~q  & ( !\FCR_0|rsp_state.S_RSP_PARAM~q  & ( \FCR_0|act [1] ) ) )

	.dataa(!\FCR_0|act [1]),
	.datab(gnd),
	.datac(!\FCR_0|param [1]),
	.datad(gnd),
	.datae(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.dataf(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector25~2 .extended_lut = "off";
defparam \FCR_0|Selector25~2 .lut_mask = 64'h000055550F0F5F5F;
defparam \FCR_0|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N36
cyclonev_lcell_comb \FCR_0|Selector25~3 (
// Equation(s):
// \FCR_0|Selector25~3_combout  = ( \FCR_0|Selector25~0_combout  & ( \FCR_0|Selector25~2_combout  ) ) # ( !\FCR_0|Selector25~0_combout  & ( \FCR_0|Selector25~2_combout  ) ) # ( \FCR_0|Selector25~0_combout  & ( !\FCR_0|Selector25~2_combout  & ( ((\FCR_0|adr 
// [41] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) # (\FCR_0|Selector25~1_combout ) ) ) ) # ( !\FCR_0|Selector25~0_combout  & ( !\FCR_0|Selector25~2_combout  ) )

	.dataa(gnd),
	.datab(!\FCR_0|Selector25~1_combout ),
	.datac(!\FCR_0|adr [41]),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datae(!\FCR_0|Selector25~0_combout ),
	.dataf(!\FCR_0|Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector25~3 .extended_lut = "off";
defparam \FCR_0|Selector25~3 .lut_mask = 64'hFFFF333FFFFFFFFF;
defparam \FCR_0|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N37
dffeas \FCR_0|rsp_byte_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[1] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N2
dffeas \rsp_byte_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_byte_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[1] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \FCR_0|adr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[2] .is_wysiwyg = "true";
defparam \FCR_0|adr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N58
dffeas \FCR_0|adr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[10] .is_wysiwyg = "true";
defparam \FCR_0|adr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N37
dffeas \FCR_0|adr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[18] .is_wysiwyg = "true";
defparam \FCR_0|adr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N9
cyclonev_lcell_comb \FCR_0|Selector24~0 (
// Equation(s):
// \FCR_0|Selector24~0_combout  = ( \FCR_0|adr [18] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & (!\FCR_0|adr [10] & ((!\FCR_0|adr [2]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( !\FCR_0|adr [18] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [10] & ((!\FCR_0|adr [2]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( \FCR_0|adr [18] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [2]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( !\FCR_0|adr [18] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [2]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) ) ) )

	.dataa(!\FCR_0|adr [2]),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datad(!\FCR_0|adr [10]),
	.datae(!\FCR_0|adr [18]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector24~0 .extended_lut = "off";
defparam \FCR_0|Selector24~0 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \FCR_0|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N45
cyclonev_lcell_comb \FCR_0|adr[42]~feeder (
// Equation(s):
// \FCR_0|adr[42]~feeder_combout  = ( \FCR_0|byte_in [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[42]~feeder .extended_lut = "off";
defparam \FCR_0|adr[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N46
dffeas \FCR_0|adr[42] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[42] .is_wysiwyg = "true";
defparam \FCR_0|adr[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N12
cyclonev_lcell_comb \FCR_0|Selector24~2 (
// Equation(s):
// \FCR_0|Selector24~2_combout  = ( \FCR_0|param [2] & ( ((\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [2])) # (\FCR_0|rsp_state.S_RSP_PARAM~q ) ) ) # ( !\FCR_0|param [2] & ( (\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [2]) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datab(gnd),
	.datac(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datad(!\FCR_0|act [2]),
	.datae(gnd),
	.dataf(!\FCR_0|param [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector24~2 .extended_lut = "off";
defparam \FCR_0|Selector24~2 .lut_mask = 64'h000F000F555F555F;
defparam \FCR_0|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N41
dffeas \FCR_0|adr[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[26] .is_wysiwyg = "true";
defparam \FCR_0|adr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N59
dffeas \FCR_0|adr[34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [2]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[34] .is_wysiwyg = "true";
defparam \FCR_0|adr[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N57
cyclonev_lcell_comb \FCR_0|Selector24~1 (
// Equation(s):
// \FCR_0|Selector24~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [26]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [26])) # (\FCR_0|adr [34])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [26]),
	.datad(!\FCR_0|adr [34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector24~1 .extended_lut = "off";
defparam \FCR_0|Selector24~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N18
cyclonev_lcell_comb \FCR_0|Selector24~3 (
// Equation(s):
// \FCR_0|Selector24~3_combout  = ( \FCR_0|rsp_state.S_RSP_ADR_5~q  & ( \FCR_0|Selector24~1_combout  ) ) # ( !\FCR_0|rsp_state.S_RSP_ADR_5~q  & ( \FCR_0|Selector24~1_combout  ) ) # ( \FCR_0|rsp_state.S_RSP_ADR_5~q  & ( !\FCR_0|Selector24~1_combout  & ( 
// (!\FCR_0|Selector24~0_combout ) # ((\FCR_0|Selector24~2_combout ) # (\FCR_0|adr [42])) ) ) ) # ( !\FCR_0|rsp_state.S_RSP_ADR_5~q  & ( !\FCR_0|Selector24~1_combout  & ( (!\FCR_0|Selector24~0_combout ) # (\FCR_0|Selector24~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\FCR_0|Selector24~0_combout ),
	.datac(!\FCR_0|adr [42]),
	.datad(!\FCR_0|Selector24~2_combout ),
	.datae(!\FCR_0|rsp_state.S_RSP_ADR_5~q ),
	.dataf(!\FCR_0|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector24~3 .extended_lut = "off";
defparam \FCR_0|Selector24~3 .lut_mask = 64'hCCFFCFFFFFFFFFFF;
defparam \FCR_0|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N19
dffeas \FCR_0|rsp_byte_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector24~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[2] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N36
cyclonev_lcell_comb \rsp_byte_data_reg[2]~feeder (
// Equation(s):
// \rsp_byte_data_reg[2]~feeder_combout  = ( \FCR_0|rsp_byte_data [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_byte_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rsp_byte_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rsp_byte_data_reg[2]~feeder .extended_lut = "off";
defparam \rsp_byte_data_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rsp_byte_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N38
dffeas \rsp_byte_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rsp_byte_data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[2] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N15
cyclonev_lcell_comb \FCR_0|adr[43]~feeder (
// Equation(s):
// \FCR_0|adr[43]~feeder_combout  = ( \FCR_0|byte_in [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[43]~feeder .extended_lut = "off";
defparam \FCR_0|adr[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N17
dffeas \FCR_0|adr[43] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [43]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[43] .is_wysiwyg = "true";
defparam \FCR_0|adr[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N50
dffeas \FCR_0|adr[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[27] .is_wysiwyg = "true";
defparam \FCR_0|adr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N44
dffeas \FCR_0|adr[35] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[35] .is_wysiwyg = "true";
defparam \FCR_0|adr[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N42
cyclonev_lcell_comb \FCR_0|Selector23~1 (
// Equation(s):
// \FCR_0|Selector23~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [27]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [27])) # (\FCR_0|adr [35])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [27]),
	.datad(!\FCR_0|adr [35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector23~1 .extended_lut = "off";
defparam \FCR_0|Selector23~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N12
cyclonev_lcell_comb \FCR_0|adr[3]~feeder (
// Equation(s):
// \FCR_0|adr[3]~feeder_combout  = ( \FCR_0|byte_in [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[3]~feeder .extended_lut = "off";
defparam \FCR_0|adr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N13
dffeas \FCR_0|adr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[3] .is_wysiwyg = "true";
defparam \FCR_0|adr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N48
cyclonev_lcell_comb \FCR_0|adr[11]~feeder (
// Equation(s):
// \FCR_0|adr[11]~feeder_combout  = ( \FCR_0|byte_in [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[11]~feeder .extended_lut = "off";
defparam \FCR_0|adr[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N50
dffeas \FCR_0|adr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[11] .is_wysiwyg = "true";
defparam \FCR_0|adr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N32
dffeas \FCR_0|adr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [3]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[19] .is_wysiwyg = "true";
defparam \FCR_0|adr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N30
cyclonev_lcell_comb \FCR_0|Selector23~0 (
// Equation(s):
// \FCR_0|Selector23~0_combout  = ( !\FCR_0|adr [19] & ( \FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_0~q  & (((!\FCR_0|adr [11]) # (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) # (\FCR_0|rsp_state.S_RSP_ADR_0~q  & (!\FCR_0|adr [3] & 
// ((!\FCR_0|adr [11]) # (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) ) ) ) # ( \FCR_0|adr [19] & ( !\FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_0~q  & (((!\FCR_0|adr [11]) # (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) # 
// (\FCR_0|rsp_state.S_RSP_ADR_0~q  & (!\FCR_0|adr [3] & ((!\FCR_0|adr [11]) # (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) ) ) ) # ( !\FCR_0|adr [19] & ( !\FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_0~q  & (((!\FCR_0|adr [11]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) # (\FCR_0|rsp_state.S_RSP_ADR_0~q  & (!\FCR_0|adr [3] & ((!\FCR_0|adr [11]) # (!\FCR_0|rsp_state.S_RSP_ADR_1~q )))) ) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datab(!\FCR_0|adr [3]),
	.datac(!\FCR_0|adr [11]),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datae(!\FCR_0|adr [19]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector23~0 .extended_lut = "off";
defparam \FCR_0|Selector23~0 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \FCR_0|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N9
cyclonev_lcell_comb \FCR_0|Selector23~2 (
// Equation(s):
// \FCR_0|Selector23~2_combout  = ( \FCR_0|act [3] & ( ((\FCR_0|rsp_state.S_RSP_PARAM~q  & \FCR_0|param [3])) # (\FCR_0|rsp_state.S_RSP_ACT~q ) ) ) # ( !\FCR_0|act [3] & ( (\FCR_0|rsp_state.S_RSP_PARAM~q  & \FCR_0|param [3]) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datab(gnd),
	.datac(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datad(!\FCR_0|param [3]),
	.datae(gnd),
	.dataf(!\FCR_0|act [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector23~2 .extended_lut = "off";
defparam \FCR_0|Selector23~2 .lut_mask = 64'h005500550F5F0F5F;
defparam \FCR_0|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N45
cyclonev_lcell_comb \FCR_0|Selector23~3 (
// Equation(s):
// \FCR_0|Selector23~3_combout  = ( \FCR_0|Selector23~0_combout  & ( \FCR_0|Selector23~2_combout  ) ) # ( !\FCR_0|Selector23~0_combout  & ( \FCR_0|Selector23~2_combout  ) ) # ( \FCR_0|Selector23~0_combout  & ( !\FCR_0|Selector23~2_combout  & ( ((\FCR_0|adr 
// [43] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) # (\FCR_0|Selector23~1_combout ) ) ) ) # ( !\FCR_0|Selector23~0_combout  & ( !\FCR_0|Selector23~2_combout  ) )

	.dataa(!\FCR_0|adr [43]),
	.datab(!\FCR_0|Selector23~1_combout ),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\FCR_0|Selector23~0_combout ),
	.dataf(!\FCR_0|Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector23~3 .extended_lut = "off";
defparam \FCR_0|Selector23~3 .lut_mask = 64'hFFFF3737FFFFFFFF;
defparam \FCR_0|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N46
dffeas \FCR_0|rsp_byte_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[3] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N39
cyclonev_lcell_comb \rsp_byte_data_reg[3]~feeder (
// Equation(s):
// \rsp_byte_data_reg[3]~feeder_combout  = ( \FCR_0|rsp_byte_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_byte_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rsp_byte_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rsp_byte_data_reg[3]~feeder .extended_lut = "off";
defparam \rsp_byte_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rsp_byte_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N41
dffeas \rsp_byte_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rsp_byte_data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[3] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N34
dffeas \FCR_0|adr[44] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [44]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[44] .is_wysiwyg = "true";
defparam \FCR_0|adr[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N12
cyclonev_lcell_comb \FCR_0|adr[28]~feeder (
// Equation(s):
// \FCR_0|adr[28]~feeder_combout  = ( \FCR_0|byte_in [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[28]~feeder .extended_lut = "off";
defparam \FCR_0|adr[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N14
dffeas \FCR_0|adr[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[28] .is_wysiwyg = "true";
defparam \FCR_0|adr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N47
dffeas \FCR_0|adr[36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[36] .is_wysiwyg = "true";
defparam \FCR_0|adr[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N45
cyclonev_lcell_comb \FCR_0|Selector22~1 (
// Equation(s):
// \FCR_0|Selector22~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [28]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [28])) # (\FCR_0|adr [36])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [28]),
	.datad(!\FCR_0|adr [36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector22~1 .extended_lut = "off";
defparam \FCR_0|Selector22~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N24
cyclonev_lcell_comb \FCR_0|adr[12]~feeder (
// Equation(s):
// \FCR_0|adr[12]~feeder_combout  = ( \FCR_0|byte_in [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[12]~feeder .extended_lut = "off";
defparam \FCR_0|adr[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N26
dffeas \FCR_0|adr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[12] .is_wysiwyg = "true";
defparam \FCR_0|adr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas \FCR_0|adr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[4] .is_wysiwyg = "true";
defparam \FCR_0|adr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N20
dffeas \FCR_0|adr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[20] .is_wysiwyg = "true";
defparam \FCR_0|adr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N18
cyclonev_lcell_comb \FCR_0|Selector22~0 (
// Equation(s):
// \FCR_0|Selector22~0_combout  = ( !\FCR_0|adr [20] & ( \FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|adr [12] & ((!\FCR_0|adr [4]) # ((!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) # (\FCR_0|adr [12] & (!\FCR_0|rsp_state.S_RSP_ADR_1~q  & ((!\FCR_0|adr [4]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( \FCR_0|adr [20] & ( !\FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|adr [12] & ((!\FCR_0|adr [4]) # ((!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) # (\FCR_0|adr [12] & (!\FCR_0|rsp_state.S_RSP_ADR_1~q  & ((!\FCR_0|adr 
// [4]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( !\FCR_0|adr [20] & ( !\FCR_0|rsp_state.S_RSP_ADR_2~q  & ( (!\FCR_0|adr [12] & ((!\FCR_0|adr [4]) # ((!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) # (\FCR_0|adr [12] & (!\FCR_0|rsp_state.S_RSP_ADR_1~q  & 
// ((!\FCR_0|adr [4]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) )

	.dataa(!\FCR_0|adr [12]),
	.datab(!\FCR_0|adr [4]),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datae(!\FCR_0|adr [20]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector22~0 .extended_lut = "off";
defparam \FCR_0|Selector22~0 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \FCR_0|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N49
dffeas \FCR_0|param[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [4]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[4] .is_wysiwyg = "true";
defparam \FCR_0|param[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N57
cyclonev_lcell_comb \FCR_0|Selector22~2 (
// Equation(s):
// \FCR_0|Selector22~2_combout  = ( \FCR_0|rsp_state.S_RSP_ACT~q  & ( ((\FCR_0|rsp_state.S_RSP_PARAM~q  & \FCR_0|param [4])) # (\FCR_0|act [4]) ) ) # ( !\FCR_0|rsp_state.S_RSP_ACT~q  & ( (\FCR_0|rsp_state.S_RSP_PARAM~q  & \FCR_0|param [4]) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datab(gnd),
	.datac(!\FCR_0|param [4]),
	.datad(!\FCR_0|act [4]),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector22~2 .extended_lut = "off";
defparam \FCR_0|Selector22~2 .lut_mask = 64'h0505050505FF05FF;
defparam \FCR_0|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N30
cyclonev_lcell_comb \FCR_0|Selector22~3 (
// Equation(s):
// \FCR_0|Selector22~3_combout  = ( \FCR_0|Selector22~0_combout  & ( \FCR_0|Selector22~2_combout  ) ) # ( !\FCR_0|Selector22~0_combout  & ( \FCR_0|Selector22~2_combout  ) ) # ( \FCR_0|Selector22~0_combout  & ( !\FCR_0|Selector22~2_combout  & ( ((\FCR_0|adr 
// [44] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) # (\FCR_0|Selector22~1_combout ) ) ) ) # ( !\FCR_0|Selector22~0_combout  & ( !\FCR_0|Selector22~2_combout  ) )

	.dataa(!\FCR_0|adr [44]),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datac(!\FCR_0|Selector22~1_combout ),
	.datad(gnd),
	.datae(!\FCR_0|Selector22~0_combout ),
	.dataf(!\FCR_0|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector22~3 .extended_lut = "off";
defparam \FCR_0|Selector22~3 .lut_mask = 64'hFFFF1F1FFFFFFFFF;
defparam \FCR_0|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N31
dffeas \FCR_0|rsp_byte_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[4] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N33
cyclonev_lcell_comb \rsp_byte_data_reg[4]~feeder (
// Equation(s):
// \rsp_byte_data_reg[4]~feeder_combout  = ( \FCR_0|rsp_byte_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_byte_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rsp_byte_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rsp_byte_data_reg[4]~feeder .extended_lut = "off";
defparam \rsp_byte_data_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rsp_byte_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N35
dffeas \rsp_byte_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rsp_byte_data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[4] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N30
cyclonev_lcell_comb \FCR_0|adr[45]~feeder (
// Equation(s):
// \FCR_0|adr[45]~feeder_combout  = ( \FCR_0|byte_in[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[45]~feeder .extended_lut = "off";
defparam \FCR_0|adr[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N32
dffeas \FCR_0|adr[45] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [45]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[45] .is_wysiwyg = "true";
defparam \FCR_0|adr[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N31
dffeas \FCR_0|adr[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[29] .is_wysiwyg = "true";
defparam \FCR_0|adr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N8
dffeas \FCR_0|adr[37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[37] .is_wysiwyg = "true";
defparam \FCR_0|adr[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N6
cyclonev_lcell_comb \FCR_0|Selector21~1 (
// Equation(s):
// \FCR_0|Selector21~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [29]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [29])) # (\FCR_0|adr [37])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [29]),
	.datad(!\FCR_0|adr [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector21~1 .extended_lut = "off";
defparam \FCR_0|Selector21~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N51
cyclonev_lcell_comb \FCR_0|adr[13]~feeder (
// Equation(s):
// \FCR_0|adr[13]~feeder_combout  = ( \FCR_0|byte_in [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[13]~feeder .extended_lut = "off";
defparam \FCR_0|adr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N52
dffeas \FCR_0|adr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[13] .is_wysiwyg = "true";
defparam \FCR_0|adr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas \FCR_0|adr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[5] .is_wysiwyg = "true";
defparam \FCR_0|adr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N56
dffeas \FCR_0|adr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [5]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[21] .is_wysiwyg = "true";
defparam \FCR_0|adr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N54
cyclonev_lcell_comb \FCR_0|Selector21~0 (
// Equation(s):
// \FCR_0|Selector21~0_combout  = ( \FCR_0|adr [21] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [13] & (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [5]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( !\FCR_0|adr [21] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [13] & ((!\FCR_0|adr [5]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( \FCR_0|adr [21] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [5]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( !\FCR_0|adr [21] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [5]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) ) ) )

	.dataa(!\FCR_0|adr [13]),
	.datab(!\FCR_0|adr [5]),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datae(!\FCR_0|adr [21]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector21~0 .extended_lut = "off";
defparam \FCR_0|Selector21~0 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \FCR_0|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N6
cyclonev_lcell_comb \FCR_0|Selector21~2 (
// Equation(s):
// \FCR_0|Selector21~2_combout  = (!\FCR_0|rsp_state.S_RSP_PARAM~q  & (\FCR_0|rsp_state.S_RSP_ACT~q  & ((\FCR_0|act [5])))) # (\FCR_0|rsp_state.S_RSP_PARAM~q  & (((\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [5])) # (\FCR_0|param [5])))

	.dataa(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datac(!\FCR_0|param [5]),
	.datad(!\FCR_0|act [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector21~2 .extended_lut = "off";
defparam \FCR_0|Selector21~2 .lut_mask = 64'h0537053705370537;
defparam \FCR_0|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N0
cyclonev_lcell_comb \FCR_0|Selector21~3 (
// Equation(s):
// \FCR_0|Selector21~3_combout  = ( \FCR_0|Selector21~0_combout  & ( \FCR_0|Selector21~2_combout  ) ) # ( !\FCR_0|Selector21~0_combout  & ( \FCR_0|Selector21~2_combout  ) ) # ( \FCR_0|Selector21~0_combout  & ( !\FCR_0|Selector21~2_combout  & ( ((\FCR_0|adr 
// [45] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) # (\FCR_0|Selector21~1_combout ) ) ) ) # ( !\FCR_0|Selector21~0_combout  & ( !\FCR_0|Selector21~2_combout  ) )

	.dataa(gnd),
	.datab(!\FCR_0|adr [45]),
	.datac(!\FCR_0|Selector21~1_combout ),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datae(!\FCR_0|Selector21~0_combout ),
	.dataf(!\FCR_0|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector21~3 .extended_lut = "off";
defparam \FCR_0|Selector21~3 .lut_mask = 64'hFFFF0F3FFFFFFFFF;
defparam \FCR_0|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N1
dffeas \FCR_0|rsp_byte_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[5] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N27
cyclonev_lcell_comb \rsp_byte_data_reg[5]~feeder (
// Equation(s):
// \rsp_byte_data_reg[5]~feeder_combout  = ( \FCR_0|rsp_byte_data [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_byte_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rsp_byte_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rsp_byte_data_reg[5]~feeder .extended_lut = "off";
defparam \rsp_byte_data_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rsp_byte_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas \rsp_byte_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rsp_byte_data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[5] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N14
dffeas \FCR_0|adr[47] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [47]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[47] .is_wysiwyg = "true";
defparam \FCR_0|adr[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N54
cyclonev_lcell_comb \FCR_0|adr[15]~feeder (
// Equation(s):
// \FCR_0|adr[15]~feeder_combout  = ( \FCR_0|byte_in [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[15]~feeder .extended_lut = "off";
defparam \FCR_0|adr[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N55
dffeas \FCR_0|adr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[15] .is_wysiwyg = "true";
defparam \FCR_0|adr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N52
dffeas \FCR_0|adr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[7] .is_wysiwyg = "true";
defparam \FCR_0|adr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y40_N32
dffeas \FCR_0|adr[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[23] .is_wysiwyg = "true";
defparam \FCR_0|adr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N30
cyclonev_lcell_comb \FCR_0|Selector19~0 (
// Equation(s):
// \FCR_0|Selector19~0_combout  = ( \FCR_0|adr [23] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [15] & (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [7]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q )))) ) ) ) # ( !\FCR_0|adr [23] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [15] & ((!\FCR_0|adr [7]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( \FCR_0|adr [23] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|adr [7]) # 
// (!\FCR_0|rsp_state.S_RSP_ADR_0~q ))) ) ) ) # ( !\FCR_0|adr [23] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [7]) # (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) ) ) )

	.dataa(!\FCR_0|adr [15]),
	.datab(!\FCR_0|adr [7]),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datad(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datae(!\FCR_0|adr [23]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector19~0 .extended_lut = "off";
defparam \FCR_0|Selector19~0 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \FCR_0|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N17
dffeas \FCR_0|adr[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[31] .is_wysiwyg = "true";
defparam \FCR_0|adr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N11
dffeas \FCR_0|adr[39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [7]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[39] .is_wysiwyg = "true";
defparam \FCR_0|adr[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N9
cyclonev_lcell_comb \FCR_0|Selector19~1 (
// Equation(s):
// \FCR_0|Selector19~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [31]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [31])) # (\FCR_0|adr [39])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [31]),
	.datad(!\FCR_0|adr [39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector19~1 .extended_lut = "off";
defparam \FCR_0|Selector19~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N50
dffeas \FCR_0|rsp_byte_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[7] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N27
cyclonev_lcell_comb \FCR_0|Selector19~2 (
// Equation(s):
// \FCR_0|Selector19~2_combout  = ( \FCR_0|param [7] & ( \FCR_0|rsp_state.00000~q  & ( \FCR_0|rsp_state.S_RSP_PARAM~q  ) ) ) # ( \FCR_0|param [7] & ( !\FCR_0|rsp_state.00000~q  & ( (\FCR_0|rsp_byte_data [7]) # (\FCR_0|rsp_state.S_RSP_PARAM~q ) ) ) ) # ( 
// !\FCR_0|param [7] & ( !\FCR_0|rsp_state.00000~q  & ( \FCR_0|rsp_byte_data [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datad(!\FCR_0|rsp_byte_data [7]),
	.datae(!\FCR_0|param [7]),
	.dataf(!\FCR_0|rsp_state.00000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector19~2 .extended_lut = "off";
defparam \FCR_0|Selector19~2 .lut_mask = 64'h00FF0FFF00000F0F;
defparam \FCR_0|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N48
cyclonev_lcell_comb \FCR_0|Selector19~3 (
// Equation(s):
// \FCR_0|Selector19~3_combout  = ( \FCR_0|Selector19~1_combout  & ( \FCR_0|Selector19~2_combout  ) ) # ( !\FCR_0|Selector19~1_combout  & ( \FCR_0|Selector19~2_combout  ) ) # ( \FCR_0|Selector19~1_combout  & ( !\FCR_0|Selector19~2_combout  ) ) # ( 
// !\FCR_0|Selector19~1_combout  & ( !\FCR_0|Selector19~2_combout  & ( (!\FCR_0|Selector19~0_combout ) # ((\FCR_0|adr [47] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) ) ) )

	.dataa(!\FCR_0|adr [47]),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datac(!\FCR_0|Selector19~0_combout ),
	.datad(gnd),
	.datae(!\FCR_0|Selector19~1_combout ),
	.dataf(!\FCR_0|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector19~3 .extended_lut = "off";
defparam \FCR_0|Selector19~3 .lut_mask = 64'hF1F1FFFFFFFFFFFF;
defparam \FCR_0|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N49
dffeas \FCR_0|rsp_byte_data[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N31
dffeas \rsp_byte_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|rsp_byte_data[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[7] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N54
cyclonev_lcell_comb \RS232_SER_0|shift_reg[7]~1 (
// Equation(s):
// \RS232_SER_0|shift_reg[7]~1_combout  = ( \RS232_SER_0|fsm.S_START~DUPLICATE_q  & ( (!\RS232_SER_0|Equal0~2_combout  & (((\RS232_SER_0|shift_reg [7])))) # (\RS232_SER_0|Equal0~2_combout  & (rsp_byte_data_reg[7] & (!\RS232_SER_0|fsm.S_SHIFT~q ))) ) ) # ( 
// !\RS232_SER_0|fsm.S_START~DUPLICATE_q  & ( (\RS232_SER_0|shift_reg [7] & ((!\RS232_SER_0|Equal0~2_combout ) # (!\RS232_SER_0|fsm.S_SHIFT~q ))) ) )

	.dataa(!rsp_byte_data_reg[7]),
	.datab(!\RS232_SER_0|Equal0~2_combout ),
	.datac(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datad(!\RS232_SER_0|shift_reg [7]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|shift_reg[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[7]~1 .extended_lut = "off";
defparam \RS232_SER_0|shift_reg[7]~1 .lut_mask = 64'h00FC00FC10DC10DC;
defparam \RS232_SER_0|shift_reg[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N55
dffeas \RS232_SER_0|shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|shift_reg[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[7] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y43_N44
dffeas \FCR_0|adr[46] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [46]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[46] .is_wysiwyg = "true";
defparam \FCR_0|adr[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N53
dffeas \FCR_0|adr[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[30] .is_wysiwyg = "true";
defparam \FCR_0|adr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y42_N26
dffeas \FCR_0|adr[38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[32]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[38] .is_wysiwyg = "true";
defparam \FCR_0|adr[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N24
cyclonev_lcell_comb \FCR_0|Selector20~1 (
// Equation(s):
// \FCR_0|Selector20~1_combout  = (!\FCR_0|rsp_state.S_RSP_ADR_4~q  & (\FCR_0|rsp_state.S_RSP_ADR_3~q  & (\FCR_0|adr [30]))) # (\FCR_0|rsp_state.S_RSP_ADR_4~q  & (((\FCR_0|rsp_state.S_RSP_ADR_3~q  & \FCR_0|adr [30])) # (\FCR_0|adr [38])))

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_4~q ),
	.datab(!\FCR_0|rsp_state.S_RSP_ADR_3~q ),
	.datac(!\FCR_0|adr [30]),
	.datad(!\FCR_0|adr [38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector20~1 .extended_lut = "off";
defparam \FCR_0|Selector20~1 .lut_mask = 64'h0357035703570357;
defparam \FCR_0|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N48
cyclonev_lcell_comb \FCR_0|adr[6]~feeder (
// Equation(s):
// \FCR_0|adr[6]~feeder_combout  = ( \FCR_0|byte_in [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[6]~feeder .extended_lut = "off";
defparam \FCR_0|adr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N50
dffeas \FCR_0|adr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[6] .is_wysiwyg = "true";
defparam \FCR_0|adr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N12
cyclonev_lcell_comb \FCR_0|adr[14]~feeder (
// Equation(s):
// \FCR_0|adr[14]~feeder_combout  = ( \FCR_0|byte_in [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|byte_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|adr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|adr[14]~feeder .extended_lut = "off";
defparam \FCR_0|adr[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FCR_0|adr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N14
dffeas \FCR_0|adr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|adr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|adr[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[14] .is_wysiwyg = "true";
defparam \FCR_0|adr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N8
dffeas \FCR_0|adr[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|adr[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|adr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|adr[22] .is_wysiwyg = "true";
defparam \FCR_0|adr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N6
cyclonev_lcell_comb \FCR_0|Selector20~0 (
// Equation(s):
// \FCR_0|Selector20~0_combout  = ( \FCR_0|adr [22] & ( \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & (!\FCR_0|adr [14] & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [6])))) ) ) ) # ( !\FCR_0|adr [22] & ( 
// \FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|adr [14] & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [6]))) ) ) ) # ( \FCR_0|adr [22] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_2~q  & ((!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # 
// (!\FCR_0|adr [6]))) ) ) ) # ( !\FCR_0|adr [22] & ( !\FCR_0|rsp_state.S_RSP_ADR_1~q  & ( (!\FCR_0|rsp_state.S_RSP_ADR_0~q ) # (!\FCR_0|adr [6]) ) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_ADR_0~q ),
	.datab(!\FCR_0|adr [6]),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_2~q ),
	.datad(!\FCR_0|adr [14]),
	.datae(!\FCR_0|adr [22]),
	.dataf(!\FCR_0|rsp_state.S_RSP_ADR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector20~0 .extended_lut = "off";
defparam \FCR_0|Selector20~0 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \FCR_0|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N4
dffeas \FCR_0|param[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FCR_0|byte_in [6]),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FCR_0|param[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|param [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|param[6] .is_wysiwyg = "true";
defparam \FCR_0|param[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N39
cyclonev_lcell_comb \FCR_0|Selector20~2 (
// Equation(s):
// \FCR_0|Selector20~2_combout  = ( \FCR_0|rsp_state.S_RSP_PARAM~q  & ( ((\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [6])) # (\FCR_0|param [6]) ) ) # ( !\FCR_0|rsp_state.S_RSP_PARAM~q  & ( (\FCR_0|rsp_state.S_RSP_ACT~q  & \FCR_0|act [6]) ) )

	.dataa(!\FCR_0|rsp_state.S_RSP_ACT~q ),
	.datab(!\FCR_0|param [6]),
	.datac(!\FCR_0|act [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_state.S_RSP_PARAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector20~2 .extended_lut = "off";
defparam \FCR_0|Selector20~2 .lut_mask = 64'h0505050537373737;
defparam \FCR_0|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N57
cyclonev_lcell_comb \FCR_0|Selector20~3 (
// Equation(s):
// \FCR_0|Selector20~3_combout  = ( \FCR_0|Selector20~0_combout  & ( \FCR_0|Selector20~2_combout  ) ) # ( !\FCR_0|Selector20~0_combout  & ( \FCR_0|Selector20~2_combout  ) ) # ( \FCR_0|Selector20~0_combout  & ( !\FCR_0|Selector20~2_combout  & ( ((\FCR_0|adr 
// [46] & \FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q )) # (\FCR_0|Selector20~1_combout ) ) ) ) # ( !\FCR_0|Selector20~0_combout  & ( !\FCR_0|Selector20~2_combout  ) )

	.dataa(!\FCR_0|adr [46]),
	.datab(!\FCR_0|Selector20~1_combout ),
	.datac(!\FCR_0|rsp_state.S_RSP_ADR_5~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\FCR_0|Selector20~0_combout ),
	.dataf(!\FCR_0|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FCR_0|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FCR_0|Selector20~3 .extended_lut = "off";
defparam \FCR_0|Selector20~3 .lut_mask = 64'hFFFF3737FFFFFFFF;
defparam \FCR_0|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N58
dffeas \FCR_0|rsp_byte_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FCR_0|Selector20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FCR_0|rsp_state.00000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FCR_0|rsp_byte_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FCR_0|rsp_byte_data[6] .is_wysiwyg = "true";
defparam \FCR_0|rsp_byte_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N30
cyclonev_lcell_comb \rsp_byte_data_reg[6]~feeder (
// Equation(s):
// \rsp_byte_data_reg[6]~feeder_combout  = ( \FCR_0|rsp_byte_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FCR_0|rsp_byte_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rsp_byte_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rsp_byte_data_reg[6]~feeder .extended_lut = "off";
defparam \rsp_byte_data_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rsp_byte_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas \rsp_byte_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rsp_byte_data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|tx_fifo_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rsp_byte_data_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rsp_byte_data_reg[6] .is_wysiwyg = "true";
defparam \rsp_byte_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N54
cyclonev_lcell_comb \RS232_SER_0|Selector22~0 (
// Equation(s):
// \RS232_SER_0|Selector22~0_combout  = ( rsp_byte_data_reg[6] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) # (\RS232_SER_0|shift_reg [7]) ) ) # ( !rsp_byte_data_reg[6] & ( (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & \RS232_SER_0|shift_reg [7]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!\RS232_SER_0|shift_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rsp_byte_data_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector22~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector22~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RS232_SER_0|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N43
dffeas \RS232_SER_0|fsm.S_STOP~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|fsm.S_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \RS232_SER_0|fsm.S_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N45
cyclonev_lcell_comb \RS232_SER_0|shift_reg[0]~0 (
// Equation(s):
// \RS232_SER_0|shift_reg[0]~0_combout  = ( \RS232_SER_0|Equal0~1_combout  & ( (\RS232_SER_0|Equal0~0_combout  & (\RS232_SER_0|launch_cnt [10] & (\RS232_SER_0|fsm.00~DUPLICATE_q  & !\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ))) ) )

	.dataa(!\RS232_SER_0|Equal0~0_combout ),
	.datab(!\RS232_SER_0|launch_cnt [10]),
	.datac(!\RS232_SER_0|fsm.00~DUPLICATE_q ),
	.datad(!\RS232_SER_0|fsm.S_STOP~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[0]~0 .extended_lut = "off";
defparam \RS232_SER_0|shift_reg[0]~0 .lut_mask = 64'h0000000001000100;
defparam \RS232_SER_0|shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N56
dffeas \RS232_SER_0|shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[6] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N15
cyclonev_lcell_comb \RS232_SER_0|Selector23~0 (
// Equation(s):
// \RS232_SER_0|Selector23~0_combout  = ( \RS232_SER_0|shift_reg [6] & ( (rsp_byte_data_reg[5]) # (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) # ( !\RS232_SER_0|shift_reg [6] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & rsp_byte_data_reg[5]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!rsp_byte_data_reg[5]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector23~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector23~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \RS232_SER_0|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \RS232_SER_0|shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[5] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N12
cyclonev_lcell_comb \RS232_SER_0|Selector24~0 (
// Equation(s):
// \RS232_SER_0|Selector24~0_combout  = ( \RS232_SER_0|shift_reg [5] & ( (rsp_byte_data_reg[4]) # (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) # ( !\RS232_SER_0|shift_reg [5] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & rsp_byte_data_reg[4]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!rsp_byte_data_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector24~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector24~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \RS232_SER_0|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N13
dffeas \RS232_SER_0|shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[4] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N57
cyclonev_lcell_comb \RS232_SER_0|Selector25~0 (
// Equation(s):
// \RS232_SER_0|Selector25~0_combout  = ( \RS232_SER_0|shift_reg [4] & ( (rsp_byte_data_reg[3]) # (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) # ( !\RS232_SER_0|shift_reg [4] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & rsp_byte_data_reg[3]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(!rsp_byte_data_reg[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector25~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector25~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \RS232_SER_0|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N58
dffeas \RS232_SER_0|shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[3] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N42
cyclonev_lcell_comb \RS232_SER_0|Selector26~0 (
// Equation(s):
// \RS232_SER_0|Selector26~0_combout  = ( \RS232_SER_0|shift_reg [3] & ( (rsp_byte_data_reg[2]) # (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) # ( !\RS232_SER_0|shift_reg [3] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & rsp_byte_data_reg[2]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!rsp_byte_data_reg[2]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector26~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector26~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \RS232_SER_0|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N44
dffeas \RS232_SER_0|shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[2] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N45
cyclonev_lcell_comb \RS232_SER_0|Selector27~0 (
// Equation(s):
// \RS232_SER_0|Selector27~0_combout  = ( \RS232_SER_0|shift_reg [2] & ( (rsp_byte_data_reg[1]) # (\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ) ) ) # ( !\RS232_SER_0|shift_reg [2] & ( (!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  & rsp_byte_data_reg[1]) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!rsp_byte_data_reg[1]),
	.datae(gnd),
	.dataf(!\RS232_SER_0|shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector27~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector27~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \RS232_SER_0|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N46
dffeas \RS232_SER_0|shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[1] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N48
cyclonev_lcell_comb \RS232_SER_0|Selector28~0 (
// Equation(s):
// \RS232_SER_0|Selector28~0_combout  = ( rsp_byte_data_reg[0] & ( \RS232_SER_0|shift_reg [1] ) ) # ( !rsp_byte_data_reg[0] & ( \RS232_SER_0|shift_reg [1] & ( \RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  ) ) ) # ( rsp_byte_data_reg[0] & ( !\RS232_SER_0|shift_reg 
// [1] & ( !\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\RS232_SER_0|fsm.S_SHIFT~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!rsp_byte_data_reg[0]),
	.dataf(!\RS232_SER_0|shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector28~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector28~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \RS232_SER_0|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N49
dffeas \RS232_SER_0|shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RS232_SER_0|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|shift_reg[0] .is_wysiwyg = "true";
defparam \RS232_SER_0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N12
cyclonev_lcell_comb \RS232_SER_0|Selector20~0 (
// Equation(s):
// \RS232_SER_0|Selector20~0_combout  = ( \RS232_SER_0|fsm.S_SHIFT~q  & ( (!\RS232_SER_0|shift_reg [0] & (!\RS232_SER_0|fsm.S_STOP~q  & ((\RS232_SER_0|tx~q ) # (\RS232_SER_0|fsm.00~q )))) ) ) # ( !\RS232_SER_0|fsm.S_SHIFT~q  & ( (!\RS232_SER_0|fsm.S_STOP~q  
// & ((\RS232_SER_0|tx~q ) # (\RS232_SER_0|fsm.00~q ))) ) )

	.dataa(!\RS232_SER_0|shift_reg [0]),
	.datab(!\RS232_SER_0|fsm.S_STOP~q ),
	.datac(!\RS232_SER_0|fsm.00~q ),
	.datad(!\RS232_SER_0|tx~q ),
	.datae(gnd),
	.dataf(!\RS232_SER_0|fsm.S_SHIFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RS232_SER_0|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RS232_SER_0|Selector20~0 .extended_lut = "off";
defparam \RS232_SER_0|Selector20~0 .lut_mask = 64'h0CCC0CCC08880888;
defparam \RS232_SER_0|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N13
dffeas \RS232_SER_0|tx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RS232_SER_0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS232_SER_0|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RS232_SER_0|tx .is_wysiwyg = "true";
defparam \RS232_SER_0|tx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N30
cyclonev_lcell_comb \CONFIG_IND_0|Add0~25 (
// Equation(s):
// \CONFIG_IND_0|Add0~25_sumout  = SUM(( \CONFIG_IND_0|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CONFIG_IND_0|Add0~26  = CARRY(( \CONFIG_IND_0|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~25_sumout ),
	.cout(\CONFIG_IND_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~25 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \CONFIG_IND_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N31
dffeas \CONFIG_IND_0|count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N33
cyclonev_lcell_comb \CONFIG_IND_0|Add0~21 (
// Equation(s):
// \CONFIG_IND_0|Add0~21_sumout  = SUM(( \CONFIG_IND_0|count[1]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~26  ))
// \CONFIG_IND_0|Add0~22  = CARRY(( \CONFIG_IND_0|count[1]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~26  ))

	.dataa(!\CONFIG_IND_0|count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~21_sumout ),
	.cout(\CONFIG_IND_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~21 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N36
cyclonev_lcell_comb \CONFIG_IND_0|Add0~17 (
// Equation(s):
// \CONFIG_IND_0|Add0~17_sumout  = SUM(( \CONFIG_IND_0|count [2] ) + ( GND ) + ( \CONFIG_IND_0|Add0~22  ))
// \CONFIG_IND_0|Add0~18  = CARRY(( \CONFIG_IND_0|count [2] ) + ( GND ) + ( \CONFIG_IND_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~17_sumout ),
	.cout(\CONFIG_IND_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~17 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N38
dffeas \CONFIG_IND_0|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[2] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N39
cyclonev_lcell_comb \CONFIG_IND_0|Add0~13 (
// Equation(s):
// \CONFIG_IND_0|Add0~13_sumout  = SUM(( \CONFIG_IND_0|count [3] ) + ( GND ) + ( \CONFIG_IND_0|Add0~18  ))
// \CONFIG_IND_0|Add0~14  = CARRY(( \CONFIG_IND_0|count [3] ) + ( GND ) + ( \CONFIG_IND_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~13_sumout ),
	.cout(\CONFIG_IND_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~13 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N41
dffeas \CONFIG_IND_0|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[3] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N42
cyclonev_lcell_comb \CONFIG_IND_0|Add0~53 (
// Equation(s):
// \CONFIG_IND_0|Add0~53_sumout  = SUM(( \CONFIG_IND_0|count [4] ) + ( GND ) + ( \CONFIG_IND_0|Add0~14  ))
// \CONFIG_IND_0|Add0~54  = CARRY(( \CONFIG_IND_0|count [4] ) + ( GND ) + ( \CONFIG_IND_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~53_sumout ),
	.cout(\CONFIG_IND_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~53 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N43
dffeas \CONFIG_IND_0|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[4] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N45
cyclonev_lcell_comb \CONFIG_IND_0|Add0~9 (
// Equation(s):
// \CONFIG_IND_0|Add0~9_sumout  = SUM(( \CONFIG_IND_0|count [5] ) + ( GND ) + ( \CONFIG_IND_0|Add0~54  ))
// \CONFIG_IND_0|Add0~10  = CARRY(( \CONFIG_IND_0|count [5] ) + ( GND ) + ( \CONFIG_IND_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~9_sumout ),
	.cout(\CONFIG_IND_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~9 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N47
dffeas \CONFIG_IND_0|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[5] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N48
cyclonev_lcell_comb \CONFIG_IND_0|Add0~5 (
// Equation(s):
// \CONFIG_IND_0|Add0~5_sumout  = SUM(( \CONFIG_IND_0|count [6] ) + ( GND ) + ( \CONFIG_IND_0|Add0~10  ))
// \CONFIG_IND_0|Add0~6  = CARRY(( \CONFIG_IND_0|count [6] ) + ( GND ) + ( \CONFIG_IND_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~5_sumout ),
	.cout(\CONFIG_IND_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~5 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N50
dffeas \CONFIG_IND_0|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[6] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N51
cyclonev_lcell_comb \CONFIG_IND_0|Add0~49 (
// Equation(s):
// \CONFIG_IND_0|Add0~49_sumout  = SUM(( \CONFIG_IND_0|count [7] ) + ( GND ) + ( \CONFIG_IND_0|Add0~6  ))
// \CONFIG_IND_0|Add0~50  = CARRY(( \CONFIG_IND_0|count [7] ) + ( GND ) + ( \CONFIG_IND_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~49_sumout ),
	.cout(\CONFIG_IND_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~49 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N52
dffeas \CONFIG_IND_0|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[7] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N54
cyclonev_lcell_comb \CONFIG_IND_0|Add0~1 (
// Equation(s):
// \CONFIG_IND_0|Add0~1_sumout  = SUM(( \CONFIG_IND_0|count [8] ) + ( GND ) + ( \CONFIG_IND_0|Add0~50  ))
// \CONFIG_IND_0|Add0~2  = CARRY(( \CONFIG_IND_0|count [8] ) + ( GND ) + ( \CONFIG_IND_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~1_sumout ),
	.cout(\CONFIG_IND_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~1 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N56
dffeas \CONFIG_IND_0|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[8] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N57
cyclonev_lcell_comb \CONFIG_IND_0|Add0~57 (
// Equation(s):
// \CONFIG_IND_0|Add0~57_sumout  = SUM(( \CONFIG_IND_0|count [9] ) + ( GND ) + ( \CONFIG_IND_0|Add0~2  ))
// \CONFIG_IND_0|Add0~58  = CARRY(( \CONFIG_IND_0|count [9] ) + ( GND ) + ( \CONFIG_IND_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~57_sumout ),
	.cout(\CONFIG_IND_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~57 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N59
dffeas \CONFIG_IND_0|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[9] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N0
cyclonev_lcell_comb \CONFIG_IND_0|Add0~61 (
// Equation(s):
// \CONFIG_IND_0|Add0~61_sumout  = SUM(( \CONFIG_IND_0|count[10]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~58  ))
// \CONFIG_IND_0|Add0~62  = CARRY(( \CONFIG_IND_0|count[10]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~61_sumout ),
	.cout(\CONFIG_IND_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~61 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N2
dffeas \CONFIG_IND_0|count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N3
cyclonev_lcell_comb \CONFIG_IND_0|Add0~65 (
// Equation(s):
// \CONFIG_IND_0|Add0~65_sumout  = SUM(( \CONFIG_IND_0|count[11]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~62  ))
// \CONFIG_IND_0|Add0~66  = CARRY(( \CONFIG_IND_0|count[11]~DUPLICATE_q  ) + ( GND ) + ( \CONFIG_IND_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~65_sumout ),
	.cout(\CONFIG_IND_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~65 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N5
dffeas \CONFIG_IND_0|count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N6
cyclonev_lcell_comb \CONFIG_IND_0|Add0~69 (
// Equation(s):
// \CONFIG_IND_0|Add0~69_sumout  = SUM(( \CONFIG_IND_0|count [12] ) + ( GND ) + ( \CONFIG_IND_0|Add0~66  ))
// \CONFIG_IND_0|Add0~70  = CARRY(( \CONFIG_IND_0|count [12] ) + ( GND ) + ( \CONFIG_IND_0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~69_sumout ),
	.cout(\CONFIG_IND_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~69 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N7
dffeas \CONFIG_IND_0|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[12] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N9
cyclonev_lcell_comb \CONFIG_IND_0|Add0~73 (
// Equation(s):
// \CONFIG_IND_0|Add0~73_sumout  = SUM(( \CONFIG_IND_0|count [13] ) + ( GND ) + ( \CONFIG_IND_0|Add0~70  ))
// \CONFIG_IND_0|Add0~74  = CARRY(( \CONFIG_IND_0|count [13] ) + ( GND ) + ( \CONFIG_IND_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~73_sumout ),
	.cout(\CONFIG_IND_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~73 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \CONFIG_IND_0|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONFIG_IND_0|Add0~73_sumout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[13] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N12
cyclonev_lcell_comb \CONFIG_IND_0|Add0~77 (
// Equation(s):
// \CONFIG_IND_0|Add0~77_sumout  = SUM(( \CONFIG_IND_0|count [14] ) + ( GND ) + ( \CONFIG_IND_0|Add0~74  ))
// \CONFIG_IND_0|Add0~78  = CARRY(( \CONFIG_IND_0|count [14] ) + ( GND ) + ( \CONFIG_IND_0|Add0~74  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~77_sumout ),
	.cout(\CONFIG_IND_0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~77 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N14
dffeas \CONFIG_IND_0|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[14] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N15
cyclonev_lcell_comb \CONFIG_IND_0|Add0~81 (
// Equation(s):
// \CONFIG_IND_0|Add0~81_sumout  = SUM(( \CONFIG_IND_0|count [15] ) + ( GND ) + ( \CONFIG_IND_0|Add0~78  ))
// \CONFIG_IND_0|Add0~82  = CARRY(( \CONFIG_IND_0|count [15] ) + ( GND ) + ( \CONFIG_IND_0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~81_sumout ),
	.cout(\CONFIG_IND_0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~81 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N17
dffeas \CONFIG_IND_0|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[15] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N18
cyclonev_lcell_comb \CONFIG_IND_0|Add0~85 (
// Equation(s):
// \CONFIG_IND_0|Add0~85_sumout  = SUM(( \CONFIG_IND_0|count [16] ) + ( GND ) + ( \CONFIG_IND_0|Add0~82  ))
// \CONFIG_IND_0|Add0~86  = CARRY(( \CONFIG_IND_0|count [16] ) + ( GND ) + ( \CONFIG_IND_0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~85_sumout ),
	.cout(\CONFIG_IND_0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~85 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N20
dffeas \CONFIG_IND_0|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[16] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N21
cyclonev_lcell_comb \CONFIG_IND_0|Add0~45 (
// Equation(s):
// \CONFIG_IND_0|Add0~45_sumout  = SUM(( \CONFIG_IND_0|count [17] ) + ( GND ) + ( \CONFIG_IND_0|Add0~86  ))
// \CONFIG_IND_0|Add0~46  = CARRY(( \CONFIG_IND_0|count [17] ) + ( GND ) + ( \CONFIG_IND_0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONFIG_IND_0|count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~45_sumout ),
	.cout(\CONFIG_IND_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~45 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \CONFIG_IND_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N23
dffeas \CONFIG_IND_0|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[17] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N24
cyclonev_lcell_comb \CONFIG_IND_0|Add0~89 (
// Equation(s):
// \CONFIG_IND_0|Add0~89_sumout  = SUM(( \CONFIG_IND_0|count [18] ) + ( GND ) + ( \CONFIG_IND_0|Add0~46  ))
// \CONFIG_IND_0|Add0~90  = CARRY(( \CONFIG_IND_0|count [18] ) + ( GND ) + ( \CONFIG_IND_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~89_sumout ),
	.cout(\CONFIG_IND_0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~89 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N26
dffeas \CONFIG_IND_0|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[18] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N27
cyclonev_lcell_comb \CONFIG_IND_0|Add0~41 (
// Equation(s):
// \CONFIG_IND_0|Add0~41_sumout  = SUM(( \CONFIG_IND_0|count [19] ) + ( GND ) + ( \CONFIG_IND_0|Add0~90  ))
// \CONFIG_IND_0|Add0~42  = CARRY(( \CONFIG_IND_0|count [19] ) + ( GND ) + ( \CONFIG_IND_0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~41_sumout ),
	.cout(\CONFIG_IND_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~41 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N28
dffeas \CONFIG_IND_0|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[19] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N30
cyclonev_lcell_comb \CONFIG_IND_0|Add0~37 (
// Equation(s):
// \CONFIG_IND_0|Add0~37_sumout  = SUM(( \CONFIG_IND_0|count [20] ) + ( GND ) + ( \CONFIG_IND_0|Add0~42  ))
// \CONFIG_IND_0|Add0~38  = CARRY(( \CONFIG_IND_0|count [20] ) + ( GND ) + ( \CONFIG_IND_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~37_sumout ),
	.cout(\CONFIG_IND_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~37 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N31
dffeas \CONFIG_IND_0|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[20] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N33
cyclonev_lcell_comb \CONFIG_IND_0|Add0~33 (
// Equation(s):
// \CONFIG_IND_0|Add0~33_sumout  = SUM(( \CONFIG_IND_0|count [21] ) + ( GND ) + ( \CONFIG_IND_0|Add0~38  ))
// \CONFIG_IND_0|Add0~34  = CARRY(( \CONFIG_IND_0|count [21] ) + ( GND ) + ( \CONFIG_IND_0|Add0~38  ))

	.dataa(!\CONFIG_IND_0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~33_sumout ),
	.cout(\CONFIG_IND_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~33 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \CONFIG_IND_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N35
dffeas \CONFIG_IND_0|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[21] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N36
cyclonev_lcell_comb \CONFIG_IND_0|Add0~29 (
// Equation(s):
// \CONFIG_IND_0|Add0~29_sumout  = SUM(( \CONFIG_IND_0|count [22] ) + ( GND ) + ( \CONFIG_IND_0|Add0~34  ))
// \CONFIG_IND_0|Add0~30  = CARRY(( \CONFIG_IND_0|count [22] ) + ( GND ) + ( \CONFIG_IND_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~29_sumout ),
	.cout(\CONFIG_IND_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~29 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N38
dffeas \CONFIG_IND_0|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[22] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N39
cyclonev_lcell_comb \CONFIG_IND_0|Add0~97 (
// Equation(s):
// \CONFIG_IND_0|Add0~97_sumout  = SUM(( \CONFIG_IND_0|count [23] ) + ( GND ) + ( \CONFIG_IND_0|Add0~30  ))
// \CONFIG_IND_0|Add0~98  = CARRY(( \CONFIG_IND_0|count [23] ) + ( GND ) + ( \CONFIG_IND_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~97_sumout ),
	.cout(\CONFIG_IND_0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~97 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CONFIG_IND_0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N40
dffeas \CONFIG_IND_0|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[23] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N42
cyclonev_lcell_comb \CONFIG_IND_0|Add0~93 (
// Equation(s):
// \CONFIG_IND_0|Add0~93_sumout  = SUM(( \CONFIG_IND_0|count [24] ) + ( GND ) + ( \CONFIG_IND_0|Add0~98  ))

	.dataa(gnd),
	.datab(!\CONFIG_IND_0|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CONFIG_IND_0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CONFIG_IND_0|Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Add0~93 .extended_lut = "off";
defparam \CONFIG_IND_0|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \CONFIG_IND_0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N44
dffeas \CONFIG_IND_0|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[24] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N48
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~3 (
// Equation(s):
// \CONFIG_IND_0|Equal0~3_combout  = ( !\CONFIG_IND_0|count [23] & ( !\CONFIG_IND_0|count [15] & ( (\CONFIG_IND_0|count [16] & (\CONFIG_IND_0|count [24] & (\CONFIG_IND_0|count [18] & \CONFIG_IND_0|count [14]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [16]),
	.datab(!\CONFIG_IND_0|count [24]),
	.datac(!\CONFIG_IND_0|count [18]),
	.datad(!\CONFIG_IND_0|count [14]),
	.datae(!\CONFIG_IND_0|count [23]),
	.dataf(!\CONFIG_IND_0|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~3 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~3 .lut_mask = 64'h0001000000000000;
defparam \CONFIG_IND_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N1
dffeas \CONFIG_IND_0|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[10] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N4
dffeas \CONFIG_IND_0|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[11] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N18
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~2 (
// Equation(s):
// \CONFIG_IND_0|Equal0~2_combout  = ( !\CONFIG_IND_0|count [10] & ( \CONFIG_IND_0|count [11] & ( (\CONFIG_IND_0|count [13] & (\CONFIG_IND_0|count [4] & (\CONFIG_IND_0|count [12] & !\CONFIG_IND_0|count [9]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [13]),
	.datab(!\CONFIG_IND_0|count [4]),
	.datac(!\CONFIG_IND_0|count [12]),
	.datad(!\CONFIG_IND_0|count [9]),
	.datae(!\CONFIG_IND_0|count [10]),
	.dataf(!\CONFIG_IND_0|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~2 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~2 .lut_mask = 64'h0000000001000000;
defparam \CONFIG_IND_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N37
dffeas \CONFIG_IND_0|count[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[22]~DUPLICATE .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N12
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~1 (
// Equation(s):
// \CONFIG_IND_0|Equal0~1_combout  = ( !\CONFIG_IND_0|count [17] & ( \CONFIG_IND_0|count [19] & ( (\CONFIG_IND_0|count[22]~DUPLICATE_q  & (!\CONFIG_IND_0|count [7] & (\CONFIG_IND_0|count [20] & \CONFIG_IND_0|count [21]))) ) ) )

	.dataa(!\CONFIG_IND_0|count[22]~DUPLICATE_q ),
	.datab(!\CONFIG_IND_0|count [7]),
	.datac(!\CONFIG_IND_0|count [20]),
	.datad(!\CONFIG_IND_0|count [21]),
	.datae(!\CONFIG_IND_0|count [17]),
	.dataf(!\CONFIG_IND_0|count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~1 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~1 .lut_mask = 64'h0000000000040000;
defparam \CONFIG_IND_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N3
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~4 (
// Equation(s):
// \CONFIG_IND_0|Equal0~4_combout  = ( \CONFIG_IND_0|Equal0~0_combout  & ( \CONFIG_IND_0|Equal0~1_combout  & ( (!\CONFIG_IND_0|count [8] & (\CONFIG_IND_0|Equal0~3_combout  & \CONFIG_IND_0|Equal0~2_combout )) ) ) )

	.dataa(!\CONFIG_IND_0|count [8]),
	.datab(gnd),
	.datac(!\CONFIG_IND_0|Equal0~3_combout ),
	.datad(!\CONFIG_IND_0|Equal0~2_combout ),
	.datae(!\CONFIG_IND_0|Equal0~0_combout ),
	.dataf(!\CONFIG_IND_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~4 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~4 .lut_mask = 64'h000000000000000A;
defparam \CONFIG_IND_0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N35
dffeas \CONFIG_IND_0|count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N34
dffeas \CONFIG_IND_0|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[1] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N32
dffeas \CONFIG_IND_0|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\CONFIG_IND_0|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|count[0] .is_wysiwyg = "true";
defparam \CONFIG_IND_0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N9
cyclonev_lcell_comb \CONFIG_IND_0|Equal0~0 (
// Equation(s):
// \CONFIG_IND_0|Equal0~0_combout  = ( \CONFIG_IND_0|count [5] & ( !\CONFIG_IND_0|count [6] & ( (\CONFIG_IND_0|count [1] & (\CONFIG_IND_0|count [3] & (\CONFIG_IND_0|count [0] & \CONFIG_IND_0|count [2]))) ) ) )

	.dataa(!\CONFIG_IND_0|count [1]),
	.datab(!\CONFIG_IND_0|count [3]),
	.datac(!\CONFIG_IND_0|count [0]),
	.datad(!\CONFIG_IND_0|count [2]),
	.datae(!\CONFIG_IND_0|count [5]),
	.dataf(!\CONFIG_IND_0|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|Equal0~0 .extended_lut = "off";
defparam \CONFIG_IND_0|Equal0~0 .lut_mask = 64'h0000000100000000;
defparam \CONFIG_IND_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N24
cyclonev_lcell_comb \CONFIG_IND_0|blink_configed~0 (
// Equation(s):
// \CONFIG_IND_0|blink_configed~0_combout  = ( \CONFIG_IND_0|blink_configed~q  & ( \CONFIG_IND_0|Equal0~1_combout  & ( (!\CONFIG_IND_0|Equal0~0_combout ) # ((!\CONFIG_IND_0|Equal0~3_combout ) # ((!\CONFIG_IND_0|Equal0~2_combout ) # (\CONFIG_IND_0|count 
// [8]))) ) ) ) # ( !\CONFIG_IND_0|blink_configed~q  & ( \CONFIG_IND_0|Equal0~1_combout  & ( (\CONFIG_IND_0|Equal0~0_combout  & (\CONFIG_IND_0|Equal0~3_combout  & (!\CONFIG_IND_0|count [8] & \CONFIG_IND_0|Equal0~2_combout ))) ) ) ) # ( 
// \CONFIG_IND_0|blink_configed~q  & ( !\CONFIG_IND_0|Equal0~1_combout  ) )

	.dataa(!\CONFIG_IND_0|Equal0~0_combout ),
	.datab(!\CONFIG_IND_0|Equal0~3_combout ),
	.datac(!\CONFIG_IND_0|count [8]),
	.datad(!\CONFIG_IND_0|Equal0~2_combout ),
	.datae(!\CONFIG_IND_0|blink_configed~q ),
	.dataf(!\CONFIG_IND_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONFIG_IND_0|blink_configed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONFIG_IND_0|blink_configed~0 .extended_lut = "off";
defparam \CONFIG_IND_0|blink_configed~0 .lut_mask = 64'h0000FFFF0010FFEF;
defparam \CONFIG_IND_0|blink_configed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N25
dffeas \CONFIG_IND_0|blink_configed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CONFIG_IND_0|blink_configed~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONFIG_IND_0|blink_configed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONFIG_IND_0|blink_configed .is_wysiwyg = "true";
defparam \CONFIG_IND_0|blink_configed .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N35
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N35
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N21
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N92
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N52
cyclonev_io_ibuf \SD_DATA[0]~input (
	.i(SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[0]~input_o ));
// synopsys translate_off
defparam \SD_DATA[0]~input .bus_hold = "false";
defparam \SD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N41
cyclonev_io_ibuf \SD_DATA[1]~input (
	.i(SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[1]~input_o ));
// synopsys translate_off
defparam \SD_DATA[1]~input .bus_hold = "false";
defparam \SD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N58
cyclonev_io_ibuf \SD_DATA[2]~input (
	.i(SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[2]~input_o ));
// synopsys translate_off
defparam \SD_DATA[2]~input .bus_hold = "false";
defparam \SD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N75
cyclonev_io_ibuf \SD_DATA[3]~input (
	.i(SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[3]~input_o ));
// synopsys translate_off
defparam \SD_DATA[3]~input .bus_hold = "false";
defparam \SD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
