INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
