Metric,Value
detailedplace__design__instance__displacement__total,593.17
detailedplace__design__instance__displacement__mean,3.981
detailedplace__design__instance__displacement__max,13.496
detailedplace__route__wirelength__estimated,3569.09
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.5302
detailedplace__timing__drv__max_slew_limit,0.884777
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.957798
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.000199306
detailedplace__power__switching__total,1.54225e-05
detailedplace__power__leakage__total,3.61464e-08
detailedplace__power__total,0.000214764
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,149
detailedplace__design__instance__area,2879.45
detailedplace__design__instance__count__stdcell,149
detailedplace__design__instance__area__stdcell,2879.45
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0946333
detailedplace__design__instance__utilization__stdcell,0.0946333
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.5916
globalplace__power__internal__total,0.000196103
globalplace__power__switching__total,1.36146e-05
globalplace__power__leakage__total,3.15006e-08
globalplace__power__total,0.000209749
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,115
globalplace__design__instance__area,2589.15
globalplace__design__instance__count__stdcell,115
globalplace__design__instance__area__stdcell,2589.15
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0850924
globalplace__design__instance__utilization__stdcell,0.0850924
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.5306
placeopt__timing__drv__max_slew_limit,0.884936
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.957563
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.000199254
placeopt__power__switching__total,1.53208e-05
placeopt__power__leakage__total,3.61464e-08
placeopt__power__total,0.000214611
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,149
placeopt__design__instance__area,2879.45
placeopt__design__instance__count__stdcell,149
placeopt__design__instance__area__stdcell,2879.45
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0946333
placeopt__design__instance__utilization__stdcell,0.0946333
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,3672.81
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.4947
globalroute__clock__skew__setup,0.00922584
globalroute__clock__skew__hold,0.00922584
globalroute__timing__drv__max_slew_limit,0.866745
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.892888
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.000205778
globalroute__power__switching__total,3.31831e-05
globalroute__power__leakage__total,3.75802e-08
globalroute__power__total,0.000238999
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,165
globalroute__design__instance__area,2982.87
globalroute__design__instance__count__stdcell,165
globalroute__design__instance__area__stdcell,2982.87
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0980322
globalroute__design__instance__utilization__stdcell,0.0980322
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,3672.81
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.5298
cts__clock__skew__setup,0.00100292
cts__clock__skew__hold,0.00100292
cts__timing__drv__max_slew_limit,0.88464
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.858672
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.000203163
cts__power__switching__total,2.73158e-05
cts__power__leakage__total,3.75802e-08
cts__power__total,0.000230517
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,165
cts__design__instance__area,2982.87
cts__design__instance__count__stdcell,165
cts__design__instance__area__stdcell,2982.87
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0980322
cts__design__instance__utilization__stdcell,0.0980322
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19997
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,3.0344e-05
finish__design_powergrid__voltage__worst__net:VGND__corner:default,3.69062e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,4.34168e-06
finish__design_powergrid__drop__worst__net:VGND__corner:default,3.69062e-05
finish__design__instance__count__class:fill_cell,146
finish__design__instance__count__class:other,2142
finish__design__instance__count__class:buffer,21
finish__design__instance__count__class:clock_buffer,9
finish__design__instance__count__class:timing_repair_buffer,23
finish__design__instance__count__class:inverter,6
finish__design__instance__count__class:clock_inverter,7
finish__design__instance__count__class:sequential_cell,33
finish__design__instance__count__class:multi_input_combinational_cell,66
finish__timing__setup__tns,0
finish__timing__setup__ws,11.461
finish__clock__skew__setup,0.0114472
finish__clock__skew__hold,0.0114472
finish__timing__drv__max_slew_limit,0.829289
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.870604
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.000208588
finish__power__switching__total,3.82382e-05
finish__power__leakage__total,1.72239e-06
finish__power__total,0.000248549
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2307
finish__design__instance__area,30051.9
finish__design__instance__count__stdcell,2307
finish__design__instance__area__stdcell,30051.9
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.987657
finish__design__instance__utilization__stdcell,0.987657
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,210
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,58
detailedroute__route__wirelength__iter:1,4092
detailedroute__route__drc_errors__iter:2,16
detailedroute__route__wirelength__iter:2,4105
detailedroute__route__drc_errors__iter:3,29
detailedroute__route__wirelength__iter:3,4112
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,4068
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,4068
detailedroute__route__vias,936
detailedroute__route__vias__singlecut,936
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.5988
floorplan__power__internal__total,0.000195403
floorplan__power__switching__total,1.26838e-05
floorplan__power__leakage__total,3.15006e-08
floorplan__power__total,0.000208119
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,115
floorplan__design__instance__area,2589.15
floorplan__design__instance__count__stdcell,115
floorplan__design__instance__area__stdcell,2589.15
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0850924
floorplan__design__instance__utilization__stdcell,0.0850924
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
