In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_gcc_-Os:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	mov	w1, w0
   4:	cmp	w0, #0x3
   8:	b.eq	40 <_ZN3lld4args13getCGOptLevelEi+0x40>  // b.none
   c:	mov	w0, #0x2                   	// #2
  10:	cmp	w1, w0
  14:	b.le	40 <_ZN3lld4args13getCGOptLevelEi+0x40>
  18:	stp	x29, x30, [sp, #-16]!
  1c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	mov	x29, sp
  28:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x19                  	// #25
  3c:	bl	0 <__assert_fail>
  40:	ret

0000000000000044 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
  44:	stp	x29, x30, [sp, #-48]!
  48:	mov	x29, sp
  4c:	stp	x0, x1, [sp, #16]
  50:	add	x0, sp, #0x20
  54:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  58:	add	x1, x1, #0x0
  5c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  60:	ldp	x1, x2, [sp, #32]
  64:	add	x0, sp, #0x10
  68:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
  6c:	tst	w0, #0xff
  70:	mov	w2, #0x2                   	// #2
  74:	ldp	x0, x1, [sp, #16]
  78:	b.eq	88 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x44>  // b.none
  7c:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  8c:	b	80 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>

0000000000000090 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  90:	stp	x29, x30, [sp, #-208]!
  94:	mov	x29, sp
  98:	stp	x19, x20, [sp, #16]
  9c:	mov	x19, x2
  a0:	stp	x21, x22, [sp, #32]
  a4:	mov	x21, x0
  a8:	stp	x23, x24, [sp, #48]
  ac:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  b0:	cbz	x0, 128 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x98>
  b4:	mov	x1, #0x0                   	// #0
  b8:	add	x24, x0, #0x30
  bc:	mov	x20, x0
  c0:	mov	x0, x24
  c4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  c8:	add	x22, sp, #0xb8
  cc:	ldr	x1, [x0]
  d0:	mov	x0, x22
  d4:	add	x23, sp, #0xa0
  d8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  dc:	ldp	x0, x1, [sp, #184]
  e0:	mov	x3, x23
  e4:	mov	w2, #0xa                   	// #10
  e8:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
  ec:	tst	w0, #0xff
  f0:	b.eq	124 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x94>  // b.none
  f4:	ldr	w0, [x20, #40]
  f8:	ldr	w1, [x21, #192]
  fc:	cmp	x0, x1
 100:	b.cc	140 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xb0>  // b.lo, b.ul, b.last
 104:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 108:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 10c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 110:	add	x3, x3, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x0, x0, #0x0
 11c:	mov	w2, #0x95                  	// #149
 120:	bl	0 <__assert_fail>
 124:	ldr	x19, [sp, #160]
 128:	mov	x0, x19
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x21, x22, [sp, #32]
 134:	ldp	x23, x24, [sp, #48]
 138:	ldp	x29, x30, [sp], #208
 13c:	ret
 140:	ldr	x1, [x21, #184]
 144:	add	x19, sp, #0x48
 148:	add	x21, sp, #0x58
 14c:	ldr	x1, [x1, x0, lsl #3]
 150:	mov	x0, x19
 154:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 158:	mov	w0, #0x305                 	// #773
 15c:	strh	w0, [sp, #104]
 160:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 164:	add	x0, x0, #0x0
 168:	stp	x19, x0, [sp, #88]
 16c:	mov	x0, x21
 170:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 174:	tst	w0, #0xff
 178:	b.ne	19c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x10c>  // b.any
 17c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 180:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 184:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 188:	add	x3, x3, #0x0
 18c:	add	x1, x1, #0x0
 190:	add	x0, x0, #0x0
 194:	mov	w2, #0x171                 	// #369
 198:	b	120 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x90>
 19c:	mov	x1, #0x0                   	// #0
 1a0:	mov	x0, x24
 1a4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 1a8:	add	x19, sp, #0x70
 1ac:	ldr	x1, [x0]
 1b0:	add	x20, sp, #0x88
 1b4:	mov	x0, x19
 1b8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 1bc:	mov	x8, x20
 1c0:	mov	x1, x19
 1c4:	mov	x0, x21
 1c8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 1cc:	mov	x0, x23
 1d0:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 1d4:	add	x1, x1, #0x0
 1d8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 1dc:	mov	x8, x22
 1e0:	mov	x1, x23
 1e4:	mov	x0, x20
 1e8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 1ec:	mov	x19, #0x0                   	// #0
 1f0:	bl	0 <_ZN3lld12errorHandlerEv>
 1f4:	mov	x1, x22
 1f8:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 1fc:	b	128 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x98>

0000000000000200 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 200:	stp	x29, x30, [sp, #-384]!
 204:	mov	x29, sp
 208:	stp	x19, x20, [sp, #16]
 20c:	mov	x19, x0
 210:	add	x20, sp, #0x100
 214:	stp	x23, x24, [sp, #48]
 218:	add	x23, sp, #0x150
 21c:	mov	x24, x4
 220:	stp	x21, x22, [sp, #32]
 224:	mov	w21, w1
 228:	mov	x1, x23
 22c:	stp	x25, x26, [sp, #64]
 230:	add	x22, sp, #0x130
 234:	add	x25, sp, #0x88
 238:	stp	x27, x28, [sp, #80]
 23c:	add	x27, x23, #0x18
 240:	add	x26, sp, #0xa0
 244:	stp	x2, x3, [sp, #112]
 248:	mov	x2, #0x1                   	// #1
 24c:	str	w21, [sp, #336]
 250:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 254:	ldr	x19, [x19, #8]
 258:	lsr	x1, x0, #32
 25c:	str	w21, [sp, #272]
 260:	add	x1, x19, x1, lsl #3
 264:	add	x19, x19, w0, uxtw #3
 268:	mov	x0, x20
 26c:	stp	x1, x19, [sp, #256]
 270:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 274:	str	w21, [sp, #248]
 278:	add	x21, sp, #0xe8
 27c:	stp	x19, x19, [sp, #232]
 280:	mov	x0, x21
 284:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 288:	add	x19, sp, #0x118
 28c:	mov	x1, x20
 290:	mov	x0, x22
 294:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 298:	mov	x1, x21
 29c:	mov	x0, x19
 2a0:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2a4:	mov	x1, x22
 2a8:	mov	x0, x23
 2ac:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2b0:	mov	x0, x27
 2b4:	mov	x1, x19
 2b8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2bc:	mov	x1, x23
 2c0:	mov	x0, x25
 2c4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2c8:	mov	x1, x27
 2cc:	mov	w27, #0x3d                  	// #61
 2d0:	mov	x0, x26
 2d4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2d8:	mov	x1, x25
 2dc:	mov	x0, x21
 2e0:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2e4:	mov	x1, x26
 2e8:	mov	x0, x20
 2ec:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2f0:	mov	x1, x21
 2f4:	mov	x0, x22
 2f8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2fc:	mov	x1, x20
 300:	mov	x0, x19
 304:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 308:	ldr	x0, [sp, #280]
 30c:	ldr	x1, [sp, #304]
 310:	cmp	x1, x0
 314:	b.eq	438 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x238>  // b.none
 318:	ldr	x0, [sp, #136]
 31c:	mov	x1, #0x0                   	// #0
 320:	ldur	x0, [x0, #-8]
 324:	add	x0, x0, #0x30
 328:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 32c:	ldr	x1, [x0]
 330:	mov	x0, x19
 334:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 338:	strb	w27, [sp, #256]
 33c:	mov	x1, x20
 340:	mov	x0, x19
 344:	mov	x3, #0x0                   	// #0
 348:	mov	x2, #0x1                   	// #1
 34c:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 350:	mov	x23, x0
 354:	cmn	x0, #0x1
 358:	b.ne	3f8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1f8>  // b.any
 35c:	add	x0, sp, #0x210
 360:	stp	xzr, xzr, [sp, #320]
 364:	ldp	x0, x1, [x0, #-248]
 368:	stp	x0, x1, [sp, #304]
 36c:	ldr	x0, [sp, #120]
 370:	ldr	x2, [sp, #312]
 374:	cmp	x2, x0
 378:	b.ne	4cc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x2cc>  // b.any
 37c:	cbz	x2, 390 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x190>
 380:	ldr	x1, [sp, #112]
 384:	ldr	x0, [sp, #304]
 388:	bl	0 <memcmp>
 38c:	cbnz	w0, 4cc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x2cc>
 390:	ldp	x0, x1, [sp, #320]
 394:	mov	x3, x19
 398:	mov	w2, #0x0                   	// #0
 39c:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 3a0:	tst	w0, #0xff
 3a4:	b.eq	434 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x234>  // b.none
 3a8:	mov	w0, #0x503                 	// #1283
 3ac:	strh	w0, [sp, #200]
 3b0:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 3b4:	add	x0, x0, #0x0
 3b8:	add	x25, sp, #0xb8
 3bc:	str	x0, [sp, #184]
 3c0:	add	x0, sp, #0x70
 3c4:	str	x0, [sp, #192]
 3c8:	mov	x0, x25
 3cc:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 3d0:	tst	w0, #0xff
 3d4:	b.ne	458 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x258>  // b.any
 3d8:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 3dc:	add	x3, x3, #0x0
 3e0:	mov	w2, #0x169                 	// #361
 3e4:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 3e8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 3ec:	add	x1, x1, #0x0
 3f0:	add	x0, x0, #0x0
 3f4:	bl	0 <__assert_fail>
 3f8:	mov	x2, x0
 3fc:	mov	x1, #0x0                   	// #0
 400:	mov	x0, x19
 404:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 408:	mov	x3, x0
 40c:	mov	x28, x1
 410:	mov	x0, x19
 414:	add	x1, x23, #0x1
 418:	mov	x2, #0xffffffffffffffff    	// #-1
 41c:	str	x3, [sp, #104]
 420:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 424:	stp	x0, x1, [sp, #320]
 428:	ldr	x3, [sp, #104]
 42c:	stp	x3, x28, [sp, #304]
 430:	b	36c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x16c>
 434:	ldr	x24, [sp, #280]
 438:	mov	x0, x24
 43c:	ldp	x19, x20, [sp, #16]
 440:	ldp	x21, x22, [sp, #32]
 444:	ldp	x23, x24, [sp, #48]
 448:	ldp	x25, x26, [sp, #64]
 44c:	ldp	x27, x28, [sp, #80]
 450:	ldp	x29, x30, [sp], #384
 454:	ret
 458:	add	x23, sp, #0xd0
 45c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 460:	mov	x0, x23
 464:	add	x1, x1, #0x0
 468:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 46c:	add	x22, x22, #0x10
 470:	mov	x8, x21
 474:	mov	x1, x23
 478:	mov	x0, x25
 47c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 480:	mov	w0, #0x105                 	// #261
 484:	stp	x22, xzr, [sp, #256]
 488:	strh	w0, [sp, #272]
 48c:	mov	x0, x20
 490:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 494:	tst	w0, #0xff
 498:	b.ne	4ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x2ac>  // b.any
 49c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 4a0:	mov	w2, #0x121                 	// #289
 4a4:	add	x3, x3, #0x0
 4a8:	b	3e4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1e4>
 4ac:	mov	x1, x20
 4b0:	mov	x8, x19
 4b4:	mov	x0, x21
 4b8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 4bc:	bl	0 <_ZN3lld12errorHandlerEv>
 4c0:	mov	x1, x19
 4c4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 4c8:	b	438 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x238>
 4cc:	ldr	x0, [sp, #136]
 4d0:	sub	x0, x0, #0x8
 4d4:	str	x0, [sp, #136]
 4d8:	mov	x0, x25
 4dc:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 4e0:	b	2d8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xd8>

00000000000004e4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 4e4:	stp	x29, x30, [sp, #-288]!
 4e8:	mov	x2, #0x1                   	// #1
 4ec:	mov	x29, sp
 4f0:	stp	x19, x20, [sp, #16]
 4f4:	mov	x20, x0
 4f8:	mov	x19, x8
 4fc:	stp	x21, x22, [sp, #32]
 500:	mov	w21, w1
 504:	add	x1, sp, #0xf0
 508:	stp	x23, x24, [sp, #48]
 50c:	adrp	x23, 0 <_ZN3lld4args13getCGOptLevelEi>
 510:	add	x24, sp, #0xd8
 514:	stp	x25, x26, [sp, #64]
 518:	add	x23, x23, #0x0
 51c:	add	x25, sp, #0xc0
 520:	stp	x27, x28, [sp, #80]
 524:	stp	xzr, xzr, [x8]
 528:	str	xzr, [x8, #16]
 52c:	str	w21, [sp, #240]
 530:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 534:	str	w21, [sp, #136]
 538:	ldr	x20, [x20, #8]
 53c:	add	x1, x20, w0, uxtw #3
 540:	lsr	x0, x0, #32
 544:	add	x20, x20, x0, lsl #3
 548:	add	x0, sp, #0x78
 54c:	stp	x1, x20, [sp, #120]
 550:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 554:	add	x0, sp, #0x60
 558:	stp	x20, x20, [sp, #96]
 55c:	str	w21, [sp, #112]
 560:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 564:	ldp	x22, x4, [sp, #96]
 568:	stp	x22, x4, [sp, #192]
 56c:	ldr	x1, [sp, #112]
 570:	stp	x4, x1, [sp, #176]
 574:	ldp	x2, x3, [sp, #120]
 578:	stp	x2, x3, [sp, #144]
 57c:	ldr	x0, [sp, #136]
 580:	stp	x0, x22, [sp, #160]
 584:	str	x1, [sp, #208]
 588:	stp	x2, x3, [sp, #216]
 58c:	str	x0, [sp, #232]
 590:	stp	x2, x3, [sp, #240]
 594:	str	x0, [sp, #256]
 598:	ldr	x0, [sp, #216]
 59c:	cmp	x0, x22
 5a0:	b.eq	680 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x19c>  // b.none
 5a4:	ldr	x0, [x0]
 5a8:	mov	x1, #0x0                   	// #0
 5ac:	add	x0, x0, #0x30
 5b0:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 5b4:	ldr	x1, [x0]
 5b8:	mov	x0, x25
 5bc:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 5c0:	ldp	x26, x0, [x19, #8]
 5c4:	cmp	x26, x0
 5c8:	b.eq	5f0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x10c>  // b.none
 5cc:	ldp	x0, x1, [sp, #192]
 5d0:	stp	x0, x1, [x26], #16
 5d4:	str	x26, [x19, #8]
 5d8:	ldr	x0, [sp, #216]
 5dc:	add	x0, x0, #0x8
 5e0:	str	x0, [sp, #216]
 5e4:	mov	x0, x24
 5e8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 5ec:	b	598 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xb4>
 5f0:	mov	x2, x23
 5f4:	mov	x0, x19
 5f8:	mov	x1, #0x1                   	// #1
 5fc:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 600:	ldr	x28, [x19]
 604:	mov	x20, x0
 608:	sub	x27, x26, x28
 60c:	cbz	x0, 654 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x170>
 610:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 614:	cmp	x20, x0
 618:	b.ls	620 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x13c>  // b.plast
 61c:	bl	0 <_ZSt17__throw_bad_allocv>
 620:	lsl	x0, x20, #4
 624:	bl	0 <_Znwm>
 628:	mov	x21, x0
 62c:	add	x2, x21, x27
 630:	ldp	x0, x1, [sp, #192]
 634:	stp	x0, x1, [x2]
 638:	mov	x1, x21
 63c:	mov	x0, x28
 640:	cmp	x26, x0
 644:	b.eq	65c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x178>  // b.none
 648:	ldp	x2, x3, [x0], #16
 64c:	stp	x2, x3, [x1], #16
 650:	b	640 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x15c>
 654:	mov	x21, #0x0                   	// #0
 658:	b	62c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x148>
 65c:	add	x27, x27, #0x10
 660:	add	x27, x21, x27
 664:	cbz	x28, 670 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x18c>
 668:	mov	x0, x28
 66c:	bl	0 <_ZdlPv>
 670:	add	x20, x21, x20, lsl #4
 674:	stp	x21, x27, [x19]
 678:	str	x20, [x19, #16]
 67c:	b	5d8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xf4>
 680:	mov	x0, x19
 684:	ldp	x19, x20, [sp, #16]
 688:	ldp	x21, x22, [sp, #32]
 68c:	ldp	x23, x24, [sp, #48]
 690:	ldp	x25, x26, [sp, #64]
 694:	ldp	x27, x28, [sp, #80]
 698:	ldp	x29, x30, [sp], #288
 69c:	ret

00000000000006a0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 6a0:	stp	x29, x30, [sp, #-192]!
 6a4:	mov	w4, #0x1                   	// #1
 6a8:	mov	w3, #0xffffffff            	// #-1
 6ac:	mov	x29, sp
 6b0:	stp	x21, x22, [sp, #32]
 6b4:	add	x22, sp, #0x80
 6b8:	add	x1, x22, #0x10
 6bc:	stp	x25, x26, [sp, #64]
 6c0:	add	x25, sp, #0xb0
 6c4:	mov	w2, #0xa                   	// #10
 6c8:	stp	x1, xzr, [sp, #128]
 6cc:	add	x26, sp, #0xa0
 6d0:	ldr	x1, [x0, #8]
 6d4:	stp	x19, x20, [sp, #16]
 6d8:	mov	x19, x8
 6dc:	ldr	x0, [x0]
 6e0:	stp	x23, x24, [sp, #48]
 6e4:	adrp	x24, 0 <_ZN3lld4args13getCGOptLevelEi>
 6e8:	stp	x27, x28, [sp, #80]
 6ec:	add	x24, x24, #0x0
 6f0:	add	x27, sp, #0x90
 6f4:	stp	x0, x1, [sp, #176]
 6f8:	mov	x0, x25
 6fc:	mov	x1, x22
 700:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 704:	ldr	w23, [sp, #136]
 708:	ldr	x21, [sp, #128]
 70c:	stp	xzr, xzr, [x19]
 710:	str	xzr, [x19, #16]
 714:	add	x0, x21, x23, lsl #4
 718:	str	x0, [sp, #104]
 71c:	ldr	x0, [sp, #104]
 720:	cmp	x0, x21
 724:	b.eq	8ac <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x20c>  // b.none
 728:	ldp	x0, x1, [x21]
 72c:	stp	x0, x1, [sp, #144]
 730:	mov	x1, x24
 734:	mov	x0, x26
 738:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 73c:	ldp	x1, x2, [sp, #160]
 740:	mov	x3, #0x0                   	// #0
 744:	mov	x0, x27
 748:	stp	x2, x1, [sp, #112]
 74c:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 750:	ldr	x20, [sp, #152]
 754:	mov	x3, #0xffffffffffffffff    	// #-1
 758:	ldp	x2, x1, [sp, #112]
 75c:	cmp	x0, x20
 760:	csel	x28, x0, x20, ls  // ls = plast
 764:	ldr	x0, [sp, #144]
 768:	sub	x23, x20, x28
 76c:	add	x0, x0, x28
 770:	stp	x0, x23, [sp, #176]
 774:	mov	x0, x25
 778:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 77c:	add	x0, x0, #0x1
 780:	ldr	x1, [sp, #184]
 784:	cmp	x0, x1
 788:	csel	x0, x0, x1, ls  // ls = plast
 78c:	add	x28, x28, x0
 790:	sub	x0, x23, x0
 794:	cmp	x1, x0
 798:	b.cs	7bc <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x11c>  // b.hs, b.nlast
 79c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 7a0:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 7a4:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 7a8:	add	x3, x3, #0x0
 7ac:	add	x1, x1, #0x0
 7b0:	add	x0, x0, #0x0
 7b4:	mov	w2, #0x28b                 	// #651
 7b8:	bl	0 <__assert_fail>
 7bc:	sub	x20, x1, x20
 7c0:	add	x20, x20, x28
 7c4:	cmp	x20, x1
 7c8:	ldr	x0, [sp, #176]
 7cc:	csel	x20, x20, x1, ls  // ls = plast
 7d0:	stp	x0, x20, [sp, #144]
 7d4:	cbz	x20, 800 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x160>
 7d8:	ldrb	w0, [x0]
 7dc:	cmp	w0, #0x23
 7e0:	b.eq	800 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x160>  // b.none
 7e4:	ldp	x23, x0, [x19, #8]
 7e8:	cmp	x23, x0
 7ec:	b.eq	808 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x168>  // b.none
 7f0:	mov	x3, x23
 7f4:	ldp	x0, x1, [sp, #144]
 7f8:	stp	x0, x1, [x3], #16
 7fc:	str	x3, [x19, #8]
 800:	add	x21, x21, #0x10
 804:	b	71c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x7c>
 808:	mov	x1, #0x1                   	// #1
 80c:	mov	x0, x19
 810:	adrp	x2, 0 <_ZN3lld4args13getCGOptLevelEi>
 814:	add	x2, x2, #0x0
 818:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 81c:	mov	x20, x0
 820:	ldr	x2, [x19]
 824:	sub	x1, x23, x2
 828:	cbz	x0, 878 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1d8>
 82c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 830:	cmp	x20, x0
 834:	b.ls	83c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x19c>  // b.plast
 838:	bl	0 <_ZSt17__throw_bad_allocv>
 83c:	lsl	x0, x20, #4
 840:	stp	x2, x1, [sp, #112]
 844:	bl	0 <_Znwm>
 848:	ldp	x2, x1, [sp, #112]
 84c:	mov	x28, x0
 850:	add	x0, x28, x1
 854:	ldp	x4, x5, [sp, #144]
 858:	stp	x4, x5, [x0]
 85c:	mov	x0, x2
 860:	mov	x4, x28
 864:	cmp	x23, x0
 868:	b.eq	880 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1e0>  // b.none
 86c:	ldp	x6, x7, [x0], #16
 870:	stp	x6, x7, [x4], #16
 874:	b	864 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1c4>
 878:	mov	x28, #0x0                   	// #0
 87c:	b	850 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1b0>
 880:	add	x1, x1, #0x10
 884:	add	x1, x28, x1
 888:	cbz	x2, 89c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1fc>
 88c:	mov	x0, x2
 890:	str	x1, [sp, #112]
 894:	bl	0 <_ZdlPv>
 898:	ldr	x1, [sp, #112]
 89c:	add	x20, x28, x20, lsl #4
 8a0:	stp	x28, x1, [x19]
 8a4:	str	x20, [x19, #16]
 8a8:	b	800 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x160>
 8ac:	ldr	x0, [sp, #128]
 8b0:	add	x22, x22, #0x10
 8b4:	cmp	x0, x22
 8b8:	b.eq	8c0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x220>  // b.none
 8bc:	bl	0 <free>
 8c0:	mov	x0, x19
 8c4:	ldp	x19, x20, [sp, #16]
 8c8:	ldp	x21, x22, [sp, #32]
 8cc:	ldp	x23, x24, [sp, #48]
 8d0:	ldp	x25, x26, [sp, #64]
 8d4:	ldp	x27, x28, [sp, #80]
 8d8:	ldp	x29, x30, [sp], #192
 8dc:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZNK4llvm9StringRef5sliceEmm:

0000000000000000 <_ZNK4llvm9StringRef5sliceEmm>:
   0:	ldr	x4, [x0, #8]
   4:	ldr	x0, [x0]
   8:	cmp	x1, x4
   c:	csel	x3, x1, x4, ls  // ls = plast
  10:	cmp	x2, x3
  14:	add	x0, x0, x3
  18:	csel	x1, x2, x3, cs  // cs = hs, nlast
  1c:	cmp	x1, x4
  20:	csel	x1, x1, x4, ls  // ls = plast
  24:	sub	x1, x1, x3
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w2, #0x101                 	// #257
   8:	mov	x29, sp
   c:	strh	w2, [x0, #16]
  10:	ldrb	w2, [x1]
  14:	stp	xzr, xzr, [x0]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	bl	0 <_ZN4llvm5TwineC1EPKc>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm5TwineC1EPKc+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKc>
  38:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKc>
  3c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x112                 	// #274
  50:	bl	0 <__assert_fail>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	ldrb	w23, [x0, #16]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	stp	x21, x22, [sp, #32]
  1c:	cbz	w23, 2c <_ZNK4llvm5Twine6concatERKS0_+0x2c>
  20:	ldrb	w22, [x1, #16]
  24:	mov	x20, x1
  28:	cbnz	w22, 4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  2c:	mov	w0, #0x100                 	// #256
  30:	stp	xzr, xzr, [x19]
  34:	strh	w0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x21, x22, [sp, #32]
  40:	ldr	x23, [sp, #48]
  44:	ldp	x29, x30, [sp], #64
  48:	ret
  4c:	cmp	w23, #0x1
  50:	b.ne	68 <_ZNK4llvm5Twine6concatERKS0_+0x68>  // b.any
  54:	ldp	x0, x1, [x1]
  58:	stp	x0, x1, [x8]
  5c:	ldr	x0, [x20, #16]
  60:	str	x0, [x19, #16]
  64:	b	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>
  68:	mov	x21, x0
  6c:	cmp	w22, #0x1
  70:	b.ne	84 <_ZNK4llvm5Twine6concatERKS0_+0x84>  // b.any
  74:	ldp	x0, x1, [x0]
  78:	stp	x0, x1, [x8]
  7c:	ldr	x0, [x21, #16]
  80:	b	60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  84:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  88:	tst	w0, #0xff
  8c:	b.eq	e4 <_ZNK4llvm5Twine6concatERKS0_+0xe4>  // b.none
  90:	ldr	x21, [x21]
  94:	mov	x0, x20
  98:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  9c:	tst	w0, #0xff
  a0:	b.eq	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>  // b.none
  a4:	ldr	x20, [x20]
  a8:	stp	x21, x20, [x19]
  ac:	mov	x0, x19
  b0:	strb	w23, [x19, #16]
  b4:	strb	w22, [x19, #17]
  b8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  bc:	tst	w0, #0xff
  c0:	b.ne	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>  // b.any
  c4:	adrp	x3, 0 <_ZNK4llvm5Twine6concatERKS0_>
  c8:	adrp	x1, 0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	adrp	x0, 0 <_ZNK4llvm5Twine6concatERKS0_>
  d0:	add	x3, x3, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x0, x0, #0x0
  dc:	mov	w2, #0xb8                  	// #184
  e0:	bl	0 <__assert_fail>
  e4:	mov	w23, #0x2                   	// #2
  e8:	b	94 <_ZNK4llvm5Twine6concatERKS0_+0x94>
  ec:	mov	w22, #0x2                   	// #2
  f0:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>

Disassembly of section .text._ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EEC2EOS8_:

0000000000000000 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EEC1EOS8_>:
   0:	ldr	x2, [x1]
   4:	str	x2, [x0]
   8:	ldr	x2, [x1, #8]
   c:	ldr	w1, [x1, #16]
  10:	str	x2, [x0, #8]
  14:	str	w1, [x0, #16]
  18:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EEC2ERKS8_:

0000000000000000 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EEC1ERKS8_>:
   0:	ldr	x2, [x1]
   4:	str	x2, [x0]
   8:	ldr	x2, [x1, #8]
   c:	ldr	w1, [x1, #16]
  10:	str	x2, [x0, #8]
  14:	str	w1, [x0, #16]
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	add	x0, x0, x1, lsl #3
  3c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x1, [x19]
  14:	cmp	x0, x1
  18:	b.eq	48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>  // b.none
  1c:	ldr	x0, [x0]
  20:	cbnz	x0, 34 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x34>
  24:	ldr	x0, [x19]
  28:	add	x0, x0, #0x8
  2c:	str	x0, [x19]
  30:	b	10 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x10>
  34:	ldr	w1, [x19, #16]
  38:	cbz	w1, 24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x24>
  3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  40:	tst	w0, #0xff
  44:	b.eq	24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x24>  // b.none
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x2, #0x1                   	// #1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x1, sp, #0xc0
  1c:	str	x21, [sp, #32]
  20:	str	w20, [sp, #192]
  24:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  28:	ldr	x19, [x19, #8]
  2c:	str	w20, [sp, #88]
  30:	add	x21, sp, #0xa8
  34:	add	x1, x19, w0, uxtw #3
  38:	lsr	x0, x0, #32
  3c:	add	x19, x19, x0, lsl #3
  40:	add	x0, sp, #0x48
  44:	stp	x1, x19, [sp, #72]
  48:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>
  4c:	add	x0, sp, #0x30
  50:	stp	x19, x19, [sp, #48]
  54:	str	w20, [sp, #64]
  58:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>
  5c:	ldp	x0, x5, [sp, #48]
  60:	mov	x20, #0x0                   	// #0
  64:	ldr	x4, [sp, #64]
  68:	stp	x5, x4, [sp, #128]
  6c:	ldp	x2, x3, [sp, #72]
  70:	mov	x19, x0
  74:	ldr	x1, [sp, #88]
  78:	stp	x2, x3, [sp, #96]
  7c:	stp	x1, x0, [sp, #112]
  80:	stp	x0, x5, [sp, #144]
  84:	str	x4, [sp, #160]
  88:	stp	x2, x3, [sp, #168]
  8c:	str	x1, [sp, #184]
  90:	stp	x2, x3, [sp, #192]
  94:	str	x1, [sp, #208]
  98:	ldr	x1, [sp, #168]
  9c:	cmp	x1, x19
  a0:	b.eq	d0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xd0>  // b.none
  a4:	ldr	x20, [x1], #8
  a8:	mov	x0, x21
  ac:	ldr	x2, [x20, #16]
  b0:	cmp	x2, #0x0
  b4:	csel	x2, x2, x20, ne  // ne = any
  b8:	ldrb	w3, [x2, #44]
  bc:	orr	w3, w3, #0x1
  c0:	strb	w3, [x2, #44]
  c4:	str	x1, [sp, #168]
  c8:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>
  cc:	b	98 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x98>
  d0:	mov	x0, x20
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldr	x21, [sp, #32]
  dc:	ldp	x29, x30, [sp], #240
  e0:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x1, [x19]
  14:	cmp	x1, x0
  18:	b.eq	48 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x48>  // b.none
  1c:	ldur	x0, [x0, #-8]
  20:	cbnz	x0, 34 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x34>
  24:	ldr	x0, [x19]
  28:	sub	x0, x0, #0x8
  2c:	str	x0, [x19]
  30:	b	10 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x10>
  34:	ldr	w1, [x19, #16]
  38:	cbz	w1, 24 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x24>
  3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  40:	tst	w0, #0xff
  44:	b.eq	24 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x24>  // b.none
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	mov	x3, x0
   4:	mov	x0, x2
   8:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
   c:	ldp	x2, x5, [x3]
  10:	sub	x5, x5, x2
  14:	asr	x3, x5, #4
  18:	sub	x5, x4, x5, asr #4
  1c:	cmp	x5, x1
  20:	b.cs	30 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x30>  // b.hs, b.nlast
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	bl	0 <_ZSt20__throw_length_errorPKc>
  30:	cmp	x1, x3
  34:	csel	x1, x1, x3, cs  // cs = hs, nlast
  38:	adds	x3, x3, x1
  3c:	b.cs	4c <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x4c>  // b.hs, b.nlast
  40:	cmp	x3, x4
  44:	csel	x0, x3, x4, ls  // ls = plast
  48:	ret
  4c:	mov	x0, x4
  50:	ret

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>:
   0:	cbz	x0, 14 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0+0x14>
   4:	ldr	x1, [x0]
   8:	ldr	x1, [x1, #8]
   c:	mov	x16, x1
  10:	br	x16
  14:	ret

0000000000000018 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0.constprop.0>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	adrp	x2, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
  20:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
  24:	mov	x29, sp
  28:	str	x19, [sp, #16]
  2c:	mov	x19, x0
  30:	add	x0, x0, #0x10
  34:	add	x2, x2, #0x0
  38:	add	x1, x1, #0x0
  3c:	str	x0, [x19]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  44:	mov	x0, #0x9                   	// #9
  48:	str	x0, [x19, #8]
  4c:	ldr	x0, [x19]
  50:	strb	wzr, [x0, #9]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
  60:	stp	x29, x30, [sp, #-176]!
  64:	mov	x29, sp
  68:	stp	x21, x22, [sp, #32]
  6c:	mov	x21, x0
  70:	mov	x22, x2
  74:	stp	x19, x20, [sp, #16]
  78:	add	x20, sp, #0x48
  7c:	mov	x19, x8
  80:	mov	x0, x20
  84:	stp	x23, x24, [sp, #48]
  88:	mov	x23, x1
  8c:	bl	18 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0.constprop.0>
  90:	add	x0, x20, #0x20
  94:	bl	18 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0.constprop.0>
  98:	ldr	x24, [x21, #16]
  9c:	strb	wzr, [sp, #136]
  a0:	ldr	x21, [x21, #8]
  a4:	strb	wzr, [sp, #152]
  a8:	stp	xzr, xzr, [sp, #160]
  ac:	cmp	x24, x21
  b0:	b.eq	140 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe0>  // b.none
  b4:	ldr	x0, [x21], #8
  b8:	mov	x5, x20
  bc:	mov	x1, x23
  c0:	mov	x2, x22
  c4:	mov	w4, #0x2                   	// #2
  c8:	mov	x3, #0x0                   	// #0
  cc:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
  d0:	tst	w0, #0xff
  d4:	b.eq	ac <_ZN3lld10DWARFCache13getDILineInfoEmm+0x4c>  // b.none
  d8:	mov	x1, x20
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  e4:	add	x1, x20, #0x20
  e8:	add	x0, x19, #0x20
  ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  f0:	ldp	x0, x1, [sp, #136]
  f4:	stp	x0, x1, [x19, #64]
  f8:	ldr	x0, [sp, #152]
  fc:	str	x0, [x19, #80]
 100:	ldr	x0, [sp, #160]
 104:	str	x0, [x19, #88]
 108:	ldr	x0, [sp, #168]
 10c:	str	x0, [x19, #96]
 110:	mov	w0, #0x1                   	// #1
 114:	strb	w0, [x19, #104]
 118:	add	x0, x20, #0x20
 11c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 120:	mov	x0, x20
 124:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 128:	mov	x0, x19
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x21, x22, [sp, #32]
 134:	ldp	x23, x24, [sp, #48]
 138:	ldp	x29, x30, [sp], #176
 13c:	ret
 140:	strb	wzr, [x19]
 144:	strb	wzr, [x19, #104]
 148:	b	118 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xb8>

000000000000014c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
 14c:	stp	x29, x30, [sp, #-176]!
 150:	mov	x29, sp
 154:	stp	x19, x20, [sp, #16]
 158:	mov	x20, x0
 15c:	mov	x19, x8
 160:	stp	x21, x22, [sp, #32]
 164:	add	x22, x0, #0x20
 168:	add	x21, sp, #0x88
 16c:	mov	x0, x22
 170:	stp	x1, x2, [sp, #48]
 174:	mov	x2, x21
 178:	add	x1, sp, #0x30
 17c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 180:	ldp	x3, x2, [x20, #32]
 184:	tst	w0, #0xff
 188:	ldr	w0, [x20, #56]
 18c:	stp	x22, x3, [sp, #72]
 190:	add	x1, x2, x0, lsl #5
 194:	b.eq	1e4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x98>  // b.none
 198:	ldr	x3, [sp, #136]
 19c:	str	x3, [sp, #88]
 1a0:	str	x1, [sp, #96]
 1a4:	add	x0, x2, x0, lsl #5
 1a8:	ldr	x1, [sp, #88]
 1ac:	cbz	x1, 1ec <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xa0>
 1b0:	ldr	x2, [sp, #72]
 1b4:	ldr	x3, [x2]
 1b8:	ldr	x2, [sp, #80]
 1bc:	cmp	x3, x2
 1c0:	b.eq	1ec <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xa0>  // b.none
 1c4:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 1c8:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 1cc:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 1d0:	add	x3, x3, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x0, x0, #0x0
 1dc:	mov	w2, #0x4c0                 	// #1216
 1e0:	bl	0 <__assert_fail>
 1e4:	str	x1, [sp, #88]
 1e8:	b	1a0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x54>
 1ec:	ldr	x2, [sp, #72]
 1f0:	cmp	x22, x2
 1f4:	b.eq	218 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xcc>  // b.none
 1f8:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 1fc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 200:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 204:	add	x3, x3, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x0, x0, #0x0
 210:	mov	w2, #0x4c2                 	// #1218
 214:	b	1e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x94>
 218:	cmp	x1, x0
 21c:	b.ne	23c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xf0>  // b.any
 220:	strb	wzr, [x19]
 224:	strb	wzr, [x19, #40]
 228:	mov	x0, x19
 22c:	ldp	x19, x20, [sp, #16]
 230:	ldp	x21, x22, [sp, #32]
 234:	ldp	x29, x30, [sp], #176
 238:	ret
 23c:	add	x20, sp, #0x68
 240:	add	x22, sp, #0x48
 244:	add	x0, x20, #0x10
 248:	stp	x0, xzr, [sp, #104]
 24c:	mov	x0, x22
 250:	strb	wzr, [sp, #120]
 254:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 258:	ldr	w1, [x0, #24]
 25c:	mov	w6, #0x2                   	// #2
 260:	ldr	x7, [x0, #16]
 264:	mov	x5, x20
 268:	mov	w4, w6
 26c:	mov	x2, #0x0                   	// #0
 270:	add	x0, x7, #0x8
 274:	mov	x3, #0x0                   	// #0
 278:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 27c:	tst	w0, #0xff
 280:	b.ne	298 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x14c>  // b.any
 284:	strb	wzr, [x19]
 288:	strb	wzr, [x19, #40]
 28c:	mov	x0, x20
 290:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 294:	b	228 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xdc>
 298:	mov	x0, x22
 29c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 2a0:	mov	x22, x0
 2a4:	mov	x1, x20
 2a8:	mov	x0, x21
 2ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 2b0:	mov	x1, x21
 2b4:	ldr	w0, [x22, #28]
 2b8:	str	w0, [sp, #168]
 2bc:	mov	x0, x19
 2c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 2c4:	ldr	w0, [sp, #168]
 2c8:	str	w0, [x19, #32]
 2cc:	mov	w0, #0x1                   	// #1
 2d0:	strb	w0, [x19, #40]
 2d4:	mov	x0, x21
 2d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 2dc:	b	28c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x140>

00000000000002e0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>:
 2e0:	stp	x29, x30, [sp, #-112]!
 2e4:	mov	x29, sp
 2e8:	stp	x19, x20, [sp, #16]
 2ec:	mov	x20, x0
 2f0:	add	x19, sp, #0x50
 2f4:	ldr	x0, [x0]
 2f8:	stp	x21, x22, [sp, #32]
 2fc:	mov	x21, x8
 300:	add	x22, sp, #0x38
 304:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 308:	tst	w0, #0xff
 30c:	ldr	x0, [x20]
 310:	str	xzr, [x20]
 314:	b.eq	3b4 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0xd4>  // b.none
 318:	str	x0, [sp, #48]
 31c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 320:	tst	w0, #0xff
 324:	b.ne	348 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x68>  // b.any
 328:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 32c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 330:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x329                 	// #809
 344:	bl	0 <__assert_fail>
 348:	ldr	x0, [sp, #48]
 34c:	mov	x8, x19
 350:	ldr	x1, [x0]
 354:	ldr	x1, [x1, #24]
 358:	blr	x1
 35c:	stp	x19, xzr, [sp, #56]
 360:	mov	w0, #0x104                 	// #260
 364:	strh	w0, [sp, #72]
 368:	bl	0 <_ZN3lld12errorHandlerEv>
 36c:	mov	x1, x22
 370:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
 374:	mov	x0, x19
 378:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 37c:	mov	x1, x19
 380:	mov	x0, #0x1                   	// #1
 384:	str	x0, [sp, #80]
 388:	mov	x0, x21
 38c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 390:	mov	x0, x19
 394:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 398:	add	x0, sp, #0x30
 39c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 3a0:	mov	x0, x21
 3a4:	ldp	x19, x20, [sp, #16]
 3a8:	ldp	x21, x22, [sp, #32]
 3ac:	ldp	x29, x30, [sp], #112
 3b0:	ret
 3b4:	mov	x1, x19
 3b8:	str	xzr, [sp, #56]
 3bc:	str	x0, [sp, #80]
 3c0:	mov	x0, x21
 3c4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 3c8:	mov	x0, x19
 3cc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 3d0:	mov	x0, x22
 3d4:	b	39c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0xbc>

00000000000003d8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0>:
 3d8:	stp	x29, x30, [sp, #-208]!
 3dc:	mov	x1, x0
 3e0:	mov	x29, sp
 3e4:	stp	x21, x22, [sp, #32]
 3e8:	add	x22, sp, #0x58
 3ec:	mov	x0, x22
 3f0:	stp	x19, x20, [sp, #16]
 3f4:	add	x19, sp, #0x78
 3f8:	stp	x23, x24, [sp, #48]
 3fc:	stp	x25, x26, [sp, #64]
 400:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 404:	mov	x0, x22
 408:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 40c:	tst	w0, #0xff
 410:	b.ne	4e8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x110>  // b.any
 414:	add	x20, sp, #0xa0
 418:	mov	x0, #0x1                   	// #1
 41c:	mov	x1, x20
 420:	str	x0, [sp, #160]
 424:	mov	x0, x19
 428:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 42c:	mov	x0, x20
 430:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 434:	mov	x0, x19
 438:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 43c:	tst	w0, #0xff
 440:	b.eq	5d8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x200>  // b.none
 444:	add	x0, sp, #0x90
 448:	stp	x0, xzr, [sp, #128]
 44c:	mov	w0, #0x1                   	// #1
 450:	str	w0, [sp, #192]
 454:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
 458:	add	x1, sp, #0x80
 45c:	add	x19, sp, #0xa0
 460:	ldr	x0, [x0]
 464:	strb	wzr, [sp, #144]
 468:	stp	xzr, xzr, [sp, #168]
 46c:	add	x0, x0, #0x10
 470:	str	x0, [sp, #160]
 474:	mov	x0, x19
 478:	str	xzr, [sp, #184]
 47c:	str	x1, [sp, #200]
 480:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 484:	add	x1, x1, #0x0
 488:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 48c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 490:	add	x1, x1, #0x0
 494:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 498:	mov	x1, x0
 49c:	ldr	x2, [sp, #120]
 4a0:	ands	x2, x2, #0xfffffffffffffffe
 4a4:	b.eq	5c8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x1f0>  // b.none
 4a8:	ldr	x0, [x2]
 4ac:	ldr	x3, [x0, #16]
 4b0:	mov	x0, x2
 4b4:	blr	x3
 4b8:	ldr	x0, [sp, #168]
 4bc:	ldr	x1, [sp, #184]
 4c0:	cmp	x1, x0
 4c4:	b.eq	4d0 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0xf8>  // b.none
 4c8:	mov	x0, x19
 4cc:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 4d0:	ldr	x0, [sp, #200]
 4d4:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 4d8:	mov	w2, #0x2c9                 	// #713
 4dc:	add	x1, x1, #0x0
 4e0:	ldr	x0, [x0]
 4e4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 4e8:	ldr	x0, [sp, #88]
 4ec:	and	x0, x0, #0xfffffffffffffffe
 4f0:	stp	xzr, x0, [sp, #88]
 4f4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 4f8:	tst	w0, #0xff
 4fc:	ldr	x0, [sp, #96]
 500:	b.eq	5a4 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x1cc>  // b.none
 504:	ldp	x21, x26, [x0, #8]
 508:	add	x20, sp, #0x68
 50c:	add	x25, sp, #0xa0
 510:	add	x23, sp, #0x80
 514:	add	x24, sp, #0x70
 518:	mov	x1, #0x1                   	// #1
 51c:	str	x1, [sp, #104]
 520:	mov	x1, x20
 524:	mov	x0, x19
 528:	cmp	x26, x21
 52c:	b.eq	58c <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x1b4>  // b.none
 530:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 534:	ldr	x0, [x21]
 538:	str	xzr, [x21], #8
 53c:	mov	x8, x23
 540:	str	x0, [sp, #160]
 544:	mov	x0, x25
 548:	bl	2e0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
 54c:	mov	x8, x24
 550:	mov	x1, x23
 554:	mov	x0, x19
 558:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 55c:	mov	x1, x24
 560:	mov	x0, x20
 564:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 568:	mov	x0, x24
 56c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 570:	mov	x0, x23
 574:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 578:	mov	x0, x25
 57c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 580:	mov	x0, x19
 584:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 588:	b	520 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x148>
 58c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 590:	mov	x0, x20
 594:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 598:	add	x0, sp, #0x60
 59c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5a0:	b	434 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x5c>
 5a4:	mov	x8, x19
 5a8:	add	x20, sp, #0xa0
 5ac:	str	xzr, [sp, #96]
 5b0:	str	x0, [sp, #160]
 5b4:	mov	x0, x20
 5b8:	bl	2e0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
 5bc:	mov	x0, x20
 5c0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5c4:	b	598 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0x1c0>
 5c8:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5cc:	add	x1, x1, #0x0
 5d0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5d4:	b	4b8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0+0xe0>
 5d8:	mov	x0, x19
 5dc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5e0:	mov	x0, x22
 5e4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5e8:	ldp	x19, x20, [sp, #16]
 5ec:	ldp	x21, x22, [sp, #32]
 5f0:	ldp	x23, x24, [sp, #48]
 5f4:	ldp	x25, x26, [sp, #64]
 5f8:	ldp	x29, x30, [sp], #208
 5fc:	ret

0000000000000600 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_>:
 600:	stp	x29, x30, [sp, #-48]!
 604:	mov	x29, sp
 608:	stp	x19, x20, [sp, #16]
 60c:	add	x20, sp, #0x20
 610:	mov	x0, x20
 614:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 618:	add	x19, sp, #0x28
 61c:	mov	x1, x20
 620:	mov	x0, x19
 624:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 628:	mov	x0, x19
 62c:	bl	3d8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0>
 630:	mov	x0, x19
 634:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 638:	mov	x0, x20
 63c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 640:	ldp	x19, x20, [sp, #16]
 644:	ldp	x29, x30, [sp], #48
 648:	ret

000000000000064c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
 64c:	stp	x29, x30, [sp, #-320]!
 650:	mov	x29, sp
 654:	stp	x21, x22, [sp, #32]
 658:	mov	x22, x0
 65c:	stp	x19, x20, [sp, #16]
 660:	mov	x19, x0
 664:	stp	x23, x24, [sp, #48]
 668:	add	x23, x0, #0x20
 66c:	stp	x25, x26, [sp, #64]
 670:	stp	x27, x28, [sp, #80]
 674:	ldr	x20, [x1]
 678:	str	x20, [x22], #8
 67c:	str	xzr, [x0, #8]
 680:	stp	xzr, xzr, [x22, #8]
 684:	str	xzr, [x0, #32]
 688:	str	xzr, [x23, #8]
 68c:	str	xzr, [x0, #48]
 690:	mov	x0, x20
 694:	str	xzr, [x1]
 698:	str	wzr, [x23, #24]
 69c:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
 6a0:	mov	x0, x20
 6a4:	ldr	x21, [x0, #16]!
 6a8:	ldr	w1, [x0, #56]
 6ac:	cmn	w1, #0x1
 6b0:	b.ne	6b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6c>  // b.any
 6b4:	ldr	w1, [x20, #24]
 6b8:	add	x0, x21, w1, uxtw #3
 6bc:	add	x25, sp, #0xc0
 6c0:	str	x0, [sp, #112]
 6c4:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 6c8:	add	x0, x0, #0x0
 6cc:	str	x0, [sp, #128]
 6d0:	ldr	x0, [sp, #112]
 6d4:	cmp	x0, x21
 6d8:	b.eq	a28 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3dc>  // b.none
 6dc:	ldr	x0, [x19]
 6e0:	add	x26, sp, #0xb0
 6e4:	ldr	x1, [x21]
 6e8:	mov	x8, x26
 6ec:	add	x3, sp, #0x98
 6f0:	adrp	x2, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 6f4:	add	x2, x2, #0x0
 6f8:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
 6fc:	str	xzr, [sp, #160]
 700:	ldrb	w0, [sp, #184]
 704:	and	w1, w0, #0x1
 708:	bfi	w0, w1, #1, #1
 70c:	strb	w0, [sp, #184]
 710:	cbnz	w1, 73c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xf0>
 714:	mov	x0, x26
 718:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 71c:	ldr	x0, [x0]
 720:	str	x0, [sp, #160]
 724:	ldr	x0, [sp, #160]
 728:	cbnz	x0, 79c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x150>
 72c:	mov	x0, x26
 730:	add	x21, x21, #0x8
 734:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 738:	b	6d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x84>
 73c:	and	w0, w0, #0xfffffffd
 740:	add	x20, sp, #0x108
 744:	strb	w0, [sp, #184]
 748:	mov	x0, x26
 74c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 750:	add	x24, sp, #0xd0
 754:	ldr	x1, [x0]
 758:	str	xzr, [x0]
 75c:	str	x1, [sp, #264]
 760:	mov	x1, x20
 764:	mov	x0, x24
 768:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 76c:	mov	x0, x20
 770:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 774:	mov	x1, x24
 778:	mov	x0, x20
 77c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 780:	mov	x0, x20
 784:	bl	3d8 <_ZN4llvm15handleAllErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEEvS8_DpOT_.isra.0>
 788:	mov	x0, x20
 78c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 790:	mov	x0, x24
 794:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 798:	b	724 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xd8>
 79c:	ldp	x1, x2, [x22, #8]
 7a0:	cmp	x1, x2
 7a4:	b.eq	800 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1b4>  // b.none
 7a8:	str	x0, [x1], #8
 7ac:	str	x1, [x22, #8]
 7b0:	ldr	x20, [x21]
 7b4:	mov	w1, #0x0                   	// #0
 7b8:	add	x27, sp, #0xd0
 7bc:	mov	x0, x20
 7c0:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
 7c4:	ldr	x24, [x20, #544]
 7c8:	ldr	x0, [x20, #552]
 7cc:	add	x20, sp, #0x108
 7d0:	str	x0, [sp, #120]
 7d4:	ldr	x0, [sp, #120]
 7d8:	cmp	x24, x0
 7dc:	b.eq	72c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xe0>  // b.none
 7e0:	ldr	x0, [x21]
 7e4:	stp	x0, x24, [sp, #192]
 7e8:	cbz	x0, 810 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
 7ec:	cbz	x24, 810 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c4>
 7f0:	ldr	x0, [x24, #16]
 7f4:	cbnz	x0, 830 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e4>
 7f8:	add	x24, x24, #0x18
 7fc:	b	7d4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x188>
 800:	add	x2, sp, #0xa0
 804:	mov	x0, x22
 808:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 80c:	b	7b0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x164>
 810:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 814:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 818:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 81c:	add	x3, x3, #0x0
 820:	add	x1, x1, #0x0
 824:	add	x0, x0, #0x0
 828:	mov	w2, #0x3c                  	// #60
 82c:	bl	0 <__assert_fail>
 830:	ldrh	w0, [x0, #4]
 834:	cmp	w0, #0x34
 838:	b.ne	7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>  // b.any
 83c:	mov	x8, x20
 840:	mov	x0, x25
 844:	mov	w1, #0x3f                  	// #63
 848:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 84c:	mov	x0, x20
 850:	mov	x1, #0x0                   	// #0
 854:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 858:	cbz	x0, 7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>
 85c:	mov	x8, x20
 860:	mov	x0, x25
 864:	mov	w1, #0x3a                  	// #58
 868:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 86c:	mov	x1, #0x0                   	// #0
 870:	mov	x0, x20
 874:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 878:	mov	w1, w0
 87c:	mov	x28, x0
 880:	ldr	x0, [sp, #160]
 884:	add	x0, x0, #0x8
 888:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 88c:	tst	w0, #0xff
 890:	b.eq	7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>  // b.none
 894:	mov	x8, x20
 898:	mov	x0, x25
 89c:	mov	w1, #0x3b                  	// #59
 8a0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 8a4:	mov	x1, #0x0                   	// #0
 8a8:	mov	x0, x20
 8ac:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 8b0:	str	x0, [sp, #104]
 8b4:	mov	x8, x27
 8b8:	mov	x0, x25
 8bc:	mov	w1, #0x6e                  	// #110
 8c0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 8c4:	mov	x8, x20
 8c8:	mov	x0, x25
 8cc:	mov	w1, #0x3                   	// #3
 8d0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 8d4:	ldr	x1, [sp, #128]
 8d8:	mov	x0, x20
 8dc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 8e0:	mov	x1, x0
 8e4:	mov	x0, x27
 8e8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 8ec:	str	x0, [sp, #136]
 8f0:	cbz	x0, 7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>
 8f4:	bl	0 <strlen>
 8f8:	cbz	x0, 7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>
 8fc:	ldr	x1, [sp, #136]
 900:	stp	x1, x0, [sp, #264]
 904:	add	x2, sp, #0xa8
 908:	ldr	x0, [sp, #160]
 90c:	str	x0, [sp, #280]
 910:	ldr	w0, [sp, #104]
 914:	mov	x1, x20
 918:	str	w28, [sp, #288]
 91c:	str	w0, [sp, #292]
 920:	mov	x0, x23
 924:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 928:	tst	w0, #0xff
 92c:	b.ne	7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>  // b.any
 930:	ldr	x0, [sp, #168]
 934:	str	x0, [sp, #208]
 938:	ldr	x0, [x19, #32]
 93c:	ldr	w1, [x19, #48]
 940:	add	x0, x0, #0x1
 944:	str	x0, [x19, #32]
 948:	ldr	w0, [x19, #56]
 94c:	add	w2, w1, #0x1
 950:	add	w3, w0, w0, lsl #1
 954:	lsl	w1, w0, #1
 958:	cmp	w3, w2, lsl #2
 95c:	b.hi	9a0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x354>  // b.pmore
 960:	mov	x0, x23
 964:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 968:	mov	x2, x27
 96c:	mov	x1, x20
 970:	mov	x0, x23
 974:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 978:	ldr	x0, [sp, #208]
 97c:	cbnz	x0, 9bc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x370>
 980:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 984:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 988:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 98c:	add	x3, x3, #0x0
 990:	add	x1, x1, #0x0
 994:	add	x0, x0, #0x0
 998:	mov	w2, #0x22f                 	// #559
 99c:	b	82c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e0>
 9a0:	ldr	w1, [x19, #52]
 9a4:	sub	w1, w0, w1
 9a8:	sub	w1, w1, w2
 9ac:	cmp	w1, w0, lsr #3
 9b0:	b.hi	978 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x32c>  // b.pmore
 9b4:	mov	w1, w0
 9b8:	b	960 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x314>
 9bc:	ldr	w1, [x19, #48]
 9c0:	add	w1, w1, #0x1
 9c4:	str	w1, [x19, #48]
 9c8:	ldr	x1, [x0]
 9cc:	cmn	x1, #0x1
 9d0:	b.eq	9e0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x394>  // b.none
 9d4:	ldr	w1, [x19, #52]
 9d8:	sub	w1, w1, #0x1
 9dc:	str	w1, [x19, #52]
 9e0:	add	x1, sp, #0x200
 9e4:	ldp	x2, x3, [x1, #-248]
 9e8:	stp	x2, x3, [x0]
 9ec:	ldp	x2, x3, [x1, #-232]
 9f0:	stp	x2, x3, [x0, #16]
 9f4:	str	x0, [sp, #168]
 9f8:	ldr	x1, [x23]
 9fc:	ldr	x0, [x19, #32]
 a00:	cmp	x1, x0
 a04:	b.eq	7f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ac>  // b.none
 a08:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 a0c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 a10:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 a14:	add	x3, x3, #0x0
 a18:	add	x1, x1, #0x0
 a1c:	add	x0, x0, #0x0
 a20:	mov	w2, #0x49f                 	// #1183
 a24:	b	82c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e0>
 a28:	ldp	x19, x20, [sp, #16]
 a2c:	ldp	x21, x22, [sp, #32]
 a30:	ldp	x23, x24, [sp, #48]
 a34:	ldp	x25, x26, [sp, #64]
 a38:	ldp	x27, x28, [sp, #80]
 a3c:	ldp	x29, x30, [sp], #320
 a40:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_>:
   0:	mov	x5, x1
   4:	cmn	x2, #0x1
   8:	mov	x1, x2
   c:	b.ne	1c <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x1c>  // b.any
  10:	cmn	x0, #0x1
  14:	cset	w0, eq  // eq = none
  18:	ret
  1c:	cmn	x2, #0x2
  20:	b.ne	2c <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x2c>  // b.any
  24:	cmn	x0, #0x2
  28:	b	14 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x14>
  2c:	mov	x2, x3
  30:	cmp	x3, x5
  34:	b.ne	58 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x58>  // b.any
  38:	cbz	x3, 60 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x60>
  3c:	stp	x29, x30, [sp, #-16]!
  40:	mov	x29, sp
  44:	bl	0 <memcmp>
  48:	cmp	w0, #0x0
  4c:	cset	w0, eq  // eq = none
  50:	ldp	x29, x30, [sp], #16
  54:	ret
  58:	mov	w0, #0x0                   	// #0
  5c:	ret
  60:	mov	w0, #0x1                   	// #1
  64:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	x21, [sp, #32]
  14:	mov	x21, x1
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x20, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x1, x20
  34:	b.cs	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.hs, b.nlast
  38:	mov	x2, x20
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x20, #0x0                   	// #0
  58:	b	28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  5c:	cbz	x20, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x20
  64:	mov	x1, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [x19, #24]
  70:	add	x0, x0, x20
  74:	str	x0, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE:

0000000000000000 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>:
   0:	ldr	x2, [x1]
   4:	str	xzr, [x1]
   8:	orr	x1, x2, #0x1
   c:	str	x1, [x0]
  10:	ret

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	ldr	x1, [x0]
   4:	ands	x2, x1, #0xfffffffffffffffe
   8:	cset	x1, ne  // ne = any
   c:	orr	x1, x1, x2
  10:	str	x1, [x0]
  14:	tst	x1, #0xfffffffffffffffe
  18:	cset	w0, ne  // ne = any
  1c:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	ldr	x1, [x0]
   4:	tbnz	w1, #0, 10 <_ZN4llvm5Error15assertIsCheckedEv+0x10>
   8:	tst	x1, #0xfffffffffffffffe
   c:	b.eq	1c <_ZN4llvm5Error15assertIsCheckedEv+0x1c>  // b.none
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  1c:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm5ErrorD1Ev>
  14:	ldr	x0, [x19]
  18:	ands	x0, x0, #0xfffffffffffffffe
  1c:	b.eq	38 <_ZN4llvm5ErrorD1Ev+0x38>  // b.none
  20:	ldr	x1, [x0]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ldr	x1, [x1, #8]
  30:	mov	x16, x1
  34:	br	x16
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  18:	ldr	x0, [x20]
  1c:	orr	x0, x0, #0x1
  20:	str	x0, [x19]
  24:	str	xzr, [x20]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC1EOS0_>:
   0:	str	xzr, [x0]
   4:	b	0 <_ZN4llvm5ErrorC1EOS0_>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev+0xc>
   8:	b	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
   c:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZNK4llvm5Error3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>:
   0:	ldr	x0, [x0]
   4:	ands	x0, x0, #0xfffffffffffffffe
   8:	b.eq	24 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv+0x24>  // b.none
   c:	ldr	x1, [x0]
  10:	ldr	x2, [x1, #48]
  14:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  18:	ldr	x1, [x1]
  1c:	mov	x16, x2
  20:	br	x16
  24:	mov	w0, #0x0                   	// #0
  28:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1]
   8:	ldr	x1, [x0, #8]
   c:	cmp	x2, x1
  10:	b.eq	3c <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv+0x3c>  // b.none
  14:	stp	x29, x30, [sp, #-16]!
  18:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv>
  1c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv>
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEptEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x4b9                 	// #1209
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [x0, #16]
  40:	ret

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv>:
   0:	ldrb	w1, [x0, #8]
   4:	tbz	w1, #0, 30 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv>
  10:	adrp	x1, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE10getStorageEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x272                 	// #626
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv>:
   0:	ldrb	w1, [x0, #8]
   4:	tbnz	w1, #0, 30 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv>
  10:	adrp	x1, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE15getErrorStorageEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x27c                 	// #636
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldp	x24, x23, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x25, x1
  28:	sub	x1, x23, x24
  2c:	cmp	x0, x1, asr #3
  30:	b.ne	40 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	asr	x19, x1, #3
  44:	mov	x26, x2
  48:	cmp	x19, #0x0
  4c:	sub	x20, x25, x24
  50:	csinc	x1, x19, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	f0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	mov	x21, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #3
  70:	bl	0 <_Znwm>
  74:	mov	x21, x0
  78:	ldr	x0, [x26]
  7c:	str	x0, [x21, x20]
  80:	cmp	x20, #0x0
  84:	b.le	98 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x98>
  88:	mov	x2, x20
  8c:	mov	x1, x24
  90:	mov	x0, x21
  94:	bl	0 <memmove>
  98:	add	x20, x20, #0x8
  9c:	sub	x23, x23, x25
  a0:	add	x20, x21, x20
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x20
  b8:	bl	0 <memcpy>
  bc:	add	x20, x20, x23
  c0:	cbz	x24, cc <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	add	x19, x21, x19, lsl #3
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	stp	x21, x20, [x22]
  dc:	str	x19, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x19, x0
  f4:	b	6c <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x25, x26, [sp, #64]
   c:	ldp	x26, x25, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x0
  24:	sub	x2, x25, x26
  28:	str	x27, [sp, #80]
  2c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x0, x2, asr #3
  34:	b.ne	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	mov	x20, x1
  48:	asr	x1, x2, #3
  4c:	cmp	x1, #0x0
  50:	sub	x24, x20, x26
  54:	csinc	x19, x1, xzr, ne  // ne = any
  58:	adds	x19, x19, x1
  5c:	b.cs	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.hs, b.nlast
  60:	mov	x22, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #3
  74:	bl	0 <_Znwm>
  78:	mov	x22, x0
  7c:	ldr	x0, [x21]
  80:	str	x0, [x22, x24]
  84:	mov	x24, x22
  88:	str	xzr, [x21]
  8c:	mov	x21, x26
  90:	add	x24, x24, #0x8
  94:	cmp	x20, x21
  98:	b.ne	d4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
  9c:	sub	x24, x21, x26
  a0:	mov	x20, x21
  a4:	add	x24, x24, #0x8
  a8:	add	x24, x22, x24
  ac:	mov	x27, x24
  b0:	cmp	x20, x25
  b4:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  b8:	ldr	x0, [x20]
  bc:	str	xzr, [x20]
  c0:	str	x0, [x27], #8
  c4:	mov	x0, x20
  c8:	add	x20, x20, #0x8
  cc:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	b	b0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d4:	ldr	x0, [x21]
  d8:	str	xzr, [x21]
  dc:	stur	x0, [x24, #-8]
  e0:	mov	x0, x21
  e4:	add	x21, x21, #0x8
  e8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  ec:	b	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  f0:	sub	x20, x20, x21
  f4:	add	x20, x24, x20
  f8:	cbz	x26, 104 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>
  fc:	mov	x0, x26
 100:	bl	0 <_ZdlPv>
 104:	add	x19, x22, x19, lsl #3
 108:	ldp	x25, x26, [sp, #64]
 10c:	ldr	x27, [sp, #80]
 110:	stp	x22, x20, [x23]
 114:	str	x19, [x23, #16]
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x23, x24, [sp, #48]
 124:	ldp	x29, x30, [sp], #96
 128:	ret
 12c:	mov	x19, x0
 130:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	28 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x28>  // b.none
  14:	ldr	x0, [x2]
  18:	str	xzr, [x2]
  1c:	str	x0, [x1], #8
  20:	str	x1, [x3, #8]
  24:	ret
  28:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x8
  1c:	str	x23, [sp, #48]
  20:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  24:	tst	w0, #0xff
  28:	b.ne	34 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x34>  // b.any
  2c:	mov	x1, x19
  30:	b	48 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x48>
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  3c:	tst	w0, #0xff
  40:	b.ne	68 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x68>  // b.any
  44:	mov	x1, x20
  48:	mov	x0, x21
  4c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  50:	mov	x0, x21
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldr	x23, [sp, #48]
  60:	ldp	x29, x30, [sp], #96
  64:	ret
  68:	mov	x0, x20
  6c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  70:	tst	w0, #0xff
  74:	b.eq	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.none
  78:	mov	x0, x19
  7c:	ldr	x22, [x20]
  80:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  84:	ldr	x1, [x19]
  88:	and	x22, x22, #0xfffffffffffffffe
  8c:	tst	w0, #0xff
  90:	and	x1, x1, #0xfffffffffffffffe
  94:	str	x1, [sp, #88]
  98:	str	xzr, [x19]
  9c:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  a0:	ldp	x19, x23, [x1, #8]
  a4:	add	x22, x22, #0x8
  a8:	cmp	x23, x19
  ac:	b.eq	c4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc4>  // b.none
  b0:	mov	x1, x19
  b4:	mov	x0, x22
  b8:	add	x19, x19, #0x8
  bc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  c0:	b	a8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xa8>
  c4:	add	x0, sp, #0x58
  c8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  cc:	b	44 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x44>
  d0:	add	x19, sp, #0x58
  d4:	add	x0, x22, #0x8
  d8:	mov	x1, x19
  dc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  e0:	mov	x0, x19
  e4:	b	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  f0:	tst	w0, #0xff
  f4:	ldr	x2, [x19]
  f8:	ldr	x3, [x20]
  fc:	b.eq	1b0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1b0>  // b.none
 100:	and	x2, x2, #0xfffffffffffffffe
 104:	and	x3, x3, #0xfffffffffffffffe
 108:	mov	x0, x2
 10c:	ldr	x22, [x0, #8]!
 110:	ldp	x4, x1, [x0, #8]
 114:	str	xzr, [x20]
 118:	str	x3, [sp, #88]
 11c:	cmp	x4, x1
 120:	b.eq	1a0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1a0>  // b.none
 124:	add	x1, x4, #0x8
 128:	cmp	x22, x4
 12c:	b.ne	148 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x148>  // b.any
 130:	str	xzr, [sp, #88]
 134:	str	x3, [x22]
 138:	str	x1, [x0, #8]
 13c:	add	x0, sp, #0x58
 140:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 144:	b	2c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2c>
 148:	sub	x20, x4, #0x8
 14c:	sub	x23, x20, x22
 150:	ldur	x0, [x4, #-8]
 154:	asr	x23, x23, #3
 158:	stp	xzr, x0, [x4, #-8]
 15c:	str	x1, [x2, #16]
 160:	cmp	x23, #0x0
 164:	b.le	184 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x184>
 168:	ldr	x1, [x20, #-8]!
 16c:	ldr	x0, [x20, #8]
 170:	stp	xzr, x1, [x20]
 174:	cbz	x0, 17c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x17c>
 178:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 17c:	sub	x23, x23, #0x1
 180:	b	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 184:	ldr	x1, [sp, #88]
 188:	str	xzr, [sp, #88]
 18c:	ldr	x0, [x22]
 190:	str	x1, [x22]
 194:	cbz	x0, 13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 198:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 19c:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1a0:	add	x2, sp, #0x58
 1a4:	mov	x1, x22
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1b0:	and	x3, x3, #0xfffffffffffffffe
 1b4:	and	x2, x2, #0xfffffffffffffffe
 1b8:	str	xzr, [x19]
 1bc:	mov	x0, #0x20                  	// #32
 1c0:	str	xzr, [x20]
 1c4:	stp	x3, x2, [sp, #72]
 1c8:	bl	0 <_Znwm>
 1cc:	mov	x19, x0
 1d0:	mov	x20, x0
 1d4:	adrp	x0, 0 <_ZTVN4llvm9ErrorListE>
 1d8:	ldr	x0, [x0]
 1dc:	add	x0, x0, #0x10
 1e0:	str	x0, [x19], #8
 1e4:	ldr	x0, [sp, #72]
 1e8:	str	xzr, [x20, #8]
 1ec:	stp	xzr, xzr, [x19, #8]
 1f0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f4:	tst	w0, #0xff
 1f8:	b.eq	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>  // b.none
 1fc:	adrp	x3, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 200:	adrp	x1, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 204:	adrp	x0, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 208:	add	x3, x3, #0x0
 20c:	add	x1, x1, #0x0
 210:	add	x0, x0, #0x0
 214:	mov	w2, #0x181                 	// #385
 218:	bl	0 <__assert_fail>
 21c:	ldr	x0, [sp, #80]
 220:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 224:	tst	w0, #0xff
 228:	b.ne	1fc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1fc>  // b.any
 22c:	add	x22, sp, #0x48
 230:	mov	x0, x19
 234:	mov	x1, x22
 238:	add	x23, sp, #0x50
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	mov	x1, x23
 244:	mov	x0, x19
 248:	add	x19, sp, #0x58
 24c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 250:	mov	x1, x19
 254:	mov	x0, x21
 258:	str	x20, [sp, #88]
 25c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 260:	mov	x0, x19
 264:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 268:	mov	x0, x23
 26c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 270:	mov	x0, x22
 274:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 278:	b	50 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x50>

Disassembly of section .text._ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	ldrb	w1, [x0, #48]
   4:	cbnz	w1, 30 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  10:	adrp	x1, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0xb1                  	// #177
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x1
  10:	ldrb	w1, [x0, #48]
  14:	cbz	w1, 44 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm+0x44>
  18:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  1c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  20:	mov	x2, x0
  24:	and	w3, w0, #0xff
  28:	and	w0, w1, #0xff
  2c:	bfxil	x2, x3, #0, #8
  30:	cmp	w0, #0x0
  34:	csel	x0, x19, x2, eq  // eq = none
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	w0, #0x0                   	// #0
  48:	mov	w3, #0x0                   	// #0
  4c:	b	2c <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm+0x2c>

Disassembly of section .text._ZN4llvm5dwarf8toStringERKNS_8OptionalINS_14DWARFFormValueEEEPKc:

0000000000000000 <_ZN4llvm5dwarf8toStringERKNS_8OptionalINS_14DWARFFormValueEEEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x1
  10:	ldrb	w1, [x0, #48]
  14:	cbz	w1, 44 <_ZN4llvm5dwarf8toStringERKNS_8OptionalINS_14DWARFFormValueEEEPKc+0x44>
  18:	bl	0 <_ZN4llvm5dwarf8toStringERKNS_8OptionalINS_14DWARFFormValueEEEPKc>
  1c:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
  20:	mov	x2, x0
  24:	and	w3, w0, #0xff
  28:	and	w0, w1, #0xff
  2c:	bfxil	x2, x3, #0, #8
  30:	cmp	w0, #0x0
  34:	csel	x0, x19, x2, eq  // eq = none
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	w0, #0x0                   	// #0
  48:	mov	w3, #0x0                   	// #0
  4c:	b	2c <_ZN4llvm5dwarf8toStringERKNS_8OptionalINS_14DWARFFormValueEEEPKc+0x2c>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>:
   0:	ldr	w1, [x0, #24]
   4:	str	xzr, [x0, #16]
   8:	sub	w2, w1, #0x1
   c:	tst	w2, w1
  10:	b.eq	3c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x3c>  // b.none
  14:	stp	x29, x30, [sp, #-16]!
  18:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  1c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  20:	mov	x29, sp
  24:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  28:	add	x3, x3, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x0, x0, #0x0
  34:	mov	w2, #0x15b                 	// #347
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [x0, #8]
  40:	ubfiz	x1, x1, #5, #32
  44:	mov	x2, #0xffffffffffffffff    	// #-1
  48:	add	x1, x0, x1
  4c:	cmp	x0, x1
  50:	b.eq	60 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x60>  // b.none
  54:	stp	x2, xzr, [x0]
  58:	add	x0, x0, #0x20
  5c:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x4c>
  60:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbnz	w0, #0, 60 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x60>
  40:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  4c:	add	x3, x3, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x0, x0, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	bl	0 <__assert_fail>
  60:	ldr	x19, [x19]
  64:	ldr	x0, [x19]
  68:	ldr	x20, [x0, #16]
  6c:	bl	0 <_ZN4llvm4dbgsEv>
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	blr	x20
  7c:	bl	0 <abort>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  90:	b	7c <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x7c>

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w1, [x0, #8]
   c:	tbz	w1, #1, 14 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x14>
  10:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>
  14:	tbnz	w1, #0, 20 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x20>
  18:	ldp	x29, x30, [sp], #16
  1c:	b	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>
  20:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>
  24:	ldp	x29, x30, [sp], #16
  28:	b	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldr	w24, [x0, #24]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x25, x26, [sp, #64]
  1c:	mov	x25, x2
  20:	str	x27, [sp, #80]
  24:	cbnz	w24, 50 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x50>
  28:	mov	w23, #0x0                   	// #0
  2c:	str	xzr, [x2]
  30:	mov	w0, w23
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x21, x22, [sp, #32]
  3c:	ldp	x23, x24, [sp, #48]
  40:	ldp	x25, x26, [sp, #64]
  44:	ldr	x27, [sp, #80]
  48:	ldp	x29, x30, [sp], #96
  4c:	ret
  50:	ldr	x19, [x1]
  54:	mov	x22, x1
  58:	ldr	x27, [x0, #8]
  5c:	cmn	x19, #0x1
  60:	b.eq	7c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x7c>  // b.none
  64:	ldp	x0, x1, [x1]
  68:	mov	x2, #0xfffffffffffffffe    	// #-2
  6c:	mov	x3, #0x0                   	// #0
  70:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  74:	tst	w0, #0xff
  78:	b.eq	9c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x9c>  // b.none
  7c:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  80:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  84:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  88:	add	x3, x3, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x0, x0, #0x0
  94:	mov	w2, #0x250                 	// #592
  98:	bl	0 <__assert_fail>
  9c:	cmn	x19, #0x2
  a0:	ldp	x0, x1, [x22]
  a4:	b.ne	c8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xc8>  // b.any
  a8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  ac:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  b4:	add	x3, x3, #0x0
  b8:	add	x1, x1, #0x0
  bc:	add	x0, x0, #0x0
  c0:	mov	w2, #0xea                  	// #234
  c4:	b	98 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x98>
  c8:	sub	w24, w24, #0x1
  cc:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  d0:	and	w20, w24, w0
  d4:	mov	w26, #0x1                   	// #1
  d8:	mov	x21, #0x0                   	// #0
  dc:	ubfiz	x19, x20, #5, #32
  e0:	add	x19, x27, x19
  e4:	ldp	x0, x1, [x22]
  e8:	ldp	x2, x3, [x19]
  ec:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  f0:	ands	w23, w0, #0xff
  f4:	b.eq	100 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x100>  // b.none
  f8:	str	x19, [x25]
  fc:	b	30 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x30>
 100:	ldp	x0, x1, [x19]
 104:	mov	x2, #0xffffffffffffffff    	// #-1
 108:	mov	x3, #0x0                   	// #0
 10c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 110:	tst	w0, #0xff
 114:	b.eq	128 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x128>  // b.none
 118:	cmp	x21, #0x0
 11c:	csel	x21, x21, x19, ne  // ne = any
 120:	str	x21, [x25]
 124:	b	30 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x30>
 128:	ldp	x0, x1, [x19]
 12c:	mov	x2, #0xfffffffffffffffe    	// #-2
 130:	mov	x3, #0x0                   	// #0
 134:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 138:	tst	w0, #0xff
 13c:	b.eq	148 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x148>  // b.none
 140:	cmp	x21, #0x0
 144:	csel	x21, x21, x19, ne  // ne = any
 148:	add	w20, w20, w26
 14c:	add	w26, w26, #0x1
 150:	and	w20, w24, w20
 154:	b	dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xdc>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPSA_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPSA_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x2
  10:	add	x2, sp, #0x28
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPSA_>
  18:	ldr	x1, [sp, #40]
  1c:	str	x1, [x19]
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAIS0_EEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAIS0_EEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x38
  10:	mov	x21, x2
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	mov	x19, x1
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  24:	cmp	x19, x21
  28:	b.eq	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xbc>  // b.none
  2c:	ldp	x0, x1, [x19]
  30:	mov	x2, #0xffffffffffffffff    	// #-1
  34:	mov	x3, #0x0                   	// #0
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  3c:	tst	w0, #0xff
  40:	b.ne	b4 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xb4>  // b.any
  44:	ldp	x0, x1, [x19]
  48:	mov	x2, #0xfffffffffffffffe    	// #-2
  4c:	mov	x3, #0x0                   	// #0
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  54:	tst	w0, #0xff
  58:	b.ne	b4 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xb4>  // b.any
  5c:	mov	x2, x22
  60:	mov	x1, x19
  64:	mov	x0, x20
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  6c:	tst	w0, #0xff
  70:	b.eq	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x94>  // b.none
  74:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  78:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  7c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x17a                 	// #378
  90:	bl	0 <__assert_fail>
  94:	ldr	x0, [sp, #56]
  98:	ldp	x2, x3, [x19]
  9c:	stp	x2, x3, [x0]
  a0:	ldp	x2, x3, [x19, #16]
  a4:	stp	x2, x3, [x0, #16]
  a8:	ldr	w0, [x20, #16]
  ac:	add	w0, w0, #0x1
  b0:	str	w0, [x20, #16]
  b4:	add	x19, x19, #0x20
  b8:	b	24 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x24>
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x21, x22, [sp, #32]
  c4:	ldp	x29, x30, [sp], #64
  c8:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	sub	w2, w1, #0x1
   4:	stp	x29, x30, [sp, #-48]!
   8:	orr	x2, x2, x2, lsr #1
   c:	mov	x29, sp
  10:	orr	x2, x2, x2, lsr #2
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	orr	x2, x2, x2, lsr #4
  20:	ldr	x20, [x0, #8]
  24:	orr	x2, x2, x2, lsr #8
  28:	str	x21, [sp, #32]
  2c:	orr	x2, x2, x2, lsr #16
  30:	ldr	w21, [x0, #24]
  34:	add	x2, x2, #0x1
  38:	mov	w0, #0x40                  	// #64
  3c:	cmp	w2, #0x40
  40:	csel	w0, w2, w0, cs  // cs = hs, nlast
  44:	str	w0, [x19, #24]
  48:	ubfiz	x0, x0, #5, #32
  4c:	bl	0 <_Znwm>
  50:	str	x0, [x19, #8]
  54:	cbnz	x20, 6c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x6c>
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldr	x21, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	b	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  6c:	ubfiz	x21, x21, #5, #32
  70:	mov	x1, x20
  74:	add	x2, x20, x21
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  80:	mov	x1, x21
  84:	mov	x0, x20
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <_ZdlPvm>

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>:
       0:	cbz	x0, 14 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0+0x14>
       4:	ldr	x1, [x0]
       8:	ldr	x1, [x1, #8]
       c:	mov	x16, x1
      10:	br	x16
      14:	ret

0000000000000018 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx119sub_matchINS_17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEEE8allocateEmPKv.isra.0>:
      18:	mov	x1, #0x5555555555555555    	// #6148914691236517205
      1c:	movk	x1, #0x555, lsl #48
      20:	cmp	x0, x1
      24:	b.ls	34 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx119sub_matchINS_17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEEE8allocateEmPKv.isra.0+0x1c>  // b.plast
      28:	stp	x29, x30, [sp, #-16]!
      2c:	mov	x29, sp
      30:	bl	0 <_ZSt17__throw_bad_allocv>
      34:	mov	x1, #0x18                  	// #24
      38:	mul	x0, x0, x1
      3c:	b	0 <_Znwm>

0000000000000040 <_ZNSt7__cxx1112regex_traitsIcE10_RegexMaskoRES2_.isra.0>:
      40:	ldrb	w4, [x0, #2]
      44:	orr	w2, w2, w4
      48:	ldrh	w4, [x0]
      4c:	strb	w2, [x0, #2]
      50:	orr	w1, w1, w4
      54:	strh	w1, [x0]
      58:	ret

000000000000005c <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcm.isra.0>:
      5c:	cbz	x0, 64 <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcm.isra.0+0x8>
      60:	b	0 <_ZdlPv>
      64:	ret

0000000000000068 <_ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE13_M_deallocateEPS3_m.isra.0>:
      68:	cbz	x0, 70 <_ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE13_M_deallocateEPS3_m.isra.0+0x8>
      6c:	b	0 <_ZdlPv>
      70:	ret

0000000000000074 <_ZL12getSeparatorRKN4llvm5TwineE>:
      74:	stp	x29, x30, [sp, #-64]!
      78:	mov	x29, sp
      7c:	stp	x19, x20, [sp, #16]
      80:	add	x20, sp, #0x20
      84:	mov	x8, x20
      88:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
      8c:	ldr	x2, [sp, #40]
      90:	cbz	x2, d8 <_ZL12getSeparatorRKN4llvm5TwineE+0x64>
      94:	ldr	x19, [sp, #32]
      98:	mov	w1, #0xa                   	// #10
      9c:	mov	x0, x19
      a0:	bl	0 <memchr>
      a4:	sub	x19, x0, x19
      a8:	cmp	x0, #0x0
      ac:	csinv	x19, x19, xzr, ne  // ne = any
      b0:	mov	x0, x20
      b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      b8:	cmn	x19, #0x1
      bc:	b.eq	e0 <_ZL12getSeparatorRKN4llvm5TwineE+0x6c>  // b.none
      c0:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
      c4:	add	x0, x0, #0x0
      c8:	mov	x1, #0x1                   	// #1
      cc:	ldp	x19, x20, [sp, #16]
      d0:	ldp	x29, x30, [sp], #64
      d4:	ret
      d8:	mov	x19, #0xffffffffffffffff    	// #-1
      dc:	b	b0 <_ZL12getSeparatorRKN4llvm5TwineE+0x3c>
      e0:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
      e4:	mov	x1, #0x0                   	// #0
      e8:	add	x0, x0, #0x0
      ec:	b	cc <_ZL12getSeparatorRKN4llvm5TwineE+0x58>

00000000000000f0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc.isra.0>:
      f0:	stp	x29, x30, [sp, #-160]!
      f4:	mov	w2, w1
      f8:	mov	x1, #0x1                   	// #1
      fc:	mov	x29, sp
     100:	stp	x19, x20, [sp, #16]
     104:	add	x20, sp, #0x60
     108:	mov	x19, x8
     10c:	stp	x21, x22, [sp, #32]
     110:	mov	x21, x0
     114:	add	x0, x20, #0x10
     118:	stp	x23, x24, [sp, #48]
     11c:	str	x25, [sp, #64]
     120:	str	x0, [sp, #96]
     124:	mov	x0, x20
     128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
     12c:	ldr	x0, [x21]
     130:	add	x21, sp, #0x80
     134:	ldp	x24, x23, [sp, #96]
     138:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
     13c:	mov	x22, x0
     140:	add	x0, x21, #0x10
     144:	str	x23, [sp, #88]
     148:	str	x0, [sp, #128]
     14c:	add	x25, x24, x23
     150:	cmp	x23, #0xf
     154:	b.ls	174 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc.isra.0+0x84>  // b.plast
     158:	add	x1, sp, #0x58
     15c:	mov	x0, x21
     160:	mov	x2, #0x0                   	// #0
     164:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     168:	str	x0, [sp, #128]
     16c:	ldr	x0, [sp, #88]
     170:	str	x0, [sp, #144]
     174:	ldr	x0, [sp, #128]
     178:	mov	x2, x25
     17c:	mov	x1, x24
     180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
     184:	ldr	x0, [sp, #88]
     188:	str	x0, [sp, #136]
     18c:	ldr	x1, [sp, #128]
     190:	mov	x8, x19
     194:	strb	wzr, [x1, x0]
     198:	mov	x0, x22
     19c:	ldp	x1, x2, [sp, #128]
     1a0:	add	x2, x1, x2
     1a4:	bl	0 <_ZNKSt7__cxx117collateIcE9transformEPKcS3_>
     1a8:	mov	x0, x21
     1ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     1b0:	mov	x0, x20
     1b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     1b8:	mov	x0, x19
     1bc:	ldp	x19, x20, [sp, #16]
     1c0:	ldp	x21, x22, [sp, #32]
     1c4:	ldp	x23, x24, [sp, #48]
     1c8:	ldr	x25, [sp, #64]
     1cc:	ldp	x29, x30, [sp], #160
     1d0:	ret

00000000000001d4 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>:
     1d4:	stp	x29, x30, [sp, #-48]!
     1d8:	mov	x29, sp
     1dc:	stp	x19, x20, [sp, #16]
     1e0:	and	w20, w1, #0xff
     1e4:	stp	x21, x22, [sp, #32]
     1e8:	and	w22, w2, #0xffff
     1ec:	and	w21, w3, #0xff
     1f0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
     1f4:	ldr	x2, [x0, #48]
     1f8:	ubfiz	x1, x20, #1, #8
     1fc:	ldrh	w1, [x2, x1]
     200:	tst	w22, w1
     204:	b.ne	254 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x80>  // b.any
     208:	tbz	w21, #0, 25c <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x88>
     20c:	ldrb	w1, [x0, #56]
     210:	mov	x19, x0
     214:	cbz	w1, 234 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x60>
     218:	ldrb	w0, [x0, #152]
     21c:	cmp	w20, w0
     220:	cset	w0, eq  // eq = none
     224:	ldp	x19, x20, [sp, #16]
     228:	ldp	x21, x22, [sp, #32]
     22c:	ldp	x29, x30, [sp], #48
     230:	ret
     234:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
     238:	ldr	x0, [x19]
     23c:	mov	w1, #0x5f                  	// #95
     240:	ldr	x2, [x0, #48]
     244:	mov	x0, x19
     248:	blr	x2
     24c:	and	w0, w0, #0xff
     250:	b	21c <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x48>
     254:	mov	w0, #0x1                   	// #1
     258:	b	224 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x50>
     25c:	mov	w0, #0x0                   	// #0
     260:	b	224 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x50>

0000000000000264 <_ZN3lld4outsEv>:
     264:	adrp	x0, 1a0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc.isra.0+0xb0>
     268:	ldr	x0, [x0]
     26c:	ldr	x0, [x0]
     270:	cbnz	x0, 278 <_ZN3lld4outsEv+0x14>
     274:	b	0 <_ZN4llvm4outsEv>
     278:	ret

000000000000027c <_ZN3lld4errsEv>:
     27c:	adrp	x0, 198 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc.isra.0+0xa8>
     280:	ldr	x0, [x0]
     284:	ldr	x0, [x0]
     288:	cbnz	x0, 290 <_ZN3lld4errsEv+0x14>
     28c:	b	0 <_ZN4llvm4errsEv>
     290:	ret

0000000000000294 <_ZN3lld12errorHandlerEv>:
     294:	stp	x29, x30, [sp, #-32]!
     298:	mov	x29, sp
     29c:	stp	x19, x20, [sp, #16]
     2a0:	adrp	x19, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     2a4:	add	x19, x19, #0x0
     2a8:	ldarb	w0, [x19]
     2ac:	adrp	x20, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     2b0:	tbnz	w0, #0, 2e0 <_ZN3lld12errorHandlerEv+0x4c>
     2b4:	mov	x0, x19
     2b8:	bl	0 <__cxa_guard_acquire>
     2bc:	cbz	w0, 2e0 <_ZN3lld12errorHandlerEv+0x4c>
     2c0:	mov	x0, x19
     2c4:	bl	0 <__cxa_guard_release>
     2c8:	adrp	x2, 0 <__dso_handle>
     2cc:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     2d0:	add	x2, x2, #0x0
     2d4:	add	x1, x20, #0x0
     2d8:	add	x0, x0, #0x0
     2dc:	bl	0 <__cxa_atexit>
     2e0:	add	x0, x20, #0x0
     2e4:	ldp	x19, x20, [sp, #16]
     2e8:	ldp	x29, x30, [sp], #32
     2ec:	ret

00000000000002f0 <_ZN3lld7exitLldEi>:
     2f0:	stp	x29, x30, [sp, #-32]!
     2f4:	mov	x29, sp
     2f8:	str	x19, [sp, #16]
     2fc:	mov	w19, w0
     300:	bl	294 <_ZN3lld12errorHandlerEv>
     304:	ldr	x0, [x0, #56]
     308:	cbz	x0, 320 <_ZN3lld7exitLldEi+0x30>
     30c:	bl	294 <_ZN3lld12errorHandlerEv>
     310:	ldr	x0, [x0, #56]
     314:	ldr	x1, [x0]
     318:	ldr	x1, [x1, #48]
     31c:	blr	x1
     320:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     324:	bl	264 <_ZN3lld4outsEv>
     328:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     32c:	bl	27c <_ZN3lld4errsEv>
     330:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     334:	mov	w0, w19
     338:	bl	0 <_exit>

000000000000033c <__tcf_0>:
     33c:	stp	x29, x30, [sp, #-32]!
     340:	mov	x29, sp
     344:	stp	x19, x20, [sp, #16]
     348:	adrp	x19, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     34c:	add	x19, x19, #0x0
     350:	mov	x20, #0x8                   	// #8
     354:	add	x19, x19, x20
     358:	add	x0, x19, x20, lsl #5
     35c:	sub	x20, x20, #0x1
     360:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     364:	cmn	x20, #0x1
     368:	b.ne	358 <__tcf_0+0x1c>  // b.any
     36c:	ldp	x19, x20, [sp, #16]
     370:	ldp	x29, x30, [sp], #32
     374:	ret

0000000000000378 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     378:	stp	x29, x30, [sp, #-48]!
     37c:	mov	x29, sp
     380:	stp	x19, x20, [sp, #16]
     384:	mov	x19, x0
     388:	ldrb	w0, [x0, #50]
     38c:	cbz	w0, 3e8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x70>
     390:	adrp	x2, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     394:	add	x2, x2, #0x0
     398:	add	x0, x2, #0x128
     39c:	mov	x20, x1
     3a0:	str	x0, [sp, #40]
     3a4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3a8:	bl	27c <_ZN3lld4errsEv>
     3ac:	ldp	x1, x2, [x19, #32]
     3b0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3b4:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3b8:	add	x1, x1, #0x0
     3bc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3c0:	mov	x1, x0
     3c4:	mov	x19, x0
     3c8:	mov	x0, x20
     3cc:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     3d0:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3d4:	add	x1, x1, #0x0
     3d8:	mov	x0, x19
     3dc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3e0:	add	x0, sp, #0x28
     3e4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3e8:	ldp	x19, x20, [sp, #16]
     3ec:	ldp	x29, x30, [sp], #48
     3f0:	ret

00000000000003f4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     3f4:	stp	x29, x30, [sp, #-48]!
     3f8:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     3fc:	add	x0, x0, #0x0
     400:	add	x0, x0, #0x128
     404:	mov	x29, sp
     408:	stp	x19, x20, [sp, #16]
     40c:	mov	x20, x1
     410:	str	x0, [sp, #40]
     414:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     418:	bl	264 <_ZN3lld4outsEv>
     41c:	mov	x19, x0
     420:	mov	x1, x0
     424:	mov	x0, x20
     428:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     42c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     430:	add	x1, x1, #0x0
     434:	mov	x0, x19
     438:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     43c:	bl	264 <_ZN3lld4outsEv>
     440:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     444:	add	x0, sp, #0x28
     448:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     44c:	ldp	x19, x20, [sp, #16]
     450:	ldp	x29, x30, [sp], #48
     454:	ret

0000000000000458 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE.isra.0>:
     458:	stp	x29, x30, [sp, #-32]!
     45c:	mov	x29, sp
     460:	stp	x19, x20, [sp, #16]
     464:	and	w20, w1, #0xff
     468:	mov	x19, x0
     46c:	ldr	x1, [x0, #64]
     470:	str	xzr, [x0, #104]
     474:	strb	wzr, [x0, #116]
     478:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     47c:	ldr	x2, [x19, #96]
     480:	mov	w1, w20
     484:	mov	x0, x19
     488:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     48c:	ldrb	w0, [x19, #116]
     490:	ldp	x19, x20, [sp, #16]
     494:	ldp	x29, x30, [sp], #32
     498:	ret

000000000000049c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0>:
     49c:	stp	x29, x30, [sp, #-64]!
     4a0:	mov	x29, sp
     4a4:	stp	x19, x20, [sp, #16]
     4a8:	mov	x19, x0
     4ac:	mov	x20, x1
     4b0:	stp	x21, x22, [sp, #32]
     4b4:	mov	x22, x2
     4b8:	str	x23, [sp, #48]
     4bc:	add	x23, x0, #0x1
     4c0:	sub	x21, x20, x19
     4c4:	cmp	x21, #0x10
     4c8:	b.le	5f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x158>
     4cc:	cbnz	x22, 530 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x94>
     4d0:	sub	x22, x21, #0x2
     4d4:	asr	x22, x22, #1
     4d8:	ldrb	w3, [x19, x22]
     4dc:	mov	x2, x21
     4e0:	mov	x1, x22
     4e4:	mov	x0, x19
     4e8:	mov	w4, #0x0                   	// #0
     4ec:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     4f0:	cbz	x22, 4fc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x60>
     4f4:	sub	x22, x22, #0x1
     4f8:	b	4d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x3c>
     4fc:	sub	x0, x20, x19
     500:	sub	x20, x20, #0x1
     504:	cmp	x0, #0x1
     508:	b.le	5f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x158>
     50c:	ldrb	w3, [x20]
     510:	sub	x2, x20, x19
     514:	ldrb	w0, [x19]
     518:	mov	w4, #0x0                   	// #0
     51c:	strb	w0, [x20]
     520:	mov	x1, #0x0                   	// #0
     524:	mov	x0, x19
     528:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     52c:	b	4fc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x60>
     530:	asr	x21, x21, #1
     534:	ldrh	w3, [x19]
     538:	ldrb	w4, [x19, #1]
     53c:	sub	x22, x22, #0x1
     540:	ldurb	w0, [x20, #-1]
     544:	rev16	w3, w3
     548:	ldrb	w1, [x19, x21]
     54c:	ldrb	w2, [x19]
     550:	cmp	w4, w1
     554:	b.cs	580 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xe4>  // b.hs, b.nlast
     558:	cmp	w0, w1
     55c:	b.ls	56c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xd0>  // b.plast
     560:	strb	w1, [x19]
     564:	strb	w2, [x19, x21]
     568:	b	58c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xf0>
     56c:	cmp	w0, w4
     570:	b.ls	588 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xec>  // b.plast
     574:	strb	w0, [x19]
     578:	sturb	w2, [x20, #-1]
     57c:	b	58c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xf0>
     580:	cmp	w0, w4
     584:	b.ls	5d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x13c>  // b.plast
     588:	strh	w3, [x19]
     58c:	mov	x21, x23
     590:	mov	x0, x20
     594:	ldrb	w2, [x21]
     598:	ldrb	w4, [x19]
     59c:	cmp	w2, w4
     5a0:	b.cc	5ec <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x150>  // b.lo, b.ul, b.last
     5a4:	sub	x1, x0, #0x1
     5a8:	mov	x0, x1
     5ac:	ldrb	w3, [x1], #-1
     5b0:	cmp	w4, w3
     5b4:	b.cc	5a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x10c>  // b.lo, b.ul, b.last
     5b8:	cmp	x21, x0
     5bc:	b.cc	5e4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x148>  // b.lo, b.ul, b.last
     5c0:	mov	x1, x20
     5c4:	mov	x2, x22
     5c8:	mov	x0, x21
     5cc:	mov	x20, x21
     5d0:	bl	49c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0>
     5d4:	b	4c0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0x24>
     5d8:	cmp	w0, w1
     5dc:	b.ls	560 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xc4>  // b.plast
     5e0:	b	574 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xd8>
     5e4:	strb	w3, [x21]
     5e8:	strb	w2, [x0]
     5ec:	add	x21, x21, #0x1
     5f0:	b	594 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0+0xf8>
     5f4:	ldp	x19, x20, [sp, #16]
     5f8:	ldp	x21, x22, [sp, #32]
     5fc:	ldr	x23, [sp, #48]
     600:	ldp	x29, x30, [sp], #64
     604:	ret

0000000000000608 <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0>:
     608:	cmp	x0, x1
     60c:	b.eq	6bc <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0xb4>  // b.none
     610:	stp	x29, x30, [sp, #-48]!
     614:	mov	w2, #0x3f                  	// #63
     618:	mov	x29, sp
     61c:	stp	x19, x20, [sp, #16]
     620:	sub	x19, x1, x0
     624:	clz	x3, x19
     628:	sub	w2, w2, w3
     62c:	mov	x20, x0
     630:	str	x21, [sp, #32]
     634:	mov	x21, x1
     638:	sbfiz	x2, x2, #1, #32
     63c:	bl	49c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_.isra.0>
     640:	cmp	x19, #0x10
     644:	b.le	690 <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0x88>
     648:	add	x19, x20, #0x10
     64c:	mov	x0, x20
     650:	mov	x1, x19
     654:	mov	w2, #0x0                   	// #0
     658:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     65c:	mov	x1, x19
     660:	cmp	x21, x1
     664:	b.eq	6ac <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0xa4>  // b.none
     668:	ldrb	w2, [x1]
     66c:	mov	x0, x1
     670:	ldurb	w3, [x0, #-1]
     674:	cmp	w2, w3
     678:	b.cs	684 <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0x7c>  // b.hs, b.nlast
     67c:	strb	w3, [x0], #-1
     680:	b	670 <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0x68>
     684:	add	x1, x1, #0x1
     688:	strb	w2, [x0]
     68c:	b	660 <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_.isra.0+0x58>
     690:	mov	x1, x21
     694:	mov	x0, x20
     698:	ldp	x19, x20, [sp, #16]
     69c:	mov	w2, #0x0                   	// #0
     6a0:	ldr	x21, [sp, #32]
     6a4:	ldp	x29, x30, [sp], #48
     6a8:	b	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     6ac:	ldp	x19, x20, [sp, #16]
     6b0:	ldr	x21, [sp, #32]
     6b4:	ldp	x29, x30, [sp], #48
     6b8:	ret
     6bc:	ret

00000000000006c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     6c0:	stp	x29, x30, [sp, #-272]!
     6c4:	mov	x29, sp
     6c8:	stp	x21, x22, [sp, #32]
     6cc:	mov	x22, x0
     6d0:	ldrb	w0, [x0, #51]
     6d4:	stp	x19, x20, [sp, #16]
     6d8:	mov	x19, x8
     6dc:	stp	x23, x24, [sp, #48]
     6e0:	str	x25, [sp, #64]
     6e4:	cbnz	w0, 734 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x74>
     6e8:	ldr	x1, [x22, #32]
     6ec:	add	x0, x8, #0x10
     6f0:	cbnz	x1, 718 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x58>
     6f4:	stp	x0, xzr, [x8]
     6f8:	strb	wzr, [x8, #16]
     6fc:	mov	x0, x19
     700:	ldp	x19, x20, [sp, #16]
     704:	ldp	x21, x22, [sp, #32]
     708:	ldp	x23, x24, [sp, #48]
     70c:	ldr	x25, [sp, #64]
     710:	ldp	x29, x30, [sp], #272
     714:	ret
     718:	ldr	x2, [x22, #40]
     71c:	str	x0, [x8]
     720:	mov	w3, #0x0                   	// #0
     724:	mov	x0, x8
     728:	add	x2, x1, x2
     72c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     730:	b	6fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3c>
     734:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     738:	add	x20, x0, #0x0
     73c:	mov	x23, x1
     740:	add	x21, x20, #0x158
     744:	ldarb	w1, [x21]
     748:	mov	x24, x0
     74c:	tbnz	w1, #0, 830 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x170>
     750:	mov	x0, x21
     754:	bl	0 <__cxa_guard_acquire>
     758:	cbz	w0, 830 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x170>
     75c:	add	x0, x20, #0x8
     760:	mov	w2, #0x10                  	// #16
     764:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     768:	add	x1, x1, #0x0
     76c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     770:	add	x0, x20, #0x28
     774:	mov	w2, #0x10                  	// #16
     778:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     77c:	add	x1, x1, #0x0
     780:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     784:	add	x0, x20, #0x48
     788:	mov	w2, #0x10                  	// #16
     78c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     790:	add	x1, x1, #0x0
     794:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     798:	add	x0, x20, #0x68
     79c:	mov	w2, #0x10                  	// #16
     7a0:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7a4:	add	x1, x1, #0x0
     7a8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7ac:	add	x0, x20, #0x88
     7b0:	mov	w2, #0x10                  	// #16
     7b4:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7b8:	add	x1, x1, #0x0
     7bc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7c0:	add	x0, x20, #0xa8
     7c4:	mov	w2, #0x10                  	// #16
     7c8:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7cc:	add	x1, x1, #0x0
     7d0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7d4:	add	x0, x20, #0xc8
     7d8:	mov	w2, #0x10                  	// #16
     7dc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7e0:	add	x1, x1, #0x0
     7e4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7e8:	add	x0, x20, #0xe8
     7ec:	mov	w2, #0x10                  	// #16
     7f0:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7f4:	add	x1, x1, #0x0
     7f8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     7fc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     800:	add	x1, x1, #0x0
     804:	mov	w2, #0x10                  	// #16
     808:	add	x0, x20, #0x108
     80c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     810:	mov	x0, x21
     814:	bl	0 <__cxa_guard_release>
     818:	adrp	x2, 0 <__dso_handle>
     81c:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     820:	add	x2, x2, #0x0
     824:	add	x0, x0, #0x0
     828:	mov	x1, #0x0                   	// #0
     82c:	bl	0 <__cxa_atexit>
     830:	add	x20, x24, #0x0
     834:	add	x25, sp, #0x70
     838:	add	x20, x20, #0x8
     83c:	mov	x0, x23
     840:	mov	x23, #0x0                   	// #0
     844:	add	x21, sp, #0x50
     848:	mov	x8, x21
     84c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     850:	ldp	x0, x1, [sp, #80]
     854:	add	x3, x20, x23
     858:	mov	x2, x25
     85c:	mov	w4, #0x0                   	// #0
     860:	stp	xzr, xzr, [sp, #112]
     864:	stp	xzr, xzr, [sp, #128]
     868:	add	x1, x0, x1
     86c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     870:	tst	w0, #0xff
     874:	b.ne	8a4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1e4>  // b.any
     878:	mov	x0, x25
     87c:	add	x23, x23, #0x20
     880:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     884:	cmp	x23, #0x120
     888:	b.ne	850 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x190>  // b.any
     88c:	ldr	x1, [x22, #32]
     890:	add	x0, x19, #0x10
     894:	cbnz	x1, 8f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x238>
     898:	stp	x0, xzr, [x19]
     89c:	strb	wzr, [x19, #16]
     8a0:	b	92c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x26c>
     8a4:	ldp	x1, x0, [sp, #112]
     8a8:	cmp	x1, x0
     8ac:	b.eq	8d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x218>  // b.none
     8b0:	sub	x0, x0, x1
     8b4:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     8b8:	movk	x1, #0xaaab
     8bc:	asr	x0, x0, #3
     8c0:	mul	x0, x0, x1
     8c4:	sub	x1, x0, #0x3
     8c8:	cmp	x0, #0x5
     8cc:	b.eq	914 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x254>  // b.none
     8d0:	cmp	x1, #0x3
     8d4:	b.eq	938 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x278>  // b.none
     8d8:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     8dc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     8e0:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     8e4:	add	x3, x3, #0x0
     8e8:	add	x1, x1, #0x0
     8ec:	add	x0, x0, #0x0
     8f0:	mov	w2, #0x8f                  	// #143
     8f4:	bl	0 <__assert_fail>
     8f8:	ldr	x2, [x22, #40]
     8fc:	str	x0, [x19]
     900:	mov	w3, #0x0                   	// #0
     904:	mov	x0, x19
     908:	add	x2, x1, x2
     90c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     910:	b	92c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x26c>
     914:	mov	x8, x19
     918:	mov	x0, x25
     91c:	mov	x1, #0x1                   	// #1
     920:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     924:	mov	x0, x25
     928:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     92c:	mov	x0, x21
     930:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     934:	b	6fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3c>
     938:	add	x22, sp, #0x90
     93c:	mov	x0, x25
     940:	mov	x8, x22
     944:	mov	x1, #0x1                   	// #1
     948:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     94c:	add	x20, sp, #0xb0
     950:	mov	x0, x22
     954:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     958:	add	x1, x1, #0x0
     95c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     960:	add	x23, sp, #0xd0
     964:	mov	x1, x0
     968:	mov	x0, x20
     96c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
     970:	add	x24, sp, #0xf0
     974:	mov	x8, x23
     978:	mov	x0, x25
     97c:	mov	x1, #0x2                   	// #2
     980:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     984:	mov	x8, x24
     988:	mov	x1, x23
     98c:	mov	x0, x20
     990:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     994:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     998:	add	x1, x1, #0x0
     99c:	mov	x0, x24
     9a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     9a4:	mov	x1, x0
     9a8:	mov	x0, x19
     9ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
     9b0:	mov	x0, x24
     9b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     9b8:	mov	x0, x23
     9bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     9c0:	mov	x0, x20
     9c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     9c8:	mov	x0, x22
     9cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     9d0:	b	924 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x264>

00000000000009d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
     9d4:	stp	x29, x30, [sp, #-272]!
     9d8:	mov	x29, sp
     9dc:	stp	x19, x20, [sp, #16]
     9e0:	mov	x19, x0
     9e4:	ldrb	w0, [x0, #51]
     9e8:	stp	x21, x22, [sp, #32]
     9ec:	adrp	x20, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     9f0:	mov	x22, x1
     9f4:	stp	x23, x24, [sp, #48]
     9f8:	add	x21, sp, #0xd0
     9fc:	str	x25, [sp, #64]
     a00:	cbz	w0, b9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1c8>
     a04:	add	x23, x20, #0x0
     a08:	add	x24, x23, #0x160
     a0c:	ldarb	w0, [x24]
     a10:	tbnz	w0, #0, a58 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x84>
     a14:	mov	x0, x24
     a18:	bl	0 <__cxa_guard_acquire>
     a1c:	cbz	w0, a58 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x84>
     a20:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     a24:	add	x1, x1, #0x0
     a28:	mov	w2, #0x10                  	// #16
     a2c:	add	x23, x23, #0x168
     a30:	mov	x0, x23
     a34:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     a38:	mov	x0, x24
     a3c:	bl	0 <__cxa_guard_release>
     a40:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     a44:	adrp	x2, 0 <__dso_handle>
     a48:	mov	x1, x23
     a4c:	add	x2, x2, #0x0
     a50:	ldr	x0, [x0]
     a54:	bl	0 <__cxa_atexit>
     a58:	add	x25, sp, #0x70
     a5c:	mov	x0, x22
     a60:	mov	x8, x25
     a64:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     a68:	ldp	x0, x1, [sp, #112]
     a6c:	add	x3, x20, #0x0
     a70:	add	x23, sp, #0x90
     a74:	add	x3, x3, #0x168
     a78:	mov	x2, x23
     a7c:	mov	w4, #0x0                   	// #0
     a80:	stp	xzr, xzr, [sp, #144]
     a84:	add	x1, x0, x1
     a88:	stp	xzr, xzr, [sp, #160]
     a8c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     a90:	tst	w0, #0xff
     a94:	b.eq	b8c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1b8>  // b.none
     a98:	add	x20, sp, #0xb0
     a9c:	mov	x0, x23
     aa0:	mov	x8, x20
     aa4:	mov	x1, #0x1                   	// #1
     aa8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     aac:	add	x22, sp, #0xf0
     ab0:	mov	x8, x21
     ab4:	mov	x0, x23
     ab8:	mov	x1, #0x2                   	// #2
     abc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ac0:	mov	x8, x22
     ac4:	add	x24, sp, #0x58
     ac8:	mov	x1, x21
     acc:	mov	x0, x20
     ad0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ad4:	mov	x1, x22
     ad8:	mov	x0, x24
     adc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ae0:	mov	x1, x24
     ae4:	mov	x0, x19
     ae8:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     aec:	mov	x0, x22
     af0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     af4:	mov	x0, x21
     af8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     afc:	mov	x0, x20
     b00:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b04:	mov	x8, x20
     b08:	mov	x0, x23
     b0c:	mov	x1, #0x1                   	// #1
     b10:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b14:	mov	x8, x21
     b18:	mov	x0, x23
     b1c:	mov	x1, #0x3                   	// #3
     b20:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b24:	mov	x8, x22
     b28:	mov	x1, x21
     b2c:	mov	x0, x20
     b30:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b34:	mov	x1, x22
     b38:	mov	x0, x24
     b3c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b40:	mov	x1, x24
     b44:	mov	x0, x19
     b48:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     b4c:	mov	x0, x22
     b50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b54:	mov	x0, x21
     b58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b5c:	mov	x0, x20
     b60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b64:	mov	x0, x23
     b68:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b6c:	mov	x0, x25
     b70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b74:	ldp	x19, x20, [sp, #16]
     b78:	ldp	x21, x22, [sp, #32]
     b7c:	ldp	x23, x24, [sp, #48]
     b80:	ldr	x25, [sp, #64]
     b84:	ldp	x29, x30, [sp], #272
     b88:	ret
     b8c:	mov	x0, x23
     b90:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     b94:	mov	x0, x25
     b98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     b9c:	add	x23, x20, #0x0
     ba0:	add	x0, x23, #0x128
     ba4:	str	x0, [sp, #208]
     ba8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     bac:	ldr	x0, [x19, #8]
     bb0:	cbz	x0, bc0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1ec>
     bb4:	ldr	x1, [x19]
     bb8:	cmp	x0, x1
     bbc:	b.ls	c74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2a0>  // b.plast
     bc0:	bl	27c <_ZN3lld4errsEv>
     bc4:	add	x24, sp, #0xf0
     bc8:	add	x1, x20, #0x0
     bcc:	add	x1, x1, #0x200
     bd0:	ldp	x1, x2, [x1, #-120]
     bd4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     bd8:	mov	x23, x0
     bdc:	mov	x8, x24
     be0:	mov	x1, x22
     be4:	mov	x0, x19
     be8:	bl	6c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     bec:	ldp	x1, x2, [sp, #240]
     bf0:	mov	x0, x23
     bf4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     bf8:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     bfc:	add	x1, x1, #0x0
     c00:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c04:	mov	w1, #0x1                   	// #1
     c08:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     c0c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c10:	add	x1, x1, #0x0
     c14:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c18:	mov	w1, #0x9                   	// #9
     c1c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     c20:	mov	x1, x0
     c24:	mov	x23, x0
     c28:	mov	x0, x22
     c2c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     c30:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c34:	add	x1, x1, #0x0
     c38:	mov	x0, x23
     c3c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c40:	mov	x0, x24
     c44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     c48:	add	x20, x20, #0x0
     c4c:	mov	x0, x22
     c50:	add	x20, x20, #0x200
     c54:	bl	74 <_ZL12getSeparatorRKN4llvm5TwineE>
     c58:	stp	x0, x1, [x20, #-120]
     c5c:	ldr	x0, [x19]
     c60:	add	x0, x0, #0x1
     c64:	str	x0, [x19]
     c68:	mov	x0, x21
     c6c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c70:	b	b74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1a0>
     c74:	b.ne	c48 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x274>  // b.any
     c78:	add	x23, x23, #0x200
     c7c:	bl	27c <_ZN3lld4errsEv>
     c80:	add	x24, sp, #0xf0
     c84:	ldp	x1, x2, [x23, #-120]
     c88:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     c8c:	mov	x23, x0
     c90:	mov	x8, x24
     c94:	mov	x1, x22
     c98:	mov	x0, x19
     c9c:	bl	6c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     ca0:	ldp	x1, x2, [sp, #240]
     ca4:	mov	x0, x23
     ca8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     cac:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     cb0:	add	x1, x1, #0x0
     cb4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     cb8:	mov	w1, #0x1                   	// #1
     cbc:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     cc0:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     cc4:	add	x1, x1, #0x0
     cc8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ccc:	mov	w1, #0x9                   	// #9
     cd0:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     cd4:	ldp	x1, x2, [x19, #16]
     cd8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     cdc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ce0:	add	x1, x1, #0x0
     ce4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ce8:	mov	x0, x24
     cec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     cf0:	ldrb	w0, [x19, #48]
     cf4:	cbz	w0, c48 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x274>
     cf8:	mov	w0, #0x1                   	// #1
     cfc:	bl	2f0 <_ZN3lld7exitLldEi>

0000000000000d00 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
     d00:	stp	x29, x30, [sp, #-112]!
     d04:	mov	x29, sp
     d08:	ldrb	w2, [x0, #49]
     d0c:	stp	x19, x20, [sp, #16]
     d10:	stp	x21, x22, [sp, #32]
     d14:	str	x23, [sp, #48]
     d18:	cbz	w2, d34 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x34>
     d1c:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     d20:	ldp	x19, x20, [sp, #16]
     d24:	ldp	x21, x22, [sp, #32]
     d28:	ldr	x23, [sp, #48]
     d2c:	ldp	x29, x30, [sp], #112
     d30:	ret
     d34:	adrp	x19, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d38:	add	x19, x19, #0x0
     d3c:	mov	x21, x0
     d40:	add	x0, x19, #0x128
     d44:	add	x19, x19, #0x200
     d48:	mov	x20, x1
     d4c:	str	x0, [sp, #72]
     d50:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d54:	bl	27c <_ZN3lld4errsEv>
     d58:	add	x23, sp, #0x50
     d5c:	ldp	x1, x2, [x19, #-120]
     d60:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d64:	mov	x22, x0
     d68:	mov	x8, x23
     d6c:	mov	x1, x20
     d70:	mov	x0, x21
     d74:	bl	6c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     d78:	ldp	x1, x2, [sp, #80]
     d7c:	mov	x0, x22
     d80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d84:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d88:	add	x1, x1, #0x0
     d8c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d90:	mov	w1, #0x5                   	// #5
     d94:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     d98:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     d9c:	add	x1, x1, #0x0
     da0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     da4:	mov	w1, #0x9                   	// #9
     da8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     dac:	mov	x21, x0
     db0:	mov	x1, x0
     db4:	mov	x0, x20
     db8:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     dbc:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     dc0:	add	x1, x1, #0x0
     dc4:	mov	x0, x21
     dc8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     dcc:	mov	x0, x23
     dd0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     dd4:	mov	x0, x20
     dd8:	bl	74 <_ZL12getSeparatorRKN4llvm5TwineE>
     ddc:	stp	x0, x1, [x19, #-120]
     de0:	add	x0, sp, #0x48
     de4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     de8:	b	d20 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x20>

0000000000000dec <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
     dec:	stp	x29, x30, [sp, #-288]!
     df0:	mov	x29, sp
     df4:	stp	x19, x20, [sp, #16]
     df8:	add	x19, sp, #0x90
     dfc:	mov	x20, x0
     e00:	add	x0, x19, #0x10
     e04:	stp	x19, x0, [sp, #136]
     e08:	mov	x0, #0x8000000000          	// #549755813888
     e0c:	str	x0, [sp, #152]
     e10:	mov	w0, #0x1                   	// #1
     e14:	str	w0, [sp, #128]
     e18:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
     e1c:	str	x21, [sp, #32]
     e20:	add	x21, sp, #0x60
     e24:	ldr	x0, [x0]
     e28:	stp	xzr, xzr, [sp, #104]
     e2c:	add	x0, x0, #0x10
     e30:	str	x0, [sp, #96]
     e34:	mov	x0, x21
     e38:	str	xzr, [sp, #120]
     e3c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     e40:	mov	x0, x21
     e44:	mov	w3, #0x0                   	// #0
     e48:	mov	x2, #0x0                   	// #0
     e4c:	mov	x1, #0x0                   	// #0
     e50:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
     e54:	adrp	x0, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
     e58:	add	x1, sp, #0x38
     e5c:	ldr	x0, [x0]
     e60:	add	x0, x0, #0x10
     e64:	stp	x0, x21, [sp, #56]
     e68:	ldr	x0, [x20]
     e6c:	ldr	x2, [x0, #24]
     e70:	mov	x0, x20
     e74:	blr	x2
     e78:	ldrb	w0, [x20, #12]
     e7c:	cmp	w0, #0x1
     e80:	b.eq	ef4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x108>  // b.none
     e84:	b.ls	ed4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xe8>  // b.plast
     e88:	sub	w0, w0, #0x2
     e8c:	and	w0, w0, #0xff
     e90:	cmp	w0, #0x1
     e94:	b.ls	f14 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x128>  // b.plast
     e98:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
     e9c:	add	x19, x19, #0x10
     ea0:	ldr	x0, [x0]
     ea4:	add	x0, x0, #0x10
     ea8:	str	x0, [sp, #96]
     eac:	mov	x0, x21
     eb0:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
     eb4:	ldr	x0, [sp, #144]
     eb8:	cmp	x0, x19
     ebc:	b.eq	ec4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xd8>  // b.none
     ec0:	bl	0 <free>
     ec4:	ldp	x19, x20, [sp, #16]
     ec8:	ldr	x21, [sp, #32]
     ecc:	ldp	x29, x30, [sp], #288
     ed0:	ret
     ed4:	add	x20, sp, #0x48
     ed8:	mov	x1, x19
     edc:	mov	x0, x20
     ee0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ee4:	bl	294 <_ZN3lld12errorHandlerEv>
     ee8:	mov	x1, x20
     eec:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     ef0:	b	e98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xac>
     ef4:	add	x20, sp, #0x48
     ef8:	mov	x1, x19
     efc:	mov	x0, x20
     f00:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f04:	bl	294 <_ZN3lld12errorHandlerEv>
     f08:	mov	x1, x20
     f0c:	bl	d00 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     f10:	b	e98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xac>
     f14:	add	x20, sp, #0x48
     f18:	mov	x1, x19
     f1c:	mov	x0, x20
     f20:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f24:	bl	294 <_ZN3lld12errorHandlerEv>
     f28:	mov	x1, x20
     f2c:	bl	3f4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
     f30:	b	e98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xac>

0000000000000f34 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
     f34:	stp	x29, x30, [sp, #-16]!
     f38:	mov	x29, sp
     f3c:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     f40:	mov	w0, #0x1                   	// #1
     f44:	bl	2f0 <_ZN3lld7exitLldEi>

0000000000000f48 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>:
     f48:	stp	x29, x30, [sp, #-112]!
     f4c:	mov	x29, sp
     f50:	stp	x19, x20, [sp, #16]
     f54:	mov	x19, x0
     f58:	add	x20, sp, #0x50
     f5c:	ldr	x0, [x0]
     f60:	stp	x21, x22, [sp, #32]
     f64:	mov	x21, x8
     f68:	add	x22, sp, #0x38
     f6c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f70:	tst	w0, #0xff
     f74:	ldr	x0, [x19]
     f78:	str	xzr, [x19]
     f7c:	b.eq	101c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0xd4>  // b.none
     f80:	str	x0, [sp, #48]
     f84:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f88:	tst	w0, #0xff
     f8c:	b.ne	fb0 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x68>  // b.any
     f90:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f94:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f98:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     f9c:	add	x3, x3, #0x0
     fa0:	add	x1, x1, #0x0
     fa4:	add	x0, x0, #0x0
     fa8:	mov	w2, #0x329                 	// #809
     fac:	bl	0 <__assert_fail>
     fb0:	ldr	x0, [sp, #48]
     fb4:	mov	x8, x20
     fb8:	ldr	x1, [x0]
     fbc:	ldr	x1, [x1, #24]
     fc0:	blr	x1
     fc4:	mov	x1, x20
     fc8:	mov	x0, x22
     fcc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     fd0:	bl	294 <_ZN3lld12errorHandlerEv>
     fd4:	mov	x1, x22
     fd8:	bl	9d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     fdc:	mov	x0, x20
     fe0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     fe4:	mov	x1, x20
     fe8:	mov	x0, #0x1                   	// #1
     fec:	str	x0, [sp, #80]
     ff0:	mov	x0, x21
     ff4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
     ff8:	mov	x0, x20
     ffc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1000:	add	x0, sp, #0x30
    1004:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1008:	mov	x0, x21
    100c:	ldp	x19, x20, [sp, #16]
    1010:	ldp	x21, x22, [sp, #32]
    1014:	ldp	x29, x30, [sp], #112
    1018:	ret
    101c:	orr	x0, x0, #0x1
    1020:	str	x0, [x21]
    1024:	mov	x0, x20
    1028:	str	xzr, [sp, #56]
    102c:	str	xzr, [sp, #80]
    1030:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1034:	mov	x0, x22
    1038:	b	1004 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0xbc>

000000000000103c <_ZN3lld10checkErrorEN4llvm5ErrorE>:
    103c:	stp	x29, x30, [sp, #-224]!
    1040:	mov	x1, x0
    1044:	mov	x29, sp
    1048:	stp	x21, x22, [sp, #32]
    104c:	add	x22, sp, #0x60
    1050:	mov	x0, x22
    1054:	stp	x19, x20, [sp, #16]
    1058:	add	x19, sp, #0x88
    105c:	stp	x23, x24, [sp, #48]
    1060:	add	x23, sp, #0x68
    1064:	stp	x25, x26, [sp, #64]
    1068:	str	x27, [sp, #80]
    106c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1070:	mov	x1, x22
    1074:	mov	x0, x23
    1078:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    107c:	mov	x0, x23
    1080:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1084:	tst	w0, #0xff
    1088:	b.ne	1150 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x114>  // b.any
    108c:	add	x20, sp, #0xb0
    1090:	mov	x0, #0x1                   	// #1
    1094:	mov	x1, x20
    1098:	str	x0, [sp, #176]
    109c:	mov	x0, x19
    10a0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    10a4:	mov	x0, x20
    10a8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    10ac:	mov	x0, x19
    10b0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    10b4:	tst	w0, #0xff
    10b8:	b.eq	1240 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x204>  // b.none
    10bc:	add	x0, sp, #0xa0
    10c0:	stp	x0, xzr, [sp, #144]
    10c4:	mov	w0, #0x1                   	// #1
    10c8:	str	w0, [sp, #208]
    10cc:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    10d0:	add	x1, sp, #0x90
    10d4:	add	x19, sp, #0xb0
    10d8:	ldr	x0, [x0]
    10dc:	strb	wzr, [sp, #160]
    10e0:	stp	xzr, xzr, [sp, #184]
    10e4:	add	x0, x0, #0x10
    10e8:	str	x0, [sp, #176]
    10ec:	mov	x0, x19
    10f0:	str	xzr, [sp, #200]
    10f4:	str	x1, [sp, #216]
    10f8:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    10fc:	add	x1, x1, #0x0
    1100:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1104:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1108:	add	x1, x1, #0x0
    110c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1110:	mov	x1, x0
    1114:	ldr	x2, [sp, #136]
    1118:	ands	x2, x2, #0xfffffffffffffffe
    111c:	b.eq	1230 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1f4>  // b.none
    1120:	ldr	x0, [x2]
    1124:	ldr	x3, [x0, #16]
    1128:	mov	x0, x2
    112c:	blr	x3
    1130:	mov	x0, x19
    1134:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1138:	ldr	x0, [sp, #216]
    113c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1140:	mov	w2, #0x2c9                 	// #713
    1144:	add	x1, x1, #0x0
    1148:	ldr	x0, [x0]
    114c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1150:	ldr	x0, [sp, #104]
    1154:	and	x0, x0, #0xfffffffffffffffe
    1158:	stp	xzr, x0, [sp, #104]
    115c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1160:	tst	w0, #0xff
    1164:	ldr	x0, [sp, #112]
    1168:	b.eq	120c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1d0>  // b.none
    116c:	ldp	x21, x27, [x0, #8]
    1170:	add	x20, sp, #0x78
    1174:	add	x26, sp, #0xb0
    1178:	add	x24, sp, #0x90
    117c:	add	x25, sp, #0x80
    1180:	mov	x1, #0x1                   	// #1
    1184:	str	x1, [sp, #120]
    1188:	mov	x1, x20
    118c:	mov	x0, x19
    1190:	cmp	x27, x21
    1194:	b.eq	11f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1b8>  // b.none
    1198:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    119c:	ldr	x0, [x21]
    11a0:	str	xzr, [x21], #8
    11a4:	mov	x8, x24
    11a8:	str	x0, [sp, #176]
    11ac:	mov	x0, x26
    11b0:	bl	f48 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    11b4:	mov	x8, x25
    11b8:	mov	x1, x24
    11bc:	mov	x0, x19
    11c0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11c4:	mov	x1, x25
    11c8:	mov	x0, x20
    11cc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11d0:	mov	x0, x25
    11d4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11d8:	mov	x0, x24
    11dc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11e0:	mov	x0, x26
    11e4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11e8:	mov	x0, x19
    11ec:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11f0:	b	1188 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x14c>
    11f4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    11f8:	mov	x0, x20
    11fc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1200:	add	x0, sp, #0x70
    1204:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1208:	b	10ac <_ZN3lld10checkErrorEN4llvm5ErrorE+0x70>
    120c:	mov	x8, x19
    1210:	add	x20, sp, #0xb0
    1214:	str	xzr, [sp, #112]
    1218:	str	x0, [sp, #176]
    121c:	mov	x0, x20
    1220:	bl	f48 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    1224:	mov	x0, x20
    1228:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    122c:	b	1200 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1c4>
    1230:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1234:	add	x1, x1, #0x0
    1238:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    123c:	b	1130 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xf4>
    1240:	mov	x0, x19
    1244:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1248:	mov	x0, x23
    124c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1250:	mov	x0, x22
    1254:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
    1258:	ldp	x19, x20, [sp, #16]
    125c:	ldp	x21, x22, [sp, #32]
    1260:	ldp	x23, x24, [sp, #48]
    1264:	ldp	x25, x26, [sp, #64]
    1268:	ldr	x27, [sp, #80]
    126c:	ldp	x29, x30, [sp], #224
    1270:	ret

Disassembly of section .text._ZSt3hexRSt8ios_base:

0000000000000000 <_ZSt3hexRSt8ios_base>:
   0:	ldr	w1, [x0, #24]
   4:	mov	w3, #0xffffffb5            	// #-75
   8:	and	w1, w1, w3
   c:	orr	w1, w1, #0x8
  10:	str	w1, [x0, #24]
  14:	ret

Disassembly of section .text._ZSt3octRSt8ios_base:

0000000000000000 <_ZSt3octRSt8ios_base>:
   0:	ldr	w1, [x0, #24]
   4:	mov	w3, #0xffffffb5            	// #-75
   8:	and	w1, w1, w3
   c:	orr	w1, w1, #0x40
  10:	str	w1, [x0, #24]
  14:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldr	x1, [x1]
  28:	b	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #1]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldrh	w1, [x1]
  28:	strh	w1, [x0]
  2c:	b	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #8]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldp	x2, x3, [x1]
  28:	stp	x2, x3, [x0]
  2c:	b	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldp	x2, x3, [x1]
  28:	stp	x2, x3, [x0]
  2c:	b	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
  10:	cmp	w2, #0x1
  14:	b.ne	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.any
  18:	str	x1, [x0]
  1c:	mov	w0, #0x0                   	// #0
  20:	ret
  24:	ldp	x2, x3, [x1]
  28:	stp	x2, x3, [x0]
  2c:	b	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	mov	x1, #0x68                  	// #104
   4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x0, x1
  14:	adrp	x1, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  18:	add	x19, x19, #0x10
  1c:	ldr	x1, [x1]
  20:	cmp	x0, x1
  24:	b.eq	34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x34>  // b.none
  28:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  2c:	tst	w0, #0xff
  30:	csel	x19, x19, xzr, ne  // ne = any
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD1Ev>:
   0:	ldr	x0, [x0, #56]
   4:	cbz	x0, 18 <_ZN3lld12ErrorHandlerD1Ev+0x18>
   8:	ldr	x1, [x0]
   c:	ldr	x1, [x1, #40]
  10:	mov	x16, x1
  14:	br	x16
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldr	x19, [x19]
  14:	str	x21, [sp, #32]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbnz	w0, #0, 44 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x44>
  28:	mov	x0, x19
  2c:	bl	0 <__cxa_guard_acquire>
  30:	cbz	w0, 44 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x44>
  34:	ldr	x0, [x20]
  38:	strb	wzr, [x0]
  3c:	mov	x0, x19
  40:	bl	0 <__cxa_guard_release>
  44:	ldr	x20, [x20]
  48:	ldrb	w0, [x20]
  4c:	ldp	x19, x20, [sp, #16]
  50:	cmp	w0, w21
  54:	cset	w0, ne  // ne = any
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldr	x19, [x19]
  14:	str	x21, [sp, #32]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbnz	w0, #0, 44 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x44>
  28:	mov	x0, x19
  2c:	bl	0 <__cxa_guard_acquire>
  30:	cbz	w0, 44 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x44>
  34:	ldr	x0, [x20]
  38:	strb	wzr, [x0]
  3c:	mov	x0, x19
  40:	bl	0 <__cxa_guard_release>
  44:	ldr	x20, [x20]
  48:	ldrb	w0, [x20]
  4c:	ldp	x19, x20, [sp, #16]
  50:	cmp	w0, w21
  54:	cset	w0, ne  // ne = any
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZNKSt5ctypeIcE7tolowerEc:

0000000000000000 <_ZNKSt5ctypeIcE7tolowerEc>:
   0:	ldr	x2, [x0]
   4:	ldr	x2, [x2, #32]
   8:	mov	x16, x2
   c:	br	x16

Disassembly of section .text._ZNKSt5ctypeIcE6narrowEcc:

0000000000000000 <_ZNKSt5ctypeIcE6narrowEcc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	and	w4, w1, #0xff
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	add	x19, x0, w1, uxtb
  14:	ldrb	w1, [x19, #313]
  18:	cbnz	w1, 44 <_ZNKSt5ctypeIcE6narrowEcc+0x44>
  1c:	ldr	x1, [x0]
  20:	and	w20, w2, #0xff
  24:	mov	w2, w20
  28:	ldr	x3, [x1, #64]
  2c:	mov	w1, w4
  30:	blr	x3
  34:	and	w1, w0, #0xff
  38:	cmp	w20, w0, uxtb
  3c:	b.eq	44 <_ZNKSt5ctypeIcE6narrowEcc+0x44>  // b.none
  40:	strb	w0, [x19, #313]
  44:	mov	w0, w1
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #184]
  1c:	cmp	x0, x1
  20:	b.ne	28 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x28>  // b.any
  24:	bl	0 <abort>
  28:	add	x1, x0, #0x1
  2c:	str	x1, [x19, #176]
  30:	mov	w2, #0x0                   	// #0
  34:	ldrb	w20, [x0]
  38:	ldr	x0, [x19, #192]
  3c:	mov	w1, w20
  40:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  44:	and	w0, w0, #0xff
  48:	ldr	x1, [x19, #152]
  4c:	ldrb	w2, [x1]
  50:	cbz	w2, 208 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x208>
  54:	cmp	w0, w2
  58:	b.ne	88 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x88>  // b.any
  5c:	cmp	w20, #0x62
  60:	b.eq	90 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x90>  // b.none
  64:	mov	w0, #0x1                   	// #1
  68:	str	w0, [x19, #144]
  6c:	ldrb	w2, [x1, #1]
  70:	add	x0, x19, #0xc8
  74:	mov	x1, #0x1                   	// #1
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  88:	add	x1, x1, #0x2
  8c:	b	4c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x4c>
  90:	ldr	w0, [x19, #136]
  94:	cmp	w0, #0x2
  98:	b.eq	64 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x64>  // b.none
  9c:	mov	w0, #0x18                  	// #24
  a0:	mov	w2, #0x70                  	// #112
  a4:	str	w0, [x19, #144]
  a8:	b	70 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x70>
  ac:	sub	w0, w20, #0x44
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x33
  b8:	b.hi	dc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xdc>  // b.pmore
  bc:	mov	x1, #0x8001                	// #32769
  c0:	movk	x1, #0x8, lsl #16
  c4:	movk	x1, #0x8001, lsl #32
  c8:	movk	x1, #0x8, lsl #48
  cc:	lsr	x0, x1, x0
  d0:	tbnz	w0, #0, 168 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x168>
  d4:	cmp	w20, #0x63
  d8:	b.eq	178 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x178>  // b.none
  dc:	cmp	w20, #0x78
  e0:	mov	w0, #0x75                  	// #117
  e4:	ccmp	w20, w0, #0x4, ne  // ne = any
  e8:	b.ne	19c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x19c>  // b.any
  ec:	mov	x0, x21
  f0:	mov	x2, #0xffffffffffffffff    	// #-1
  f4:	mov	x1, #0x0                   	// #0
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEmm>
  fc:	cmp	w20, #0x78
 100:	mov	w22, #0x2                   	// #2
 104:	mov	w0, #0x4                   	// #4
 108:	csel	w22, w22, w0, eq  // eq = none
 10c:	mov	w20, #0x0                   	// #0
 110:	ldp	x0, x1, [x19, #176]
 114:	cmp	x0, x1
 118:	b.eq	24 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x24>  // b.none
 11c:	ldr	x1, [x19, #192]
 120:	ldrb	w2, [x0]
 124:	ldr	x1, [x1, #48]
 128:	ldrh	w1, [x1, x2, lsl #1]
 12c:	tbz	w1, #12, 24 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x24>
 130:	add	x1, x0, #0x1
 134:	str	x1, [x19, #176]
 138:	add	w20, w20, #0x1
 13c:	ldrb	w1, [x0]
 140:	mov	x0, x21
 144:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 148:	cmp	w22, w20
 14c:	b.ne	110 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x110>  // b.any
 150:	mov	w0, #0x3                   	// #3
 154:	str	w0, [x19, #144]
 158:	ldp	x19, x20, [sp, #16]
 15c:	ldp	x21, x22, [sp, #32]
 160:	ldp	x29, x30, [sp], #48
 164:	ret
 168:	mov	w0, #0xe                   	// #14
 16c:	mov	w2, w20
 170:	str	w0, [x19, #144]
 174:	b	228 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x228>
 178:	ldp	x0, x1, [x19, #176]
 17c:	cmp	x0, x1
 180:	b.eq	24 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x24>  // b.none
 184:	mov	w1, #0x1                   	// #1
 188:	str	w1, [x19, #144]
 18c:	add	x1, x0, #0x1
 190:	str	x1, [x19, #176]
 194:	ldrb	w2, [x0]
 198:	b	228 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x228>
 19c:	ldr	x1, [x19, #192]
 1a0:	ubfiz	x0, x20, #1, #8
 1a4:	ldr	x1, [x1, #48]
 1a8:	ldrh	w0, [x1, x0]
 1ac:	tbz	w0, #11, 200 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x200>
 1b0:	mov	w2, w20
 1b4:	mov	x0, x21
 1b8:	mov	x1, #0x1                   	// #1
 1bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
 1c0:	ldp	x0, x1, [x19, #176]
 1c4:	cmp	x0, x1
 1c8:	b.eq	1e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1e0>  // b.none
 1cc:	ldr	x1, [x19, #192]
 1d0:	ldrb	w2, [x0]
 1d4:	ldr	x1, [x1, #48]
 1d8:	ldrh	w1, [x1, x2, lsl #1]
 1dc:	tbnz	w1, #11, 1e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1e8>
 1e0:	mov	w0, #0x4                   	// #4
 1e4:	b	154 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x154>
 1e8:	add	x1, x0, #0x1
 1ec:	str	x1, [x19, #176]
 1f0:	ldrb	w1, [x0]
 1f4:	mov	x0, x21
 1f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 1fc:	b	1c0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1c0>
 200:	mov	w0, #0x1                   	// #1
 204:	b	16c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x16c>
 208:	cmp	w20, #0x62
 20c:	b.eq	9c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x9c>  // b.none
 210:	cmp	w20, #0x42
 214:	add	x21, x19, #0xc8
 218:	b.ne	ac <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xac>  // b.any
 21c:	mov	w0, #0x18                  	// #24
 220:	mov	w2, #0x6e                  	// #110
 224:	str	w0, [x19, #144]
 228:	mov	x0, x21
 22c:	mov	x1, #0x1                   	// #1
 230:	b	78 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x78>

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD1Ev>:
   0:	ldr	x3, [x0, #16]
   4:	mov	x1, x0
   8:	cbz	x3, 18 <_ZNSt14_Function_baseD1Ev+0x18>
   c:	mov	x16, x3
  10:	mov	w2, #0x3                   	// #3
  14:	br	x16
  18:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, #0x104                 	// #260
   8:	mov	x29, sp
   c:	stp	x1, xzr, [x0]
  10:	strh	w3, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x11b                 	// #283
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, #0x106                 	// #262
   8:	mov	x29, sp
   c:	stp	x1, xzr, [x0]
  10:	strh	w3, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x128                 	// #296
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	ldr	x1, [x0, #8]
   4:	ldr	x2, [x0, #24]
   8:	cmp	x2, x1
   c:	b.eq	14 <_ZN4llvm11raw_ostream5flushEv+0x14>  // b.none
  10:	b	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  14:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cs	14 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x14>  // b.hs, b.nlast
  10:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	mov	x20, x2
  28:	cbz	x2, 40 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x40>
  2c:	mov	x0, x4
  30:	bl	0 <memcpy>
  34:	ldr	x2, [x19, #24]
  38:	add	x20, x2, x20
  3c:	str	x20, [x19, #24]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	cbz	x1, 38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	mov	x1, x19
  28:	mov	x0, x20
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>
  38:	mov	x2, #0x0                   	// #0
  3c:	b	24 <_ZN4llvm11raw_ostreamlsEPKc+0x24>

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	ldr	x1, [x0]
   4:	ands	x2, x1, #0xfffffffffffffffe
   8:	cset	x1, ne  // ne = any
   c:	orr	x1, x1, x2
  10:	str	x1, [x0]
  14:	tst	x1, #0xfffffffffffffffe
  18:	cset	w0, ne  // ne = any
  1c:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	ldr	x1, [x0]
   4:	tbnz	w1, #0, 10 <_ZN4llvm5Error15assertIsCheckedEv+0x10>
   8:	tst	x1, #0xfffffffffffffffe
   c:	b.eq	1c <_ZN4llvm5Error15assertIsCheckedEv+0x1c>  // b.none
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  1c:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm5ErrorD1Ev>
  14:	ldr	x0, [x19]
  18:	ands	x0, x0, #0xfffffffffffffffe
  1c:	b.eq	38 <_ZN4llvm5ErrorD1Ev+0x38>  // b.none
  20:	ldr	x1, [x0]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ldr	x1, [x1, #8]
  30:	mov	x16, x1
  34:	br	x16
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  18:	ldr	x0, [x20]
  1c:	orr	x0, x0, #0x1
  20:	str	x0, [x19]
  24:	str	xzr, [x20]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC1EOS0_>:
   0:	str	xzr, [x0]
   4:	b	0 <_ZN4llvm5ErrorC1EOS0_>

Disassembly of section .text._ZNSt5mutex4lockEv:

0000000000000000 <_ZNSt5mutex4lockEv>:
   0:	adrp	x1, 0 <__pthread_key_create>
   4:	ldr	x1, [x1]
   8:	cbz	x1, 28 <_ZNSt5mutex4lockEv+0x28>
   c:	stp	x29, x30, [sp, #-16]!
  10:	mov	x29, sp
  14:	bl	0 <pthread_mutex_lock>
  18:	cbz	w0, 20 <_ZNSt5mutex4lockEv+0x20>
  1c:	bl	0 <_ZSt20__throw_system_errori>
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
   0:	mov	x2, x0
   4:	stp	x29, x30, [sp, #-32]!
   8:	mov	x0, x1
   c:	mov	x29, sp
  10:	ldr	x3, [x1, #8]
  14:	ldr	x1, [x2, #8]
  18:	add	x1, x1, x3
  1c:	mov	x3, x2
  20:	ldr	x4, [x3], #16
  24:	str	x19, [sp, #16]
  28:	mov	x19, x8
  2c:	cmp	x4, x3
  30:	b.eq	80 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x80>  // b.none
  34:	ldr	x3, [x2, #16]
  38:	cmp	x1, x3
  3c:	b.ls	90 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x90>  // b.plast
  40:	mov	x3, x0
  44:	ldr	x4, [x3], #16
  48:	cmp	x4, x3
  4c:	b.eq	88 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x88>  // b.none
  50:	ldr	x3, [x0, #16]
  54:	cmp	x1, x3
  58:	b.hi	90 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x90>  // b.pmore
  5c:	mov	x1, #0x0                   	// #0
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmRKS4_>
  64:	mov	x1, x0
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  70:	mov	x0, x19
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	ret
  80:	mov	x3, #0xf                   	// #15
  84:	b	38 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x38>
  88:	mov	x3, #0xf                   	// #15
  8c:	b	54 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x54>
  90:	mov	x1, x0
  94:	mov	x0, x2
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  9c:	b	64 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x64>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev+0xc>
   8:	b	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
   c:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZNK4llvm5Error3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>:
   0:	ldr	x0, [x0]
   4:	ands	x0, x0, #0xfffffffffffffffe
   8:	b.eq	24 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv+0x24>  // b.none
   c:	ldr	x1, [x0]
  10:	ldr	x2, [x1, #48]
  14:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  18:	ldr	x1, [x1]
  1c:	mov	x16, x2
  20:	br	x16
  24:	mov	w0, #0x0                   	// #0
  28:	ret

Disassembly of section .text._ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_:

0000000000000000 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_>:
   0:	ldr	x2, [x0, #8]
   4:	ldr	x3, [x1, #8]
   8:	cmp	x2, x3
   c:	b.ne	38 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_+0x38>  // b.any
  10:	cbz	x2, 40 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_+0x40>
  14:	stp	x29, x30, [sp, #-16]!
  18:	mov	x29, sp
  1c:	ldr	x0, [x0]
  20:	ldr	x1, [x1]
  24:	bl	0 <memcmp>
  28:	cmp	w0, #0x0
  2c:	cset	w0, eq  // eq = none
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	mov	w0, #0x0                   	// #0
  3c:	ret
  40:	mov	w0, #0x1                   	// #1
  44:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	x19, [x0]
  10:	cbz	x19, b0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0xb0>
  14:	adrp	x0, 0 <__pthread_key_create>
  18:	mov	x20, x0
  1c:	ldr	x1, [x0]
  20:	cbz	x1, 90 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x90>
  24:	add	x1, x19, #0x8
  28:	ldaxr	w0, [x1]
  2c:	sub	w2, w0, #0x1
  30:	stlxr	w3, w2, [x1]
  34:	cbnz	w3, 28 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x28>
  38:	cmp	w0, #0x1
  3c:	b.ne	b0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0xb0>  // b.any
  40:	ldr	x0, [x19]
  44:	ldr	x1, [x0, #16]
  48:	mov	x0, x19
  4c:	blr	x1
  50:	ldr	x0, [x20]
  54:	cbz	x0, a0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0xa0>
  58:	add	x1, x19, #0xc
  5c:	ldaxr	w0, [x1]
  60:	sub	w2, w0, #0x1
  64:	stlxr	w3, w2, [x1]
  68:	cbnz	w3, 5c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x5c>
  6c:	cmp	w0, #0x1
  70:	b.ne	b0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0xb0>  // b.any
  74:	ldr	x0, [x19]
  78:	ldr	x1, [x0, #24]
  7c:	mov	x0, x19
  80:	ldp	x19, x20, [sp, #16]
  84:	mov	x16, x1
  88:	ldp	x29, x30, [sp], #32
  8c:	br	x16
  90:	ldr	w0, [x19, #8]
  94:	sub	w1, w0, #0x1
  98:	str	w1, [x19, #8]
  9c:	b	38 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x38>
  a0:	ldr	w0, [x19, #12]
  a4:	sub	w1, w0, #0x1
  a8:	str	w1, [x19, #12]
  ac:	b	6c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x6c>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x29, x30, [sp], #32
  b8:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev>
  18:	add	x0, x19, #0x8
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZNSt6localeD1Ev>

Disassembly of section .text._ZNSt10lock_guardISt5mutexED2Ev:

0000000000000000 <_ZNSt10lock_guardISt5mutexED1Ev>:
   0:	adrp	x1, 0 <__pthread_key_create>
   4:	ldr	x1, [x1]
   8:	cbz	x1, 14 <_ZNSt10lock_guardISt5mutexED1Ev+0x14>
   c:	ldr	x0, [x0]
  10:	b	0 <pthread_mutex_unlock>
  14:	ret

Disassembly of section .text._ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm:

0000000000000000 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	ldp	x2, x0, [x0]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	str	x21, [sp, #32]
  18:	sub	x3, x0, x2
  1c:	cmp	x2, x0
  20:	b.eq	bc <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xbc>  // b.none
  24:	asr	x0, x3, #3
  28:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	movk	x4, #0xaaab
  30:	mul	x0, x0, x4
  34:	sub	x0, x0, #0x3
  38:	cmp	x1, x0
  3c:	b.cs	bc <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xbc>  // b.hs, b.nlast
  40:	mov	x0, #0x18                  	// #24
  44:	madd	x1, x1, x0, x2
  48:	ldrb	w2, [x1, #16]
  4c:	add	x0, x19, #0x10
  50:	cbz	w2, c8 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xc8>
  54:	ldp	x20, x21, [x1]
  58:	str	x0, [x19]
  5c:	sub	x0, x21, x20
  60:	str	x0, [sp, #56]
  64:	cmp	x0, #0xf
  68:	b.ls	88 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x88>  // b.plast
  6c:	add	x1, sp, #0x38
  70:	mov	x0, x19
  74:	mov	x2, #0x0                   	// #0
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  7c:	str	x0, [x19]
  80:	ldr	x0, [sp, #56]
  84:	str	x0, [x19, #16]
  88:	ldr	x0, [x19]
  8c:	mov	x1, x20
  90:	mov	x2, x21
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  98:	ldr	x1, [x19]
  9c:	ldr	x0, [sp, #56]
  a0:	str	x0, [x19, #8]
  a4:	strb	wzr, [x1, x0]
  a8:	mov	x0, x19
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldr	x21, [sp, #32]
  b4:	ldp	x29, x30, [sp], #64
  b8:	ret
  bc:	sub	x1, x3, #0x48
  c0:	add	x1, x2, x1
  c4:	b	48 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x48>
  c8:	stp	x0, xzr, [x19]
  cc:	strb	wzr, [x19, #16]
  d0:	b	a8 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xa8>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EED1Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x25, x26, [sp, #64]
   c:	ldp	x26, x25, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x0
  24:	sub	x2, x25, x26
  28:	str	x27, [sp, #80]
  2c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x0, x2, asr #3
  34:	b.ne	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	mov	x20, x1
  48:	asr	x1, x2, #3
  4c:	cmp	x1, #0x0
  50:	sub	x24, x20, x26
  54:	csinc	x19, x1, xzr, ne  // ne = any
  58:	adds	x19, x19, x1
  5c:	b.cs	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.hs, b.nlast
  60:	mov	x22, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #3
  74:	bl	0 <_Znwm>
  78:	mov	x22, x0
  7c:	ldr	x0, [x21]
  80:	str	x0, [x22, x24]
  84:	mov	x24, x22
  88:	str	xzr, [x21]
  8c:	mov	x21, x26
  90:	add	x24, x24, #0x8
  94:	cmp	x20, x21
  98:	b.ne	d4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
  9c:	sub	x24, x21, x26
  a0:	mov	x20, x21
  a4:	add	x24, x24, #0x8
  a8:	add	x24, x22, x24
  ac:	mov	x27, x24
  b0:	cmp	x20, x25
  b4:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  b8:	ldr	x0, [x20]
  bc:	str	xzr, [x20]
  c0:	str	x0, [x27], #8
  c4:	mov	x0, x20
  c8:	add	x20, x20, #0x8
  cc:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	b	b0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d4:	ldr	x0, [x21]
  d8:	str	xzr, [x21]
  dc:	stur	x0, [x24, #-8]
  e0:	mov	x0, x21
  e4:	add	x21, x21, #0x8
  e8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  ec:	b	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  f0:	sub	x20, x20, x21
  f4:	add	x20, x24, x20
  f8:	cbz	x26, 104 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>
  fc:	mov	x0, x26
 100:	bl	0 <_ZdlPv>
 104:	add	x19, x22, x19, lsl #3
 108:	ldp	x25, x26, [sp, #64]
 10c:	ldr	x27, [sp, #80]
 110:	stp	x22, x20, [x23]
 114:	str	x19, [x23, #16]
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x23, x24, [sp, #48]
 124:	ldp	x29, x30, [sp], #96
 128:	ret
 12c:	mov	x19, x0
 130:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	28 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x28>  // b.none
  14:	ldr	x0, [x2]
  18:	str	xzr, [x2]
  1c:	str	x0, [x1], #8
  20:	str	x1, [x3, #8]
  24:	ret
  28:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x8
  1c:	str	x23, [sp, #48]
  20:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  24:	tst	w0, #0xff
  28:	b.ne	34 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x34>  // b.any
  2c:	mov	x1, x19
  30:	b	48 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x48>
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  3c:	tst	w0, #0xff
  40:	b.ne	68 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x68>  // b.any
  44:	mov	x1, x20
  48:	mov	x0, x21
  4c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  50:	mov	x0, x21
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldr	x23, [sp, #48]
  60:	ldp	x29, x30, [sp], #96
  64:	ret
  68:	mov	x0, x20
  6c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  70:	tst	w0, #0xff
  74:	b.eq	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.none
  78:	mov	x0, x19
  7c:	ldr	x22, [x20]
  80:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  84:	ldr	x1, [x19]
  88:	and	x22, x22, #0xfffffffffffffffe
  8c:	tst	w0, #0xff
  90:	and	x1, x1, #0xfffffffffffffffe
  94:	str	x1, [sp, #88]
  98:	str	xzr, [x19]
  9c:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  a0:	ldp	x19, x23, [x1, #8]
  a4:	add	x22, x22, #0x8
  a8:	cmp	x23, x19
  ac:	b.eq	c4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc4>  // b.none
  b0:	mov	x1, x19
  b4:	mov	x0, x22
  b8:	add	x19, x19, #0x8
  bc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  c0:	b	a8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xa8>
  c4:	add	x0, sp, #0x58
  c8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  cc:	b	44 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x44>
  d0:	add	x19, sp, #0x58
  d4:	add	x0, x22, #0x8
  d8:	mov	x1, x19
  dc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  e0:	mov	x0, x19
  e4:	b	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  f0:	tst	w0, #0xff
  f4:	ldr	x2, [x19]
  f8:	ldr	x3, [x20]
  fc:	b.eq	1b0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1b0>  // b.none
 100:	and	x2, x2, #0xfffffffffffffffe
 104:	and	x3, x3, #0xfffffffffffffffe
 108:	mov	x0, x2
 10c:	ldr	x22, [x0, #8]!
 110:	ldp	x4, x1, [x0, #8]
 114:	str	xzr, [x20]
 118:	str	x3, [sp, #88]
 11c:	cmp	x4, x1
 120:	b.eq	1a0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1a0>  // b.none
 124:	add	x1, x4, #0x8
 128:	cmp	x22, x4
 12c:	b.ne	148 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x148>  // b.any
 130:	str	xzr, [sp, #88]
 134:	str	x3, [x22]
 138:	str	x1, [x0, #8]
 13c:	add	x0, sp, #0x58
 140:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 144:	b	2c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2c>
 148:	sub	x20, x4, #0x8
 14c:	sub	x23, x20, x22
 150:	ldur	x0, [x4, #-8]
 154:	asr	x23, x23, #3
 158:	stp	xzr, x0, [x4, #-8]
 15c:	str	x1, [x2, #16]
 160:	cmp	x23, #0x0
 164:	b.le	184 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x184>
 168:	ldr	x1, [x20, #-8]!
 16c:	ldr	x0, [x20, #8]
 170:	stp	xzr, x1, [x20]
 174:	cbz	x0, 17c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x17c>
 178:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 17c:	sub	x23, x23, #0x1
 180:	b	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 184:	ldr	x1, [sp, #88]
 188:	str	xzr, [sp, #88]
 18c:	ldr	x0, [x22]
 190:	str	x1, [x22]
 194:	cbz	x0, 13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 198:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 19c:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1a0:	add	x2, sp, #0x58
 1a4:	mov	x1, x22
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1b0:	and	x3, x3, #0xfffffffffffffffe
 1b4:	and	x2, x2, #0xfffffffffffffffe
 1b8:	str	xzr, [x19]
 1bc:	mov	x0, #0x20                  	// #32
 1c0:	str	xzr, [x20]
 1c4:	stp	x3, x2, [sp, #72]
 1c8:	bl	0 <_Znwm>
 1cc:	mov	x20, x0
 1d0:	mov	x19, x0
 1d4:	adrp	x0, 0 <_ZTVN4llvm9ErrorListE>
 1d8:	ldr	x0, [x0]
 1dc:	add	x0, x0, #0x10
 1e0:	str	x0, [x20], #8
 1e4:	ldr	x0, [sp, #72]
 1e8:	str	xzr, [x19, #8]
 1ec:	stp	xzr, xzr, [x20, #8]
 1f0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f4:	tst	w0, #0xff
 1f8:	b.eq	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>  // b.none
 1fc:	adrp	x3, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 200:	adrp	x1, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 204:	adrp	x0, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 208:	add	x3, x3, #0x0
 20c:	add	x1, x1, #0x0
 210:	add	x0, x0, #0x0
 214:	mov	w2, #0x181                 	// #385
 218:	bl	0 <__assert_fail>
 21c:	ldr	x0, [sp, #80]
 220:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 224:	tst	w0, #0xff
 228:	b.ne	1fc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1fc>  // b.any
 22c:	add	x22, sp, #0x48
 230:	mov	x0, x20
 234:	mov	x1, x22
 238:	add	x23, sp, #0x50
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	orr	x19, x19, #0x1
 244:	mov	x1, x23
 248:	mov	x0, x20
 24c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 250:	str	x19, [x21]
 254:	add	x0, sp, #0x58
 258:	str	xzr, [sp, #88]
 25c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 260:	mov	x0, x23
 264:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 268:	mov	x0, x22
 26c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 270:	b	50 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x50>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EED2Ev:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #72]
  14:	cbz	x0, 1c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EED1Ev+0x1c>
  18:	bl	0 <_ZdlPv>
  1c:	mov	x0, x19
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EED1Ev>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	str	x21, [sp, #32]
  18:	ldr	x21, [x0, #8]
  1c:	cmp	x21, x20
  20:	b.eq	34 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED1Ev+0x34>  // b.none
  24:	add	x0, x20, #0x8
  28:	add	x20, x20, #0x20
  2c:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED1Ev>
  30:	b	1c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED1Ev+0x1c>
  34:	ldr	x0, [x19]
  38:	cbz	x0, 4c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED1Ev+0x4c>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED2Ev:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, x0, #0x60
  14:	ldr	x0, [x0, #120]
  18:	cbz	x0, 20 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED1Ev+0x20>
  1c:	bl	0 <_ZdaPv>
  20:	mov	x0, x20
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED1Ev>
  28:	ldr	x0, [x19, #72]
  2c:	cbz	x0, 34 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED1Ev+0x34>
  30:	bl	0 <_ZdlPv>
  34:	mov	x0, x19
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EED1Ev>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAIS0_EEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAIS0_EEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_:

0000000000000000 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  14:	cmp	x1, x0
  18:	b.ls	28 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_+0x28>  // b.plast
  1c:	adrp	x0, 0 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_>
  20:	add	x0, x0, #0x0
  24:	bl	0 <_ZSt20__throw_length_errorPKc>
  28:	stp	xzr, xzr, [x19]
  2c:	lsl	x20, x1, #4
  30:	str	xzr, [x19, #16]
  34:	cbz	x1, 64 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_+0x64>
  38:	mov	x0, x20
  3c:	bl	0 <_Znwm>
  40:	add	x1, x0, x20
  44:	str	x0, [x19]
  48:	str	x1, [x19, #16]
  4c:	cmp	x1, x0
  50:	b.eq	6c <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_+0x6c>  // b.none
  54:	add	x0, x0, #0x10
  58:	stur	xzr, [x0, #-16]
  5c:	stur	wzr, [x0, #-8]
  60:	b	4c <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_+0x4c>
  64:	mov	x0, #0x0                   	// #0
  68:	b	40 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC1EmRKSD_+0x40>
  6c:	str	x1, [x19, #8]
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x4, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	stp	x1, x2, [x19, #32]
  20:	movk	x22, #0xaaab
  24:	mov	w21, w5
  28:	stp	x4, x0, [x19, #48]
  2c:	add	x2, sp, #0x48
  30:	ldr	x1, [x0, #64]
  34:	stp	xzr, xzr, [x19]
  38:	ldr	x0, [x0, #56]
  3c:	stp	xzr, xzr, [x19, #16]
  40:	sub	x1, x1, x0
  44:	str	x3, [x19, #64]
  48:	add	x0, x19, #0x48
  4c:	str	x23, [sp, #48]
  50:	asr	x1, x1, #4
  54:	mul	x1, x1, x22
  58:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>
  5c:	ldr	x0, [x19, #56]
  60:	ldr	x23, [x0, #32]
  64:	ldr	x20, [x0, #64]
  68:	ldr	x0, [x0, #56]
  6c:	str	xzr, [x19, #96]
  70:	sub	x20, x20, x0
  74:	asr	x20, x20, #4
  78:	mul	x20, x20, x22
  7c:	add	x22, x19, #0x60
  80:	mov	x0, x20
  84:	stp	xzr, xzr, [x22, #8]
  88:	bl	0 <_Znam>
  8c:	mov	x1, x0
  90:	add	x1, x1, #0x1
  94:	sub	x2, x20, x1
  98:	cmn	x0, x2
  9c:	b.mi	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE+0xa8>  // b.first
  a0:	sturb	wzr, [x1, #-1]
  a4:	b	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE+0x90>
  a8:	str	x0, [x19, #120]
  ac:	str	x23, [x22, #32]
  b0:	tbz	w21, #7, bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE+0xbc>
  b4:	mov	w0, #0xfffffffa            	// #-6
  b8:	and	w21, w21, w0
  bc:	ldr	x23, [sp, #48]
  c0:	str	w21, [x19, #136]
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldp	x29, x30, [sp], #80
  d0:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w20, w5
  14:	stp	x1, x2, [x0, #32]
  18:	add	x2, sp, #0x28
  1c:	ldr	x1, [x4, #16]
  20:	stp	xzr, xzr, [x0]
  24:	stp	xzr, xzr, [x0, #16]
  28:	str	x4, [x0, #48]
  2c:	str	x1, [x0, #56]
  30:	str	x3, [x0, #64]
  34:	ldr	x0, [x1, #64]
  38:	ldr	x1, [x1, #56]
  3c:	sub	x0, x0, x1
  40:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  44:	movk	x1, #0xaaab
  48:	asr	x0, x0, #4
  4c:	mul	x1, x0, x1
  50:	add	x0, x19, #0x48
  54:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>
  58:	ldr	x0, [x19, #56]
  5c:	ldr	x0, [x0, #32]
  60:	stp	x0, xzr, [x19, #96]
  64:	tbz	w20, #7, 70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC1ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE+0x70>
  68:	mov	w0, #0xfffffffa            	// #-6
  6c:	and	w20, w20, w0
  70:	str	w20, [x19, #112]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZSt11make_sharedINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEEJRKSt6localeRNSt15regex_constants18syntax_option_typeEEESt10shared_ptrIT_EDpOT0_:

0000000000000000 <_ZSt11make_sharedINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEEJRKSt6localeRNSt15regex_constants18syntax_option_typeEEESt10shared_ptrIT_EDpOT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x0
  18:	mov	x0, #0x68                  	// #104
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x8
  24:	add	x21, sp, #0x40
  28:	str	xzr, [x8]
  2c:	bl	0 <_Znwm>
  30:	mov	x19, x0
  34:	adrp	x2, 0 <_ZSt11make_sharedINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEEJRKSt6localeRNSt15regex_constants18syntax_option_typeEEESt10shared_ptrIT_EDpOT0_>
  38:	mov	x1, #0x100000001           	// #4294967297
  3c:	strb	wzr, [x0, #64]
  40:	add	x24, x0, #0x60
  44:	ldr	x2, [x2]
  48:	stp	xzr, xzr, [x19, #16]
  4c:	ldr	w0, [x20]
  50:	add	x2, x2, #0x10
  54:	stp	x2, x1, [x19]
  58:	add	x20, x19, #0x10
  5c:	str	xzr, [x19, #32]
  60:	str	w0, [x19, #40]
  64:	mov	x0, x24
  68:	stp	xzr, xzr, [x19, #48]
  6c:	stp	xzr, xzr, [x19, #72]
  70:	str	xzr, [x19, #88]
  74:	bl	0 <_ZNSt6localeC1Ev>
  78:	mov	x1, x22
  7c:	mov	x0, x21
  80:	add	x22, sp, #0x48
  84:	bl	0 <_ZNSt6localeC1ERKS_>
  88:	mov	x1, x24
  8c:	mov	x0, x22
  90:	bl	0 <_ZNSt6localeC1ERKS_>
  94:	mov	x1, x21
  98:	mov	x0, x24
  9c:	bl	0 <_ZNSt6localeaSERKS_>
  a0:	mov	x1, x22
  a4:	mov	x0, x21
  a8:	bl	0 <_ZNSt6localeaSERKS_>
  ac:	mov	x0, x22
  b0:	bl	0 <_ZNSt6localeD1Ev>
  b4:	mov	x1, x21
  b8:	mov	x0, x22
  bc:	bl	0 <_ZNSt6localeC1ERKS_>
  c0:	mov	x0, x22
  c4:	bl	0 <_ZNSt6localeD1Ev>
  c8:	mov	x0, x21
  cc:	bl	0 <_ZNSt6localeD1Ev>
  d0:	ldp	x21, x22, [sp, #32]
  d4:	stp	x20, x19, [x23]
  d8:	mov	x0, x23
  dc:	ldp	x19, x20, [sp, #16]
  e0:	ldp	x23, x24, [sp, #48]
  e4:	ldp	x29, x30, [sp], #80
  e8:	ret

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE9_M_appendEl:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE9_M_appendEl>:
   0:	ldr	x3, [x0]
   4:	mov	x4, #0x30                  	// #48
   8:	ldr	x2, [x0, #16]
   c:	ldr	x3, [x3, #56]
  10:	madd	x2, x2, x4, x3
  14:	str	x1, [x2, #8]
  18:	str	x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x1, x0, [x0, #352]
  14:	cmp	x0, x1
  18:	b.ne	58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x58>  // b.any
  1c:	ldr	x2, [x19, #376]
  20:	ldur	x2, [x2, #-8]
  24:	add	x2, x2, #0x1f8
  28:	ldp	x4, x5, [x2, #-24]
  2c:	stp	x4, x5, [x8]
  30:	cmp	x0, x1
  34:	ldur	x2, [x2, #-8]
  38:	str	x2, [x8, #16]
  3c:	add	x20, x19, #0x130
  40:	b.eq	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x60>  // b.none
  44:	sub	x1, x1, #0x18
  48:	str	x1, [x20, #48]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret
  58:	mov	x2, x1
  5c:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x28>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x20, #72]
  68:	sub	x1, x0, #0x8
  6c:	ldur	x0, [x0, #-8]
  70:	str	x0, [x19, #360]
  74:	str	x1, [x19, #376]
  78:	add	x1, x0, #0x1f8
  7c:	str	x1, [x19, #368]
  80:	add	x0, x0, #0x1e0
  84:	str	x0, [x20, #48]
  88:	b	4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x4c>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE9_M_appendERKS4_:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE9_M_appendERKS4_>:
   0:	ldr	x4, [x0]
   4:	mov	x5, #0x30                  	// #48
   8:	ldr	x2, [x0, #16]
   c:	ldr	x4, [x4, #56]
  10:	ldr	x3, [x1, #8]
  14:	madd	x2, x2, x5, x4
  18:	str	x3, [x2, #8]
  1c:	ldr	x1, [x1, #16]
  20:	str	x1, [x0, #16]
  24:	ret

Disassembly of section .text._ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	str	x21, [sp, #32]
  18:	cbz	x0, 50 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x50>
  1c:	ldr	x21, [x19, #72]
  20:	ldr	x20, [x19, #40]
  24:	add	x21, x21, #0x8
  28:	cmp	x21, x20
  2c:	b.ls	3c <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x3c>  // b.plast
  30:	ldr	x0, [x20], #8
  34:	bl	0 <_ZdlPv>
  38:	b	28 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED1Ev+0x28>
  3c:	ldr	x0, [x19]
  40:	ldp	x19, x20, [sp, #16]
  44:	ldr	x21, [sp, #32]
  48:	ldp	x29, x30, [sp], #48
  4c:	b	0 <_ZdlPv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	cbz	x1, 138 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x138>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   c:	movk	x3, #0xaaab
  10:	mov	x29, sp
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x1
  1c:	ldp	x1, x2, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x0
  28:	stp	x23, x24, [sp, #48]
  2c:	sub	x22, x2, x1
  30:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  34:	movk	x1, #0x555, lsl #48
  38:	asr	x0, x22, #3
  3c:	mul	x20, x0, x3
  40:	ldr	x0, [x19, #16]
  44:	sub	x4, x1, x20
  48:	sub	x0, x0, x2
  4c:	asr	x0, x0, #3
  50:	mul	x0, x0, x3
  54:	cmp	x0, x21
  58:	b.cc	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x98>  // b.lo, b.ul, b.last
  5c:	mov	x0, x2
  60:	mov	x1, x21
  64:	stp	xzr, xzr, [x0]
  68:	subs	x1, x1, #0x1
  6c:	add	x0, x0, #0x18
  70:	sturb	wzr, [x0, #-8]
  74:	b.ne	64 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x64>  // b.any
  78:	mov	x20, #0x18                  	// #24
  7c:	madd	x20, x21, x20, x2
  80:	str	x20, [x19, #8]
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x21, x22, [sp, #32]
  8c:	ldp	x23, x24, [sp, #48]
  90:	ldp	x29, x30, [sp], #64
  94:	ret
  98:	cmp	x4, x21
  9c:	b.cs	ac <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xac>  // b.hs, b.nlast
  a0:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ac:	cmp	x20, x21
  b0:	csel	x23, x20, x21, cs  // cs = hs, nlast
  b4:	add	x23, x20, x23
  b8:	cmp	x23, x1
  bc:	csel	x23, x23, x1, ls  // ls = plast
  c0:	mov	x0, x23
  c4:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
  c8:	mov	x24, x0
  cc:	add	x1, x0, x22
  d0:	mov	x2, x21
  d4:	stp	xzr, xzr, [x1]
  d8:	subs	x2, x2, #0x1
  dc:	add	x1, x1, #0x18
  e0:	sturb	wzr, [x1, #-8]
  e4:	b.ne	d4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xd4>  // b.any
  e8:	ldp	x0, x6, [x19]
  ec:	add	x1, x0, x2
  f0:	cmp	x6, x1
  f4:	b.eq	114 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x114>  // b.none
  f8:	add	x3, x24, x2
  fc:	add	x2, x2, #0x18
 100:	ldp	x4, x5, [x1]
 104:	stp	x4, x5, [x3]
 108:	ldr	x1, [x1, #16]
 10c:	str	x1, [x3, #16]
 110:	b	ec <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xec>
 114:	cbz	x0, 11c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x11c>
 118:	bl	0 <_ZdlPv>
 11c:	add	x20, x20, x21
 120:	mov	x0, #0x18                  	// #24
 124:	madd	x23, x23, x0, x24
 128:	madd	x20, x20, x0, x24
 12c:	str	x23, [x19, #16]
 130:	stp	x24, x20, [x19]
 134:	b	84 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x84>
 138:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm>:
   0:	ldp	x5, x4, [x0]
   4:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x6, #0xaaab
   c:	mov	x3, x0
  10:	sub	x2, x4, x5
  14:	asr	x2, x2, #3
  18:	mul	x2, x2, x6
  1c:	cmp	x1, x2
  20:	b.ls	2c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x2c>  // b.plast
  24:	sub	x1, x1, x2
  28:	b	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm>
  2c:	b.cs	44 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x44>  // b.hs, b.nlast
  30:	mov	x0, #0x18                  	// #24
  34:	madd	x1, x1, x0, x5
  38:	cmp	x1, x4
  3c:	b.eq	44 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x44>  // b.none
  40:	str	x1, [x3, #8]
  44:	ret

Disassembly of section .text._ZNSt8__detail6_StateIcED2Ev:

0000000000000000 <_ZNSt8__detail6_StateIcED1Ev>:
   0:	ldr	w1, [x0]
   4:	cmp	w1, #0xb
   8:	b.ne	14 <_ZNSt8__detail6_StateIcED1Ev+0x14>  // b.any
   c:	add	x0, x0, #0x10
  10:	b	0 <_ZNSt8__detail6_StateIcED1Ev>
  14:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x60
  14:	str	x21, [sp, #32]
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldp	x20, x21, [x19, #72]
  20:	cmp	x21, x20
  24:	b.eq	38 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x38>  // b.none
  28:	mov	x0, x20
  2c:	add	x20, x20, #0x30
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  34:	b	20 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x20>
  38:	ldr	x0, [x19, #72]
  3c:	cbz	x0, 44 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x44>
  40:	bl	0 <_ZdlPv>
  44:	ldr	x0, [x19, #16]
  48:	cbz	x0, 5c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x5c>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldr	x21, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	stp	x21, x22, [sp, #32]
  18:	str	x23, [sp, #48]
  1c:	b.eq	bc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xbc>  // b.none
  20:	ldp	x19, x23, [x1]
  24:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  28:	ldr	x1, [x20]
  2c:	movk	x5, #0xaaab
  30:	ldr	x2, [x20, #16]
  34:	sub	x22, x23, x19
  38:	sub	x2, x2, x1
  3c:	asr	x0, x22, #3
  40:	asr	x2, x2, #3
  44:	mul	x0, x0, x5
  48:	mul	x2, x2, x5
  4c:	mov	x4, x0
  50:	cmp	x0, x2
  54:	b.ls	d4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xd4>  // b.plast
  58:	cbz	x0, 90 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x90>
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>
  60:	mov	x21, x0
  64:	mov	x0, #0x0                   	// #0
  68:	add	x1, x19, x0
  6c:	cmp	x23, x1
  70:	b.eq	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x98>  // b.none
  74:	add	x4, x21, x0
  78:	add	x0, x0, #0x18
  7c:	ldp	x2, x3, [x1]
  80:	stp	x2, x3, [x4]
  84:	ldr	x1, [x1, #16]
  88:	str	x1, [x4, #16]
  8c:	b	68 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x68>
  90:	mov	x21, #0x0                   	// #0
  94:	b	64 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x64>
  98:	ldr	x0, [x20]
  9c:	cbz	x0, a4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa4>
  a0:	bl	0 <_ZdlPv>
  a4:	str	x21, [x20]
  a8:	add	x21, x21, x22
  ac:	str	x21, [x20, #16]
  b0:	ldr	x0, [x20]
  b4:	add	x0, x0, x22
  b8:	str	x0, [x20, #8]
  bc:	mov	x0, x20
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldr	x23, [sp, #48]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	ldr	x6, [x20, #8]
  d8:	sub	x3, x6, x1
  dc:	asr	x2, x3, #3
  e0:	mul	x2, x2, x5
  e4:	cmp	x0, x2
  e8:	b.hi	11c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x11c>  // b.pmore
  ec:	cmp	x4, #0x0
  f0:	b.le	b0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb0>
  f4:	ldr	x0, [x19]
  f8:	str	x0, [x1]
  fc:	sub	x4, x4, #0x1
 100:	add	x19, x19, #0x18
 104:	ldur	x0, [x19, #-16]
 108:	str	x0, [x1, #8]
 10c:	ldurb	w0, [x19, #-8]
 110:	add	x1, x1, #0x18
 114:	sturb	w0, [x1, #-8]
 118:	b	ec <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xec>
 11c:	add	x3, x19, x3
 120:	cmp	x2, #0x0
 124:	b.le	150 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x150>
 128:	ldr	x0, [x19]
 12c:	str	x0, [x1]
 130:	sub	x2, x2, #0x1
 134:	add	x19, x19, #0x18
 138:	ldur	x0, [x19, #-16]
 13c:	str	x0, [x1, #8]
 140:	ldurb	w0, [x19, #-8]
 144:	add	x1, x1, #0x18
 148:	sturb	w0, [x1, #-8]
 14c:	b	120 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x120>
 150:	mov	x0, #0x0                   	// #0
 154:	add	x1, x3, x0
 158:	cmp	x23, x1
 15c:	b.eq	b0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb0>  // b.none
 160:	add	x2, x6, x0
 164:	add	x0, x0, #0x18
 168:	ldp	x4, x5, [x1]
 16c:	stp	x4, x5, [x2]
 170:	ldr	x1, [x1, #16]
 174:	str	x1, [x2, #16]
 178:	b	154 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x154>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w2, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #176]
  18:	add	x1, x0, #0x1
  1c:	str	x1, [x19, #176]
  20:	str	x21, [sp, #32]
  24:	ldrb	w20, [x0]
  28:	ldr	x0, [x19, #192]
  2c:	mov	w1, w20
  30:	bl	0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>
  34:	and	w0, w0, #0xff
  38:	ldr	x1, [x19, #152]
  3c:	ldrb	w2, [x1]
  40:	cbz	w2, 110 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x110>
  44:	cmp	w0, w2
  48:	b.ne	70 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x70>  // b.any
  4c:	mov	w0, #0x1                   	// #1
  50:	ldr	x21, [sp, #32]
  54:	str	w0, [x19, #144]
  58:	add	x0, x19, #0xc8
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ldrb	w2, [x1, #1]
  68:	mov	x1, #0x1                   	// #1
  6c:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  70:	add	x1, x1, #0x2
  74:	b	3c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x3c>
  78:	sub	w0, w20, #0x38
  7c:	and	w0, w0, #0xff
  80:	cmp	w0, #0x1
  84:	b.ls	124 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x124>  // b.plast
  88:	mov	w2, w20
  8c:	mov	w20, #0x2                   	// #2
  90:	add	x21, x19, #0xc8
  94:	mov	x1, #0x1                   	// #1
  98:	mov	x0, x21
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  a0:	ldp	x0, x1, [x19, #176]
  a4:	cmp	x0, x1
  a8:	b.ne	c4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xc4>  // b.any
  ac:	mov	w0, #0x2                   	// #2
  b0:	ldr	x21, [sp, #32]
  b4:	str	w0, [x19, #144]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret
  c4:	ldr	x2, [x19, #192]
  c8:	ldrb	w3, [x0]
  cc:	ldrb	w1, [x0]
  d0:	ldr	x2, [x2, #48]
  d4:	ldrh	w2, [x2, x3, lsl #1]
  d8:	tbz	w2, #11, ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>
  dc:	sub	w1, w1, #0x38
  e0:	and	w1, w1, #0xff
  e4:	cmp	w1, #0x1
  e8:	b.ls	ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>  // b.plast
  ec:	add	x1, x0, #0x1
  f0:	str	x1, [x19, #176]
  f4:	ldrb	w1, [x0]
  f8:	mov	x0, x21
  fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 100:	cmp	w20, #0x1
 104:	b.eq	ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>  // b.none
 108:	mov	w20, #0x1                   	// #1
 10c:	b	a0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xa0>
 110:	ldr	x1, [x19, #192]
 114:	ubfiz	x0, x20, #1, #8
 118:	ldr	x1, [x1, #48]
 11c:	ldrh	w0, [x1, x0]
 120:	tbnz	w0, #11, 78 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x78>
 124:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x1, [x19, #184]
  18:	str	x21, [sp, #32]
  1c:	cmp	x0, x1
  20:	b.ne	28 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x28>  // b.any
  24:	bl	0 <abort>
  28:	ldrb	w20, [x0]
  2c:	mov	w2, #0x0                   	// #0
  30:	ldr	x0, [x19, #192]
  34:	mov	w1, w20
  38:	ldr	x21, [x19, #160]
  3c:	bl	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
  40:	and	w1, w0, #0xff
  44:	mov	x0, x21
  48:	bl	0 <strchr>
  4c:	cbz	x0, 8c <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x8c>
  50:	ldrb	w0, [x0]
  54:	cbz	w0, 8c <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x8c>
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x19, #144]
  60:	mov	w2, w20
  64:	add	x0, x19, #0xc8
  68:	mov	x1, #0x1                   	// #1
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  70:	ldr	x0, [x19, #176]
  74:	ldr	x21, [sp, #32]
  78:	add	x0, x0, #0x1
  7c:	str	x0, [x19, #176]
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret
  8c:	ldr	w0, [x19, #140]
  90:	tbz	w0, #7, a8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xa8>
  94:	mov	x0, x19
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldr	x21, [sp, #32]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
  a8:	mov	w1, #0x120                 	// #288
  ac:	tst	w0, w1
  b0:	b.eq	24 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x24>  // b.none
  b4:	ldr	x1, [x19, #192]
  b8:	ubfiz	x0, x20, #1, #8
  bc:	ldr	x1, [x1, #48]
  c0:	ldrh	w0, [x1, x0]
  c4:	tbz	w0, #11, 24 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x24>
  c8:	cmp	w20, #0x30
  cc:	b.eq	24 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x24>  // b.none
  d0:	mov	w0, #0x4                   	// #4
  d4:	b	5c <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x5c>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w2, #0x20                  	// #32
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #176]
  18:	add	x1, x0, #0x1
  1c:	str	x1, [x19, #176]
  20:	str	x21, [sp, #32]
  24:	ldr	x21, [x19, #160]
  28:	ldrb	w20, [x0]
  2c:	ldr	x0, [x19, #192]
  30:	mov	w1, w20
  34:	bl	0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  38:	and	w1, w0, #0xff
  3c:	mov	x0, x21
  40:	bl	0 <strchr>
  44:	cbnz	x0, 60 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x60>
  48:	mov	w0, #0x1                   	// #1
  4c:	mov	w2, w20
  50:	mov	x1, #0x1                   	// #1
  54:	str	w0, [x19, #144]
  58:	add	x0, x19, #0xc8
  5c:	b	160 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x160>
  60:	cmp	w20, #0x5c
  64:	b.ne	ac <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xac>  // b.any
  68:	ldp	x0, x1, [x19, #176]
  6c:	cmp	x0, x1
  70:	b.ne	78 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x78>  // b.any
  74:	bl	0 <abort>
  78:	ldr	w2, [x19, #140]
  7c:	mov	w1, #0x120                 	// #288
  80:	tst	w2, w1
  84:	b.eq	e4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe4>  // b.none
  88:	ldrb	w2, [x0]
  8c:	sub	w1, w2, #0x28
  90:	cmp	w2, #0x7b
  94:	and	w1, w1, #0xff
  98:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  9c:	b.hi	e4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe4>  // b.pmore
  a0:	add	x1, x0, #0x1
  a4:	str	x1, [x19, #176]
  a8:	ldrb	w20, [x0]
  ac:	cmp	w20, #0x28
  b0:	b.ne	18c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x18c>  // b.any
  b4:	ldr	w1, [x19, #140]
  b8:	tbz	w1, #4, cc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xcc>
  bc:	ldr	x0, [x19, #176]
  c0:	ldrb	w2, [x0]
  c4:	cmp	w2, #0x3f
  c8:	b.eq	110 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x110>  // b.none
  cc:	tst	x1, #0x2
  d0:	mov	w0, #0x5                   	// #5
  d4:	mov	w1, #0x6                   	// #6
  d8:	csel	w0, w0, w1, eq  // eq = none
  dc:	str	w0, [x19, #144]
  e0:	b	1e0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e0>
  e4:	ldp	x1, x2, [x19, #232]
  e8:	asr	x3, x2, #1
  ec:	add	x0, x19, x2, asr #1
  f0:	tbz	w2, #0, fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xfc>
  f4:	ldr	x2, [x19, x3]
  f8:	ldr	x1, [x2, x1]
  fc:	mov	x16, x1
 100:	ldp	x19, x20, [sp, #16]
 104:	ldr	x21, [sp, #32]
 108:	ldp	x29, x30, [sp], #48
 10c:	br	x16
 110:	ldr	x2, [x19, #184]
 114:	add	x1, x0, #0x1
 118:	str	x1, [x19, #176]
 11c:	cmp	x1, x2
 120:	b.eq	74 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x74>  // b.none
 124:	ldrb	w2, [x0, #1]
 128:	add	x1, x0, #0x2
 12c:	cmp	w2, #0x3a
 130:	b.ne	140 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x140>  // b.any
 134:	mov	w0, #0x6                   	// #6
 138:	str	x1, [x19, #176]
 13c:	b	dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xdc>
 140:	cmp	w2, #0x3d
 144:	add	x0, x19, #0xc8
 148:	b.ne	170 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x170>  // b.any
 14c:	mov	w2, #0x70                  	// #112
 150:	str	x1, [x19, #176]
 154:	mov	w1, #0x7                   	// #7
 158:	str	w1, [x19, #144]
 15c:	mov	x1, #0x1                   	// #1
 160:	ldp	x19, x20, [sp, #16]
 164:	ldr	x21, [sp, #32]
 168:	ldp	x29, x30, [sp], #48
 16c:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
 170:	cmp	w2, #0x21
 174:	b.ne	74 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x74>  // b.any
 178:	mov	w2, #0x6e                  	// #110
 17c:	str	x1, [x19, #176]
 180:	mov	w1, #0x7                   	// #7
 184:	str	w1, [x19, #144]
 188:	b	15c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x15c>
 18c:	cmp	w20, #0x29
 190:	b.ne	19c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x19c>  // b.any
 194:	mov	w0, #0x8                   	// #8
 198:	b	dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xdc>
 19c:	cmp	w20, #0x5b
 1a0:	b.ne	1f8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1f8>  // b.any
 1a4:	mov	w0, #0x2                   	// #2
 1a8:	str	w0, [x19, #136]
 1ac:	mov	w0, #0x1                   	// #1
 1b0:	strb	w0, [x19, #168]
 1b4:	ldr	x0, [x19, #176]
 1b8:	ldr	x1, [x19, #184]
 1bc:	cmp	x0, x1
 1c0:	b.eq	1f0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1f0>  // b.none
 1c4:	ldrb	w1, [x0]
 1c8:	cmp	w1, #0x5e
 1cc:	b.ne	1f0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1f0>  // b.any
 1d0:	add	x0, x0, #0x1
 1d4:	mov	w1, #0xa                   	// #10
 1d8:	str	w1, [x19, #144]
 1dc:	str	x0, [x19, #176]
 1e0:	ldp	x19, x20, [sp, #16]
 1e4:	ldr	x21, [sp, #32]
 1e8:	ldp	x29, x30, [sp], #48
 1ec:	ret
 1f0:	mov	w0, #0x9                   	// #9
 1f4:	b	dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xdc>
 1f8:	cmp	w20, #0x7b
 1fc:	b.ne	210 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x210>  // b.any
 200:	mov	w0, #0x1                   	// #1
 204:	str	w0, [x19, #136]
 208:	mov	w0, #0xc                   	// #12
 20c:	b	dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xdc>
 210:	and	w0, w20, #0xffffffdf
 214:	cmp	w0, #0x5d
 218:	b.eq	48 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x48>  // b.none
 21c:	ldr	x0, [x19, #192]
 220:	mov	w1, w20
 224:	mov	w2, #0x0                   	// #0
 228:	mov	x21, x19
 22c:	bl	0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
 230:	and	w0, w0, #0xff
 234:	ldrb	w1, [x21]
 238:	cbz	w1, 1e0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e0>
 23c:	cmp	w1, w0
 240:	b.ne	24c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x24c>  // b.any
 244:	ldr	w0, [x21, #4]
 248:	b	dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xdc>
 24c:	add	x21, x21, #0x8
 250:	b	234 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x234>

Disassembly of section .text._ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldp	x24, x23, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x25, x1
  28:	sub	x1, x23, x24
  2c:	cmp	x0, x1, asr #3
  30:	b.ne	40 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	asr	x19, x1, #3
  44:	mov	x26, x2
  48:	cmp	x19, #0x0
  4c:	sub	x20, x25, x24
  50:	csinc	x1, x19, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	f0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	mov	x21, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #3
  70:	bl	0 <_Znwm>
  74:	mov	x21, x0
  78:	ldr	x0, [x26]
  7c:	str	x0, [x21, x20]
  80:	cmp	x20, #0x0
  84:	b.le	98 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x98>
  88:	mov	x2, x20
  8c:	mov	x1, x24
  90:	mov	x0, x21
  94:	bl	0 <memmove>
  98:	add	x20, x20, #0x8
  9c:	sub	x23, x23, x25
  a0:	add	x20, x21, x20
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x20
  b8:	bl	0 <memcpy>
  bc:	add	x20, x20, x23
  c0:	cbz	x24, cc <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	add	x19, x21, x19, lsl #3
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	stp	x21, x20, [x22]
  dc:	str	x19, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x19, x0
  f4:	b	6c <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0, #200]
  18:	str	xzr, [x19, #208]
  1c:	str	x21, [sp, #32]
  20:	add	x21, x19, #0xc8
  24:	strb	wzr, [x0]
  28:	ldp	x1, x3, [x19, #176]
  2c:	cmp	x1, x3
  30:	b.ne	38 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x38>  // b.any
  34:	bl	0 <abort>
  38:	mov	x2, x1
  3c:	ldrb	w0, [x2], #1
  40:	str	x2, [x19, #176]
  44:	cmp	w0, w20
  48:	b.eq	5c <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x5c>  // b.none
  4c:	ldrb	w1, [x1]
  50:	mov	x0, x21
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  58:	b	28 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x28>
  5c:	ldrb	w0, [x1]
  60:	cmp	w0, w20
  64:	b.ne	34 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x34>  // b.any
  68:	cmp	x3, x2
  6c:	b.eq	34 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x34>  // b.none
  70:	add	x0, x1, #0x2
  74:	str	x0, [x19, #176]
  78:	ldrb	w0, [x1, #1]
  7c:	cmp	w0, #0x5d
  80:	b.ne	34 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x34>  // b.any
  84:	ldp	x19, x20, [sp, #16]
  88:	ldr	x21, [sp, #32]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x4, [x0, #176]
   c:	str	x19, [sp, #16]
  10:	cmp	x1, x4
  14:	b.ne	1c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x1c>  // b.any
  18:	bl	0 <abort>
  1c:	add	x3, x1, #0x1
  20:	str	x3, [x0, #176]
  24:	mov	x19, x0
  28:	ldrb	w2, [x1]
  2c:	cmp	w2, #0x2d
  30:	b.ne	4c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x4c>  // b.any
  34:	mov	w0, #0x1c                  	// #28
  38:	str	w0, [x19, #144]
  3c:	strb	wzr, [x19, #168]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	cmp	w2, #0x5b
  50:	b.ne	a4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xa4>  // b.any
  54:	cmp	x4, x3
  58:	b.eq	18 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x18>  // b.none
  5c:	ldrb	w3, [x1, #1]
  60:	cmp	w3, #0x2e
  64:	b.ne	84 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x84>  // b.any
  68:	mov	w2, #0x10                  	// #16
  6c:	str	w2, [x19, #144]
  70:	add	x2, x1, #0x2
  74:	str	x2, [x19, #176]
  78:	ldrb	w1, [x1, #1]
  7c:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
  80:	b	3c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3c>
  84:	cmp	w3, #0x3a
  88:	b.ne	94 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x94>  // b.any
  8c:	mov	w2, #0xf                   	// #15
  90:	b	6c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x6c>
  94:	cmp	w3, #0x3d
  98:	b.ne	d4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xd4>  // b.any
  9c:	mov	w2, #0x11                  	// #17
  a0:	b	6c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x6c>
  a4:	cmp	w2, #0x5d
  a8:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.any
  ac:	ldr	w0, [x0, #140]
  b0:	tbnz	w0, #4, bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xbc>
  b4:	ldrb	w0, [x19, #168]
  b8:	cbnz	w0, d4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xd4>
  bc:	mov	w0, #0xb                   	// #11
  c0:	str	wzr, [x19, #136]
  c4:	str	w0, [x19, #144]
  c8:	b	3c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3c>
  cc:	cmp	w2, #0x5c
  d0:	b.eq	ec <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xec>  // b.none
  d4:	mov	w0, #0x1                   	// #1
  d8:	str	w0, [x19, #144]
  dc:	mov	x1, #0x1                   	// #1
  e0:	add	x0, x19, #0xc8
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  e8:	b	3c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3c>
  ec:	ldr	w1, [x19, #140]
  f0:	mov	w0, #0x90                  	// #144
  f4:	tst	w1, w0
  f8:	b.eq	d4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xd4>  // b.none
  fc:	ldp	x1, x2, [x19, #232]
 100:	asr	x3, x2, #1
 104:	add	x0, x19, x2, asr #1
 108:	tbnz	w2, #0, 114 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x114>
 10c:	blr	x1
 110:	b	3c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3c>
 114:	ldr	x2, [x19, x3]
 118:	ldr	x1, [x2, x1]
 11c:	b	10c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x10c>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE10_M_advanceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x3, [x0, #176]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	x1, x3
  18:	b.ne	28 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x28>  // b.any
  1c:	mov	w0, #0x1b                  	// #27
  20:	str	w0, [x19, #144]
  24:	b	118 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x118>
  28:	ldr	w2, [x0, #136]
  2c:	cbnz	w2, 3c <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x3c>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  3c:	cmp	w2, #0x2
  40:	b.ne	50 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x50>  // b.any
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  50:	cmp	w2, #0x1
  54:	b.ne	118 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x118>  // b.any
  58:	ldr	x4, [x19, #192]
  5c:	add	x0, x1, #0x1
  60:	ldr	x4, [x4, #48]
  64:	str	x0, [x19, #176]
  68:	ldrb	w5, [x1]
  6c:	ldrb	w2, [x1]
  70:	ldrh	w4, [x4, x5, lsl #1]
  74:	tbz	w4, #11, c8 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0xc8>
  78:	mov	w0, #0x1a                  	// #26
  7c:	str	w0, [x19, #144]
  80:	add	x20, x19, #0xc8
  84:	mov	x1, #0x1                   	// #1
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  90:	ldp	x0, x1, [x19, #176]
  94:	cmp	x0, x1
  98:	b.eq	118 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x118>  // b.none
  9c:	ldr	x1, [x19, #192]
  a0:	ldrb	w2, [x0]
  a4:	ldr	x1, [x1, #48]
  a8:	ldrh	w1, [x1, x2, lsl #1]
  ac:	tbz	w1, #11, 118 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x118>
  b0:	add	x1, x0, #0x1
  b4:	str	x1, [x19, #176]
  b8:	ldrb	w1, [x0]
  bc:	mov	x0, x20
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  c4:	b	90 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x90>
  c8:	cmp	w2, #0x2c
  cc:	b.ne	d8 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0xd8>  // b.any
  d0:	mov	w0, #0x19                  	// #25
  d4:	b	20 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x20>
  d8:	ldr	w5, [x19, #140]
  dc:	mov	w4, #0x120                 	// #288
  e0:	tst	w5, w4
  e4:	b.eq	128 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x128>  // b.none
  e8:	cmp	w2, #0x5c
  ec:	b.ne	124 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x124>  // b.any
  f0:	cmp	x3, x0
  f4:	b.eq	124 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x124>  // b.none
  f8:	ldrb	w0, [x1, #1]
  fc:	cmp	w0, #0x7d
 100:	b.ne	124 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x124>  // b.any
 104:	add	x1, x1, #0x2
 108:	mov	w0, #0xd                   	// #13
 10c:	str	wzr, [x19, #136]
 110:	str	w0, [x19, #144]
 114:	str	x1, [x19, #176]
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x29, x30, [sp], #32
 120:	ret
 124:	bl	0 <abort>
 128:	cmp	w2, #0x7d
 12c:	b.ne	124 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x124>  // b.any
 130:	mov	w0, #0xd                   	// #13
 134:	str	wzr, [x19, #136]
 138:	b	20 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x20>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>:
   0:	ldr	w2, [x0, #152]
   4:	cmp	w1, w2
   8:	b.ne	40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE+0x40>  // b.any
   c:	stp	x29, x30, [sp, #-32]!
  10:	add	x1, x0, #0xd0
  14:	mov	x29, sp
  18:	str	x19, [sp, #16]
  1c:	add	x19, x0, #0x8
  20:	add	x0, x0, #0x110
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>
  30:	mov	w0, #0x1                   	// #1
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	mov	w0, #0x0                   	// #0
  44:	ret

Disassembly of section .text._ZNSt8functionIFbcEE4swapERS1_:

0000000000000000 <_ZNSt8functionIFbcEE4swapERS1_>:
   0:	ldp	x4, x5, [x1]
   4:	ldp	x2, x3, [x0]
   8:	stp	x4, x5, [x0]
   c:	stp	x2, x3, [x1]
  10:	ldr	x3, [x1, #16]
  14:	ldr	x2, [x0, #16]
  18:	str	x3, [x0, #16]
  1c:	str	x2, [x1, #16]
  20:	ldr	x3, [x1, #24]
  24:	ldr	x2, [x0, #24]
  28:	str	x3, [x0, #24]
  2c:	str	x2, [x1, #24]
  30:	ret

Disassembly of section .text._ZNSt8__detail6_StateIcEC2EOS1_:

0000000000000000 <_ZNSt8__detail6_StateIcEC1EOS1_>:
   0:	ldp	x4, x5, [x1]
   4:	stp	x4, x5, [x0]
   8:	mov	x2, x1
   c:	ldp	x4, x5, [x1, #16]
  10:	stp	x4, x5, [x0, #16]
  14:	ldp	x4, x5, [x1, #32]
  18:	stp	x4, x5, [x0, #32]
  1c:	ldr	w1, [x1]
  20:	cmp	w1, #0xb
  24:	b.ne	38 <_ZNSt8__detail6_StateIcEC1EOS1_+0x38>  // b.any
  28:	str	xzr, [x0, #32]
  2c:	add	x1, x0, #0x10
  30:	add	x0, x2, #0x10
  34:	b	0 <_ZNSt8__detail6_StateIcEC1EOS1_>
  38:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEvENKUlvE_clEv:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEvENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldr	x2, [x0, #320]
  18:	ldr	x1, [x0, #352]
  1c:	cmp	x2, x1
  20:	b.ne	28 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEvENKUlvE_clEv+0x28>  // b.any
  24:	bl	0 <abort>
  28:	ldr	x1, [x19, #8]
  2c:	ldrb	w1, [x1]
  30:	cbz	w1, 40 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEvENKUlvE_clEv+0x40>
  34:	mov	w1, #0x12                  	// #18
  38:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEvENKUlvE_clEv>
  3c:	and	w1, w0, #0xff
  40:	ldr	x0, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	strb	w1, [x0]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_:

0000000000000000 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	sub	x19, x4, x3
  10:	ldrb	w20, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x1
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x3
  24:	stp	x25, x26, [sp, #64]
  28:	sub	x25, x2, x1
  2c:	cbnz	w20, 78 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x78>
  30:	cmp	x19, x25
  34:	b.ne	54 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x54>  // b.any
  38:	cbz	x19, 70 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x70>
  3c:	mov	x2, x19
  40:	mov	x1, x3
  44:	mov	x0, x22
  48:	bl	0 <memcmp>
  4c:	cmp	w0, #0x0
  50:	cset	w20, eq  // eq = none
  54:	mov	w0, w20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldp	x23, x24, [sp, #48]
  64:	ldp	x25, x26, [sp, #64]
  68:	ldp	x29, x30, [sp], #96
  6c:	ret
  70:	mov	w20, #0x1                   	// #1
  74:	b	54 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x54>
  78:	ldr	x1, [x0, #8]
  7c:	add	x21, sp, #0x58
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt6localeC1ERKS_>
  88:	mov	x0, x21
  8c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  90:	mov	x24, x0
  94:	mov	x0, x21
  98:	bl	0 <_ZNSt6localeD1Ev>
  9c:	cmp	x19, x25
  a0:	b.ne	dc <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xdc>  // b.any
  a4:	mov	x21, #0x0                   	// #0
  a8:	cmp	x21, x19
  ac:	b.eq	54 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x54>  // b.none
  b0:	ldrb	w1, [x22, x21]
  b4:	mov	x0, x24
  b8:	ldrb	w26, [x23, x21]
  bc:	add	x21, x21, #0x1
  c0:	bl	0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>
  c4:	and	w25, w0, #0xff
  c8:	mov	w1, w26
  cc:	mov	x0, x24
  d0:	bl	0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>
  d4:	cmp	w25, w0, uxtb
  d8:	b.eq	a8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xa8>  // b.none
  dc:	mov	w20, #0x0                   	// #0
  e0:	b	54 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x54>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2EOS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC1EOS4_>:
   0:	ldr	x2, [x1]
   4:	add	x0, x0, #0x78
   8:	ldr	x4, [x1, #24]
   c:	stur	x2, [x0, #-120]
  10:	ldr	x2, [x1, #8]
  14:	stur	x2, [x0, #-112]
  18:	ldr	x2, [x1, #16]
  1c:	stur	x2, [x0, #-104]
  20:	mov	x2, x1
  24:	stp	xzr, xzr, [x1, #8]
  28:	str	xzr, [x2], #24
  2c:	stur	x4, [x0, #-96]
  30:	ldr	x4, [x2, #8]
  34:	stur	x4, [x0, #-88]
  38:	ldr	x4, [x2, #16]
  3c:	stur	x4, [x0, #-80]
  40:	ldr	x4, [x1, #48]
  44:	stp	xzr, xzr, [x2, #8]
  48:	str	xzr, [x1, #24]
  4c:	stur	x4, [x0, #-72]
  50:	ldr	x4, [x1, #56]
  54:	stur	x4, [x0, #-64]
  58:	ldr	x4, [x1, #64]
  5c:	stur	x4, [x0, #-56]
  60:	str	xzr, [x1, #48]
  64:	stp	xzr, xzr, [x1, #56]
  68:	ldr	x4, [x1, #72]
  6c:	stur	x4, [x0, #-48]
  70:	ldr	x4, [x1, #80]
  74:	stur	x4, [x0, #-40]
  78:	ldr	x4, [x1, #88]
  7c:	stur	x4, [x0, #-32]
  80:	ldr	w2, [x1, #96]
  84:	stp	xzr, xzr, [x1, #72]
  88:	add	x1, x1, #0x78
  8c:	stur	xzr, [x1, #-32]
  90:	stur	w2, [x0, #-24]
  94:	ldur	x2, [x1, #-16]
  98:	stur	x2, [x0, #-16]
  9c:	ldurb	w2, [x1, #-8]
  a0:	ld1	{v0.16b, v1.16b}, [x1]
  a4:	sturb	w2, [x0, #-8]
  a8:	st1	{v0.16b, v1.16b}, [x0]
  ac:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2EOS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC1EOS4_>:
   0:	ldr	x2, [x1]
   4:	add	x0, x0, #0x80
   8:	ldr	x4, [x1, #24]
   c:	stur	x2, [x0, #-128]
  10:	ldr	x2, [x1, #8]
  14:	stur	x2, [x0, #-120]
  18:	ldr	x2, [x1, #16]
  1c:	stur	x2, [x0, #-112]
  20:	mov	x2, x1
  24:	stp	xzr, xzr, [x1, #8]
  28:	str	xzr, [x2], #24
  2c:	stur	x4, [x0, #-104]
  30:	ldr	x4, [x2, #8]
  34:	stur	x4, [x0, #-96]
  38:	ldr	x4, [x2, #16]
  3c:	stur	x4, [x0, #-88]
  40:	ldr	x4, [x1, #48]
  44:	stp	xzr, xzr, [x2, #8]
  48:	str	xzr, [x1, #24]
  4c:	stur	x4, [x0, #-80]
  50:	ldr	x4, [x1, #56]
  54:	stur	x4, [x0, #-72]
  58:	ldr	x4, [x1, #64]
  5c:	stur	x4, [x0, #-64]
  60:	str	xzr, [x1, #48]
  64:	stp	xzr, xzr, [x1, #56]
  68:	ldr	x4, [x1, #72]
  6c:	stur	x4, [x0, #-56]
  70:	ldr	x4, [x1, #80]
  74:	stur	x4, [x0, #-48]
  78:	ldr	x4, [x1, #88]
  7c:	stur	x4, [x0, #-40]
  80:	ldr	w2, [x1, #96]
  84:	stp	xzr, xzr, [x1, #72]
  88:	add	x1, x1, #0x80
  8c:	stur	xzr, [x1, #-40]
  90:	stur	w2, [x0, #-32]
  94:	ldur	x2, [x1, #-24]
  98:	stur	x2, [x0, #-24]
  9c:	ldur	x2, [x1, #-16]
  a0:	stur	x2, [x0, #-16]
  a4:	ldurb	w2, [x1, #-8]
  a8:	ld1	{v0.16b, v1.16b}, [x1]
  ac:	sturb	w2, [x0, #-8]
  b0:	st1	{v0.16b, v1.16b}, [x0]
  b4:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2EOS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC1EOS4_>:
   0:	ldr	x2, [x1]
   4:	add	x0, x0, #0x80
   8:	ldr	x4, [x1, #24]
   c:	stur	x2, [x0, #-128]
  10:	ldr	x2, [x1, #8]
  14:	stur	x2, [x0, #-120]
  18:	ldr	x2, [x1, #16]
  1c:	stur	x2, [x0, #-112]
  20:	mov	x2, x1
  24:	stp	xzr, xzr, [x1, #8]
  28:	str	xzr, [x2], #24
  2c:	stur	x4, [x0, #-104]
  30:	ldr	x4, [x2, #8]
  34:	stur	x4, [x0, #-96]
  38:	ldr	x4, [x2, #16]
  3c:	stur	x4, [x0, #-88]
  40:	ldr	x4, [x1, #48]
  44:	stp	xzr, xzr, [x2, #8]
  48:	str	xzr, [x1, #24]
  4c:	stur	x4, [x0, #-80]
  50:	ldr	x4, [x1, #56]
  54:	stur	x4, [x0, #-72]
  58:	ldr	x4, [x1, #64]
  5c:	stur	x4, [x0, #-64]
  60:	str	xzr, [x1, #48]
  64:	stp	xzr, xzr, [x1, #56]
  68:	ldr	x4, [x1, #72]
  6c:	stur	x4, [x0, #-56]
  70:	ldr	x4, [x1, #80]
  74:	stur	x4, [x0, #-48]
  78:	ldr	x4, [x1, #88]
  7c:	stur	x4, [x0, #-40]
  80:	ldr	w2, [x1, #96]
  84:	stp	xzr, xzr, [x1, #72]
  88:	add	x1, x1, #0x80
  8c:	stur	xzr, [x1, #-40]
  90:	stur	w2, [x0, #-32]
  94:	ldur	x2, [x1, #-24]
  98:	stur	x2, [x0, #-24]
  9c:	ldur	x2, [x1, #-16]
  a0:	stur	x2, [x0, #-16]
  a4:	ldurb	w2, [x1, #-8]
  a8:	ld1	{v0.16b, v1.16b}, [x1]
  ac:	sturb	w2, [x0, #-8]
  b0:	st1	{v0.16b, v1.16b}, [x0]
  b4:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2EOS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC1EOS4_>:
   0:	ldr	x2, [x1]
   4:	add	x0, x0, #0x80
   8:	ldr	x4, [x1, #24]
   c:	stur	x2, [x0, #-128]
  10:	ldr	x2, [x1, #8]
  14:	stur	x2, [x0, #-120]
  18:	ldr	x2, [x1, #16]
  1c:	stur	x2, [x0, #-112]
  20:	mov	x2, x1
  24:	stp	xzr, xzr, [x1, #8]
  28:	str	xzr, [x2], #24
  2c:	stur	x4, [x0, #-104]
  30:	ldr	x4, [x2, #8]
  34:	stur	x4, [x0, #-96]
  38:	ldr	x4, [x2, #16]
  3c:	stur	x4, [x0, #-88]
  40:	ldr	x4, [x1, #48]
  44:	stp	xzr, xzr, [x2, #8]
  48:	str	xzr, [x1, #24]
  4c:	stur	x4, [x0, #-80]
  50:	ldr	x4, [x1, #56]
  54:	stur	x4, [x0, #-72]
  58:	ldr	x4, [x1, #64]
  5c:	stur	x4, [x0, #-64]
  60:	str	xzr, [x1, #48]
  64:	stp	xzr, xzr, [x1, #56]
  68:	ldr	x4, [x1, #72]
  6c:	stur	x4, [x0, #-56]
  70:	ldr	x4, [x1, #80]
  74:	stur	x4, [x0, #-48]
  78:	ldr	x4, [x1, #88]
  7c:	stur	x4, [x0, #-40]
  80:	ldr	w2, [x1, #96]
  84:	stp	xzr, xzr, [x1, #72]
  88:	add	x1, x1, #0x80
  8c:	stur	xzr, [x1, #-40]
  90:	stur	w2, [x0, #-32]
  94:	ldur	x2, [x1, #-24]
  98:	stur	x2, [x0, #-24]
  9c:	ldur	x2, [x1, #-16]
  a0:	stur	x2, [x0, #-16]
  a4:	ldurb	w2, [x1, #-8]
  a8:	ld1	{v0.16b, v1.16b}, [x1]
  ac:	sturb	w2, [x0, #-8]
  b0:	st1	{v0.16b, v1.16b}, [x0]
  b4:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	ldr	x0, [x1]
  18:	str	x21, [sp, #32]
  1c:	ldr	x21, [x1, #8]
  20:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x1, #0xaaab
  28:	stp	xzr, xzr, [x19]
  2c:	sub	x21, x21, x0
  30:	str	xzr, [x19, #16]
  34:	asr	x0, x21, #3
  38:	mul	x0, x0, x1
  3c:	cbz	x0, 80 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_+0x80>
  40:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_>
  44:	ldp	x4, x1, [x20]
  48:	add	x21, x0, x21
  4c:	mov	x2, #0x0                   	// #0
  50:	str	x0, [x19]
  54:	str	x21, [x19, #16]
  58:	add	x3, x2, x4
  5c:	cmp	x1, x3
  60:	b.eq	88 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_+0x88>  // b.none
  64:	add	x5, x0, x2
  68:	add	x2, x2, #0x18
  6c:	ldp	x6, x7, [x3]
  70:	stp	x6, x7, [x5]
  74:	ldr	x3, [x3, #16]
  78:	str	x3, [x5, #16]
  7c:	b	58 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_+0x58>
  80:	mov	x0, #0x0                   	// #0
  84:	b	44 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC1ERKSE_+0x44>
  88:	sub	x1, x1, x4
  8c:	mov	x2, #0xaaab                	// #43691
  90:	movk	x2, #0xaaaa, lsl #16
  94:	lsr	x1, x1, #3
  98:	movk	x2, #0xaaaa, lsl #32
  9c:	movk	x2, #0xaaa, lsl #48
  a0:	ldr	x21, [sp, #32]
  a4:	mul	x1, x1, x2
  a8:	mov	x2, #0x18                  	// #24
  ac:	and	x1, x1, #0x1fffffffffffffff
  b0:	madd	x1, x1, x2, x0
  b4:	str	x1, [x19, #8]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x25, x26, [sp, #64]
   c:	ldp	x25, x26, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x1
  20:	sub	x1, x26, x25
  24:	str	x27, [sp, #80]
  28:	mov	x24, x0
  2c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  30:	cmp	x0, x1, asr #5
  34:	b.ne	44 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	asr	x4, x1, #5
  48:	mov	x20, x2
  4c:	cmp	x4, #0x0
  50:	mov	x21, x3
  54:	csinc	x19, x4, xzr, ne  // ne = any
  58:	sub	x27, x23, x25
  5c:	adds	x19, x19, x4
  60:	b.cs	178 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x178>  // b.hs, b.nlast
  64:	mov	x22, #0x0                   	// #0
  68:	cbz	x19, 80 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x80>
  6c:	cmp	x19, x0
  70:	csel	x19, x19, x0, ls  // ls = plast
  74:	lsl	x0, x19, #5
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	ldr	x1, [x20]
  84:	mov	x20, x22
  88:	str	x1, [x22, x27]
  8c:	mov	x1, x21
  90:	mov	x21, x25
  94:	add	x0, x22, x27
  98:	add	x0, x0, #0x8
  9c:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  a0:	add	x20, x20, #0x20
  a4:	cmp	x23, x21
  a8:	b.ne	104 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x104>  // b.any
  ac:	sub	x23, x21, x25
  b0:	mov	x20, x21
  b4:	add	x23, x23, #0x20
  b8:	add	x23, x22, x23
  bc:	mov	x27, x23
  c0:	cmp	x20, x26
  c4:	b.eq	13c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x13c>  // b.none
  c8:	ldr	x0, [x20]
  cc:	str	x0, [x27]
  d0:	ldr	x0, [x20, #8]
  d4:	str	x0, [x27, #8]
  d8:	add	x27, x27, #0x20
  dc:	ldr	x0, [x20, #16]
  e0:	stur	x0, [x27, #-16]
  e4:	ldr	x0, [x20, #24]
  e8:	stur	x0, [x27, #-8]
  ec:	mov	x0, x20
  f0:	stp	xzr, xzr, [x20, #16]
  f4:	add	x20, x20, #0x20
  f8:	str	xzr, [x0, #8]!
  fc:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 100:	b	c0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xc0>
 104:	ldr	x0, [x21]
 108:	stur	x0, [x20, #-32]
 10c:	ldr	x0, [x21, #8]
 110:	stur	x0, [x20, #-24]
 114:	ldr	x0, [x21, #16]
 118:	stur	x0, [x20, #-16]
 11c:	ldr	x0, [x21, #24]
 120:	stur	x0, [x20, #-8]
 124:	mov	x0, x21
 128:	stp	xzr, xzr, [x21, #16]
 12c:	add	x21, x21, #0x20
 130:	str	xzr, [x0, #8]!
 134:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 138:	b	a0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xa0>
 13c:	sub	x20, x20, x21
 140:	add	x20, x23, x20
 144:	cbz	x25, 150 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x150>
 148:	mov	x0, x25
 14c:	bl	0 <_ZdlPv>
 150:	add	x19, x22, x19, lsl #5
 154:	ldp	x25, x26, [sp, #64]
 158:	ldr	x27, [sp, #80]
 15c:	stp	x22, x20, [x24]
 160:	str	x19, [x24, #16]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x23, x24, [sp, #48]
 170:	ldp	x29, x30, [sp], #96
 174:	ret
 178:	mov	x19, x0
 17c:	b	74 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x74>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>:
   0:	mov	x5, x1
   4:	mov	x1, x2
   8:	ldp	x4, x2, [x0, #8]
   c:	cmp	x4, x2
  10:	b.eq	4c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x4c>  // b.none
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	ldr	x2, [x5]
  20:	str	x19, [sp, #16]
  24:	mov	x19, x0
  28:	mov	x0, x4
  2c:	str	x2, [x0], #8
  30:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>
  34:	ldr	x0, [x19, #8]
  38:	add	x0, x0, #0x20
  3c:	str	x0, [x19, #8]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	x3, x1
  50:	mov	x2, x5
  54:	mov	x1, x4
  58:	b	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>

Disassembly of section .text._ZNKSt8functionIFbcEEclEc:

0000000000000000 <_ZNKSt8functionIFbcEEclEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	strb	w1, [sp, #31]
   c:	ldr	x1, [x0, #16]
  10:	cbnz	x1, 18 <_ZNKSt8functionIFbcEEclEc+0x18>
  14:	bl	0 <_ZSt25__throw_bad_function_callv>
  18:	ldr	x2, [x0, #24]
  1c:	add	x1, sp, #0x1f
  20:	blr	x2
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	str	x21, [sp, #32]
  18:	ldr	x21, [x0, #8]
  1c:	cmp	x21, x20
  20:	b.eq	34 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x34>  // b.none
  24:	mov	x0, x20
  28:	add	x20, x20, #0x20
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  30:	b	1c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x1c>
  34:	ldr	x0, [x19]
  38:	cbz	x0, 4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x4c>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #72]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED1Ev>
  18:	ldr	x0, [x19, #48]
  1c:	cbz	x0, 24 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED1Ev+0x24>
  20:	bl	0 <_ZdlPv>
  24:	add	x0, x19, #0x18
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED1Ev>
  2c:	ldr	x0, [x19]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EED1Ev>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #72]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED1Ev>
  18:	ldr	x0, [x19, #48]
  1c:	cbz	x0, 24 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED1Ev+0x24>
  20:	bl	0 <_ZdlPv>
  24:	add	x0, x19, #0x18
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED1Ev>
  2c:	ldr	x0, [x19]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EED1Ev>

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEED2Ev:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	str	x21, [sp, #32]
  18:	cbz	x0, 50 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x50>
  1c:	ldr	x21, [x19, #72]
  20:	ldr	x20, [x19, #40]
  24:	add	x21, x21, #0x8
  28:	cmp	x21, x20
  2c:	b.ls	3c <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x3c>  // b.plast
  30:	ldr	x0, [x20], #8
  34:	bl	0 <_ZdlPv>
  38:	b	28 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x28>
  3c:	ldr	x0, [x19]
  40:	ldp	x19, x20, [sp, #16]
  44:	ldr	x21, [sp, #32]
  48:	ldp	x29, x30, [sp], #48
  4c:	b	0 <_ZdlPv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt5dequeIlSaIlEE8pop_backEv:

0000000000000000 <_ZNSt5dequeIlSaIlEE8pop_backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #48]
  14:	ldr	x1, [x19, #56]
  18:	cmp	x0, x1
  1c:	b.eq	34 <_ZNSt5dequeIlSaIlEE8pop_backEv+0x34>  // b.none
  20:	sub	x0, x0, #0x8
  24:	str	x0, [x19, #48]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret
  34:	bl	0 <_ZdlPv>
  38:	ldr	x0, [x19, #72]
  3c:	sub	x2, x0, #0x8
  40:	ldur	x0, [x0, #-8]
  44:	str	x0, [x19, #56]
  48:	str	x2, [x19, #72]
  4c:	add	x2, x0, #0x200
  50:	add	x0, x0, #0x1f8
  54:	str	x2, [x19, #64]
  58:	b	24 <_ZNSt5dequeIlSaIlEE8pop_backEv+0x24>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	add	x5, x1, #0x1
   8:	mov	x3, x1
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldr	x0, [x0, #8]
  1c:	stp	x19, x20, [sp, #16]
  20:	ldr	x4, [x21]
  24:	stp	x23, x24, [sp, #48]
  28:	ldr	x2, [x21, #72]
  2c:	sub	x1, x2, x4
  30:	sub	x1, x0, x1, asr #3
  34:	cmp	x5, x1
  38:	b.ls	b0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0xb0>  // b.plast
  3c:	ldr	x1, [x21, #40]
  40:	sub	x22, x2, x1
  44:	asr	x20, x22, #3
  48:	add	x20, x20, #0x1
  4c:	add	x19, x20, x3
  50:	cmp	x0, x19, lsl #1
  54:	b.ls	dc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0xdc>  // b.plast
  58:	sub	x19, x0, x19
  5c:	add	x0, x2, #0x8
  60:	sub	x2, x0, x1
  64:	lsr	x19, x19, #1
  68:	add	x19, x4, x19, lsl #3
  6c:	cmp	x1, x19
  70:	b.ls	c4 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0xc4>  // b.plast
  74:	cmp	x1, x0
  78:	b.eq	84 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0x84>  // b.none
  7c:	mov	x0, x19
  80:	bl	0 <memmove>
  84:	ldr	x0, [x19]
  88:	str	x0, [x21, #24]
  8c:	str	x19, [x21, #40]
  90:	add	x0, x0, #0x1f8
  94:	str	x0, [x21, #32]
  98:	add	x0, x19, x22
  9c:	str	x0, [x21, #72]
  a0:	ldr	x0, [x19, x22]
  a4:	str	x0, [x21, #56]
  a8:	add	x0, x0, #0x1f8
  ac:	str	x0, [x21, #64]
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x23, x24, [sp, #48]
  bc:	ldp	x29, x30, [sp], #64
  c0:	ret
  c4:	cmp	x1, x0
  c8:	b.eq	84 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0x84>  // b.none
  cc:	add	x0, x22, #0x8
  d0:	sub	x0, x0, x2
  d4:	add	x0, x19, x0
  d8:	b	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0x80>
  dc:	cmp	x0, x3
  e0:	add	x23, x0, #0x2
  e4:	csel	x0, x0, x3, cs  // cs = hs, nlast
  e8:	add	x23, x23, x0
  ec:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  f0:	cmp	x23, x0
  f4:	b.ls	fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0xfc>  // b.plast
  f8:	bl	0 <_ZSt17__throw_bad_allocv>
  fc:	lsl	x0, x23, #3
 100:	bl	0 <_Znwm>
 104:	sub	x19, x23, x19
 108:	mov	x24, x0
 10c:	ldr	x2, [x21, #72]
 110:	lsr	x19, x19, #1
 114:	ldr	x1, [x21, #40]
 118:	add	x2, x2, #0x8
 11c:	add	x19, x0, x19, lsl #3
 120:	cmp	x1, x2
 124:	b.eq	134 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0x134>  // b.none
 128:	sub	x2, x2, x1
 12c:	mov	x0, x19
 130:	bl	0 <memmove>
 134:	ldr	x0, [x21]
 138:	bl	0 <_ZdlPv>
 13c:	stp	x24, x23, [x21]
 140:	b	84 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE22_M_reserve_map_at_backEm+0x84>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	add	x20, sp, #0x40
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x2
  1c:	str	x23, [sp, #48]
  20:	and	w23, w3, #0xff
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	mov	x21, x0
  2c:	add	x0, x20, #0x10
  30:	stp	x0, xzr, [sp, #64]
  34:	strb	wzr, [sp, #80]
  38:	cmp	x19, x22
  3c:	b.eq	6c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x6c>  // b.none
  40:	ldrb	w1, [x19], #1
  44:	mov	x0, x21
  48:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  4c:	mov	w1, w0
  50:	mov	w2, #0x0                   	// #0
  54:	mov	x0, x21
  58:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  5c:	mov	w1, w0
  60:	mov	x0, x20
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  68:	b	38 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x38>
  6c:	adrp	x19, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  70:	mov	x21, #0xf                   	// #15
  74:	ldr	x19, [x19]
  78:	mov	x0, x20
  7c:	ldr	x1, [x19]
  80:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  84:	cbnz	w0, c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc4>
  88:	cbz	w23, bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xbc>
  8c:	ldrh	w0, [x19, #8]
  90:	tst	w0, #0x300
  94:	b.eq	bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xbc>  // b.none
  98:	mov	w19, #0x400                 	// #1024
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  a4:	mov	w0, w19
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldp	x21, x22, [sp, #32]
  b0:	ldr	x23, [sp, #48]
  b4:	ldp	x29, x30, [sp], #96
  b8:	ret
  bc:	ldr	w19, [x19, #8]
  c0:	b	9c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x9c>
  c4:	add	x19, x19, #0x10
  c8:	subs	x21, x21, #0x1
  cc:	b.ne	78 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x78>  // b.any
  d0:	mov	w19, #0x0                   	// #0
  d4:	b	9c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x9c>

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE10_M_is_wordEc.isra.0:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE10_M_is_wordEc.isra.0>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	w3, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	and	w20, w1, #0xff
  14:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE10_M_is_wordEc.isra.0>
  18:	ldr	x19, [x0, #16]
  1c:	ldr	x1, [x1]
  20:	add	x19, x19, #0x50
  24:	mov	x0, x19
  28:	add	x2, x1, #0x1
  2c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE10_M_is_wordEc.isra.0>
  30:	mov	w2, w0
  34:	mov	w1, w20
  38:	mov	x0, x19
  3c:	ldp	x19, x20, [sp, #16]
  40:	ubfx	x3, x2, #16, #8
  44:	ldp	x29, x30, [sp], #32
  48:	b	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE10_M_is_wordEc.isra.0>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	stp	x21, x22, [sp, #32]
  18:	and	w22, w1, #0xff
  1c:	mov	x1, #0x30                  	// #48
  20:	ldr	x0, [x0, #56]
  24:	madd	x21, x2, x1, x0
  28:	ldp	x0, x1, [x19, #24]
  2c:	cmp	x0, x1
  30:	b.ne	3c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x3c>  // b.any
  34:	ldr	w2, [x19, #136]
  38:	tbnz	w2, #2, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd0>
  3c:	ldr	x2, [x19, #40]
  40:	cmp	x0, x2
  44:	b.ne	50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x50>  // b.any
  48:	ldr	w2, [x19, #136]
  4c:	tbnz	w2, #3, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd0>
  50:	cmp	x0, x1
  54:	b.ne	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x60>  // b.any
  58:	ldr	w1, [x19, #136]
  5c:	tbz	w1, #7, c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xc0>
  60:	ldurb	w1, [x0, #-1]
  64:	ldr	x0, [x19, #48]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  6c:	and	w20, w0, #0xff
  70:	ldr	x0, [x19, #24]
  74:	ldr	x1, [x19, #40]
  78:	cmp	x0, x1
  7c:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xc8>  // b.none
  80:	ldrb	w1, [x0]
  84:	ldr	x0, [x19, #48]
  88:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  8c:	and	w0, w0, #0xff
  90:	eor	w0, w20, w0
  94:	ldrb	w1, [x21, #24]
  98:	eor	w1, w1, #0x1
  9c:	cmp	w1, w0
  a0:	b.ne	d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd8>  // b.any
  a4:	mov	w1, w22
  a8:	mov	x0, x19
  ac:	ldr	x2, [x21, #8]
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  c0:	mov	w20, #0x0                   	// #0
  c4:	b	70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x70>
  c8:	mov	w0, #0x0                   	// #0
  cc:	b	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x90>
  d0:	mov	w0, #0x0                   	// #0
  d4:	b	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x94>
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #120]
  14:	stp	x21, x22, [sp, #32]
  18:	and	w21, w1, #0xff
  1c:	stp	x23, x24, [sp, #48]
  20:	ldrb	w1, [x0, x2]
  24:	str	x25, [sp, #64]
  28:	cbnz	w1, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
  2c:	mov	w1, #0x1                   	// #1
  30:	strb	w1, [x0, x2]
  34:	mov	x0, #0x30                  	// #48
  38:	mov	x22, x2
  3c:	mul	x0, x2, x0
  40:	ldr	x2, [x19, #56]
  44:	ldr	x1, [x2, #56]
  48:	add	x20, x1, x0
  4c:	ldr	w0, [x1, x0]
  50:	sub	w0, w0, #0x1
  54:	cmp	w0, #0xb
  58:	b.hi	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.pmore
  5c:	adrp	x1, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  60:	add	x1, x1, #0x0
  64:	ldrh	w0, [x1, w0, uxtw #1]
  68:	adr	x1, 74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x74>
  6c:	add	x0, x1, w0, sxth #2
  70:	br	x0
  74:	ldrb	w0, [x20, #24]
  78:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xa0>
  7c:	mov	x2, x22
  80:	mov	w1, w21
  84:	mov	x0, x19
  88:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  8c:	ldr	x2, [x20, #8]
  90:	mov	w1, w21
  94:	mov	x0, x19
  98:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  9c:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
  a0:	ldrb	w0, [x19, #140]
  a4:	cbnz	w0, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
  a8:	ldr	x2, [x20, #8]
  ac:	mov	x0, x19
  b0:	mov	w1, w21
  b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  b8:	ldrb	w0, [x19, #140]
  bc:	cbnz	w0, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
  c0:	mov	x2, x22
  c4:	mov	w1, w21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldr	x25, [sp, #64]
  e0:	ldp	x29, x30, [sp], #112
  e4:	ret
  e8:	ldp	x2, x22, [x20, #8]
  ec:	mov	x0, #0x18                  	// #24
  f0:	ldr	x23, [x19]
  f4:	mov	w1, w21
  f8:	mul	x22, x22, x0
  fc:	ldr	x0, [x19, #24]
 100:	ldr	x24, [x23, x22]
 104:	str	x0, [x23, x22]
 108:	mov	x0, x19
 10c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 110:	str	x24, [x23, x22]
 114:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 118:	ldp	x2, x23, [x20, #8]
 11c:	mov	x0, #0x18                  	// #24
 120:	ldr	x24, [x19]
 124:	mul	x23, x23, x0
 128:	add	x22, x24, x23
 12c:	ldp	x0, x1, [x22]
 130:	stp	x0, x1, [sp, #88]
 134:	ldr	x0, [x22, #16]
 138:	str	x0, [sp, #104]
 13c:	ldr	x0, [x19, #24]
 140:	str	x0, [x22, #8]
 144:	ldrb	w25, [x22, #16]
 148:	mov	w0, #0x1                   	// #1
 14c:	strb	w0, [x22, #16]
 150:	mov	w1, w21
 154:	mov	x0, x19
 158:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 15c:	ldr	x0, [sp, #88]
 160:	str	x0, [x24, x23]
 164:	ldr	x0, [sp, #96]
 168:	str	x0, [x22, #8]
 16c:	strb	w25, [x22, #16]
 170:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 174:	ldp	x1, x0, [x19, #24]
 178:	cmp	x1, x0
 17c:	b.ne	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.any
 180:	ldr	w1, [x19, #136]
 184:	mov	w0, #0x81                  	// #129
 188:	tst	w1, w0
 18c:	b.ne	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.any
 190:	b	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x8c>
 194:	ldr	x1, [x19, #24]
 198:	ldr	x0, [x19, #40]
 19c:	cmp	x1, x0
 1a0:	b.ne	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.any
 1a4:	ldr	w0, [x19, #136]
 1a8:	tbnz	w0, #1, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 1ac:	b	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x8c>
 1b0:	mov	x2, x22
 1b4:	mov	w1, w21
 1b8:	mov	x0, x19
 1bc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1c0:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 1c4:	ldr	x1, [x20, #16]
 1c8:	mov	x0, x19
 1cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1d0:	ldrb	w1, [x20, #24]
 1d4:	eor	w1, w1, #0x1
 1d8:	cmp	w1, w0, uxtb
 1dc:	b.ne	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.any
 1e0:	b	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x8c>
 1e4:	ldr	x0, [x19, #24]
 1e8:	ldr	x1, [x19, #40]
 1ec:	cmp	x0, x1
 1f0:	b.eq	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.none
 1f4:	ldrb	w1, [x0]
 1f8:	add	x0, x20, #0x10
 1fc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 200:	tst	w0, #0xff
 204:	b.eq	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.none
 208:	ldr	x0, [x20, #8]
 20c:	mov	x2, x19
 210:	add	x1, sp, #0x58
 214:	str	x0, [sp, #88]
 218:	add	x0, x19, #0x60
 21c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 220:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 224:	ldr	x0, [x20, #16]
 228:	mov	x1, #0x18                  	// #24
 22c:	ldr	x5, [x19]
 230:	mul	x0, x0, x1
 234:	add	x2, x5, x0
 238:	ldrb	w1, [x2, #16]
 23c:	cbz	w1, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 240:	ldr	x3, [x5, x0]
 244:	ldr	x1, [x19, #24]
 248:	ldr	x4, [x19, #40]
 24c:	mov	x22, x1
 250:	cmp	x1, x4
 254:	b.eq	270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x270>  // b.none
 258:	ldr	x6, [x2, #8]
 25c:	add	x1, x1, #0x1
 260:	cmp	x6, x3
 264:	b.eq	270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x270>  // b.none
 268:	add	x3, x3, #0x1
 26c:	b	24c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x24c>
 270:	ldr	x1, [x19, #48]
 274:	mov	x4, x22
 278:	ldr	x2, [x2, #8]
 27c:	ldr	w3, [x1]
 280:	ldr	x1, [x1, #16]
 284:	and	w3, w3, #0x1
 288:	strb	w3, [sp, #88]
 28c:	add	x1, x1, #0x50
 290:	str	x1, [sp, #96]
 294:	ldr	x1, [x5, x0]
 298:	add	x0, sp, #0x58
 29c:	ldr	x3, [x19, #24]
 2a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2a4:	tst	w0, #0xff
 2a8:	b.eq	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.none
 2ac:	ldr	x23, [x19, #24]
 2b0:	cmp	x22, x23
 2b4:	b.eq	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x8c>  // b.none
 2b8:	str	x22, [x19, #24]
 2bc:	mov	w1, w21
 2c0:	mov	x0, x19
 2c4:	ldr	x2, [x20, #8]
 2c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2cc:	str	x23, [x19, #24]
 2d0:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 2d4:	ldp	x0, x1, [x19, #24]
 2d8:	cmp	x0, x1
 2dc:	b.ne	2e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2e8>  // b.any
 2e0:	ldr	w1, [x19, #136]
 2e4:	tbnz	w1, #5, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 2e8:	cmp	w21, #0x1
 2ec:	b.eq	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2fc>  // b.none
 2f0:	ldr	x1, [x19, #40]
 2f4:	cmp	x0, x1
 2f8:	b.ne	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>  // b.any
 2fc:	ldrb	w0, [x19, #140]
 300:	cbnz	w0, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 304:	mov	w0, #0x1                   	// #1
 308:	strb	w0, [x19, #140]
 30c:	ldr	x0, [x19, #64]
 310:	mov	x1, x19
 314:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 318:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 31c:	ldr	w0, [x2, #24]
 320:	mov	w1, w21
 324:	ldr	x2, [x20, #16]
 328:	tbz	w0, #4, 340 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x340>
 32c:	mov	x0, x19
 330:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 334:	ldrb	w0, [x19, #140]
 338:	cbnz	w0, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>
 33c:	b	8c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x8c>
 340:	mov	x0, x19
 344:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 348:	ldr	x2, [x20, #8]
 34c:	mov	x0, x19
 350:	ldrb	w22, [x19, #140]
 354:	mov	w1, w21
 358:	strb	wzr, [x19, #140]
 35c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 360:	ldrb	w0, [x19, #140]
 364:	orr	w22, w22, w0
 368:	strb	w22, [x19, #140]
 36c:	b	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xd0>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0, #64]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	movk	x24, #0xaaab
  20:	stp	x25, x26, [sp, #64]
  24:	add	x25, x0, #0x60
  28:	add	x23, sp, #0x78
  2c:	ldr	x0, [x0, #128]
  30:	str	x27, [sp, #80]
  34:	add	x27, sp, #0x60
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	w21, #0x0                   	// #0
  40:	and	w22, w1, #0xff
  44:	mov	x1, x23
  48:	str	x0, [sp, #120]
  4c:	mov	x0, x25
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  54:	ldp	x20, x26, [x19, #96]
  58:	strb	wzr, [x19, #140]
  5c:	cmp	x26, x20
  60:	b.eq	144 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x144>  // b.none
  64:	ldr	x1, [x19, #56]
  68:	ldr	x2, [x19, #120]
  6c:	ldr	x0, [x1, #64]
  70:	ldr	x1, [x1, #56]
  74:	sub	x0, x0, x1
  78:	mov	x1, #0x0                   	// #0
  7c:	asr	x0, x0, #4
  80:	mul	x0, x0, x24
  84:	cmp	x0, x1
  88:	b.eq	98 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x98>  // b.none
  8c:	strb	wzr, [x2, x1]
  90:	add	x1, x1, #0x1
  94:	b	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x84>
  98:	ldr	x0, [x25, #16]
  9c:	stp	xzr, xzr, [x25]
  a0:	str	xzr, [x25, #16]
  a4:	stp	x20, x26, [sp, #96]
  a8:	str	x0, [sp, #112]
  ac:	stp	xzr, xzr, [sp, #128]
  b0:	ldr	x2, [x20, #8]
  b4:	ldp	x1, x0, [x19]
  b8:	str	x2, [x19]
  bc:	ldr	x4, [x19, #16]
  c0:	ldr	x2, [x20, #16]
  c4:	str	x2, [x19, #8]
  c8:	ldr	x2, [x20, #24]
  cc:	str	x2, [x19, #16]
  d0:	stp	x1, x0, [x20, #8]
  d4:	ldp	x3, x2, [sp, #128]
  d8:	stp	x1, x0, [sp, #120]
  dc:	mov	x0, x23
  e0:	str	x4, [sp, #136]
  e4:	stp	xzr, x3, [x20, #8]
  e8:	str	x2, [x20, #24]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  f0:	ldr	x2, [x20], #32
  f4:	mov	w1, w22
  f8:	mov	x0, x19
  fc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 100:	cmp	x26, x20
 104:	b.ne	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xac>  // b.any
 108:	cmp	w22, #0x1
 10c:	b.ne	118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x118>  // b.any
 110:	ldrb	w0, [x19, #140]
 114:	orr	w21, w0, w21
 118:	ldr	x0, [x19, #24]
 11c:	ldr	x1, [x19, #40]
 120:	cmp	x0, x1
 124:	b.eq	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x13c>  // b.none
 128:	add	x0, x0, #0x1
 12c:	str	x0, [x19, #24]
 130:	mov	x0, x27
 134:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 138:	b	54 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x54>
 13c:	mov	x0, x27
 140:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 144:	cbnz	w22, 14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x14c>
 148:	ldrb	w21, [x19, #140]
 14c:	ldp	x22, x23, [x19, #96]
 150:	cmp	x22, x23
 154:	b.eq	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x174>  // b.none
 158:	mov	x20, x22
 15c:	add	x0, x20, #0x8
 160:	add	x20, x20, #0x20
 164:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 168:	cmp	x23, x20
 16c:	b.ne	15c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x15c>  // b.any
 170:	str	x22, [x19, #104]
 174:	mov	w0, w21
 178:	ldp	x19, x20, [sp, #16]
 17c:	ldp	x21, x22, [sp, #32]
 180:	ldp	x23, x24, [sp, #48]
 184:	ldp	x25, x26, [sp, #64]
 188:	ldr	x27, [sp, #80]
 18c:	ldp	x29, x30, [sp], #144
 190:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, sp, #0x38
  1c:	mov	x1, x0
  20:	mov	x0, x21
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  28:	ldp	x2, x4, [x19, #40]
  2c:	add	x22, sp, #0x50
  30:	ldr	w5, [x19, #136]
  34:	mov	x3, x21
  38:	ldr	x1, [x19, #24]
  3c:	mov	x0, x22
  40:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  44:	str	x20, [sp, #208]
  48:	ldr	x0, [sp, #112]
  4c:	mov	w2, #0x0                   	// #0
  50:	mov	w1, #0x1                   	// #1
  54:	str	x0, [sp, #104]
  58:	mov	x0, x22
  5c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  60:	mov	w20, w0
  64:	tst	w0, #0xff
  68:	b.eq	cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xcc>  // b.none
  6c:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  70:	mov	x0, #0x0                   	// #0
  74:	movk	x6, #0xaaab
  78:	mov	x7, #0x18                  	// #24
  7c:	mov	w8, #0x1                   	// #1
  80:	ldp	x2, x1, [sp, #56]
  84:	sub	x1, x1, x2
  88:	asr	x1, x1, #3
  8c:	mul	x1, x1, x6
  90:	cmp	x0, x1
  94:	b.cs	cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xcc>  // b.hs, b.nlast
  98:	mul	x1, x0, x7
  9c:	add	x4, x2, x1
  a0:	ldrb	w3, [x4, #16]
  a4:	cbz	w3, c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xc4>
  a8:	ldr	x5, [x19]
  ac:	ldr	x2, [x2, x1]
  b0:	add	x3, x5, x1
  b4:	str	x2, [x5, x1]
  b8:	ldr	x1, [x4, #8]
  bc:	str	x1, [x3, #8]
  c0:	strb	w8, [x3, #16]
  c4:	add	x0, x0, #0x1
  c8:	b	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x80>
  cc:	mov	x0, x22
  d0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  d4:	mov	x0, x21
  d8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  dc:	mov	w0, w20
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #224
  ec:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	lsl	x22, x2, #4
  18:	ldr	x21, [x0, #72]
  1c:	stp	x19, x20, [sp, #16]
  20:	ldr	x4, [x0, #56]
  24:	add	x19, x21, x2, lsl #4
  28:	ldr	w20, [x19, #8]
  2c:	ldr	x5, [x4, #56]
  30:	mov	x4, #0x30                  	// #48
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x21, x22]
  3c:	madd	x4, x2, x4, x5
  40:	cbz	w20, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x2, [x0, #24]
  48:	cmp	x23, x2
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x21, x22]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x19, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x4, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x21, x22]
  70:	str	w20, [x19, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w20, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w20, w20, #0x1
  94:	str	w20, [x19, #8]
  98:	ldr	x2, [x4, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x19, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x19, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE10_M_is_wordEc.isra.0:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE10_M_is_wordEc.isra.0>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	w3, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	and	w20, w1, #0xff
  14:	adrp	x1, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE10_M_is_wordEc.isra.0>
  18:	ldr	x19, [x0, #16]
  1c:	ldr	x1, [x1]
  20:	add	x19, x19, #0x50
  24:	mov	x0, x19
  28:	add	x2, x1, #0x1
  2c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE10_M_is_wordEc.isra.0>
  30:	mov	w2, w0
  34:	mov	w1, w20
  38:	mov	x0, x19
  3c:	ldp	x19, x20, [sp, #16]
  40:	ubfx	x3, x2, #16, #8
  44:	ldp	x29, x30, [sp], #32
  48:	b	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE10_M_is_wordEc.isra.0>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	stp	x21, x22, [sp, #32]
  18:	and	w22, w1, #0xff
  1c:	mov	x1, #0x30                  	// #48
  20:	ldr	x0, [x0, #56]
  24:	madd	x21, x2, x1, x0
  28:	ldp	x0, x1, [x19, #24]
  2c:	cmp	x0, x1
  30:	b.ne	3c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x3c>  // b.any
  34:	ldr	w2, [x19, #112]
  38:	tbnz	w2, #2, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd0>
  3c:	ldr	x2, [x19, #40]
  40:	cmp	x0, x2
  44:	b.ne	50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x50>  // b.any
  48:	ldr	w2, [x19, #112]
  4c:	tbnz	w2, #3, d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd0>
  50:	cmp	x0, x1
  54:	b.ne	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x60>  // b.any
  58:	ldr	w1, [x19, #112]
  5c:	tbz	w1, #7, c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xc0>
  60:	ldurb	w1, [x0, #-1]
  64:	ldr	x0, [x19, #48]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  6c:	and	w20, w0, #0xff
  70:	ldr	x0, [x19, #24]
  74:	ldr	x1, [x19, #40]
  78:	cmp	x0, x1
  7c:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xc8>  // b.none
  80:	ldrb	w1, [x0]
  84:	ldr	x0, [x19, #48]
  88:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  8c:	and	w0, w0, #0xff
  90:	eor	w0, w20, w0
  94:	ldrb	w1, [x21, #24]
  98:	eor	w1, w1, #0x1
  9c:	cmp	w1, w0
  a0:	b.ne	d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0xd8>  // b.any
  a4:	mov	w1, w22
  a8:	mov	x0, x19
  ac:	ldr	x2, [x21, #8]
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl>
  c0:	mov	w20, #0x0                   	// #0
  c4:	b	70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x70>
  c8:	mov	w0, #0x0                   	// #0
  cc:	b	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x90>
  d0:	mov	w0, #0x0                   	// #0
  d4:	b	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE23_M_handle_word_boundaryENSH_11_Match_modeEl+0x94>
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	and	w21, w1, #0xff
  10:	mov	x22, x2
  14:	ldr	x1, [x0, #56]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	mov	x0, #0x30                  	// #48
  24:	stp	x23, x24, [sp, #48]
  28:	mul	x0, x2, x0
  2c:	ldr	x2, [x1, #56]
  30:	add	x20, x2, x0
  34:	ldr	w0, [x2, x0]
  38:	str	x25, [sp, #64]
  3c:	sub	w0, w0, #0x1
  40:	cmp	w0, #0xb
  44:	b.hi	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.pmore
  48:	adrp	x2, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  4c:	add	x2, x2, #0x0
  50:	ldrh	w0, [x2, w0, uxtw #1]
  54:	adr	x2, 60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x60>
  58:	add	x0, x2, w0, sxth #2
  5c:	br	x0
  60:	ldrb	w0, [x20, #24]
  64:	cbnz	w0, 84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x84>
  68:	mov	x2, x22
  6c:	mov	w1, w21
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  78:	ldrb	w0, [x19, #116]
  7c:	cbnz	w0, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
  80:	b	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>
  84:	ldr	x2, [x20, #8]
  88:	mov	x0, x19
  8c:	mov	w1, w21
  90:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  94:	ldrb	w0, [x19, #116]
  98:	cbnz	w0, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
  9c:	mov	x2, x22
  a0:	mov	w1, w21
  a4:	mov	x0, x19
  a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	ldp	x23, x24, [sp, #48]
  b8:	ldr	x25, [sp, #64]
  bc:	ldp	x29, x30, [sp], #112
  c0:	ret
  c4:	ldp	x2, x22, [x20, #8]
  c8:	mov	x0, #0x18                  	// #24
  cc:	ldr	x23, [x19]
  d0:	mov	w1, w21
  d4:	mul	x22, x22, x0
  d8:	ldr	x0, [x19, #24]
  dc:	ldr	x24, [x23, x22]
  e0:	str	x0, [x23, x22]
  e4:	mov	x0, x19
  e8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  ec:	str	x24, [x23, x22]
  f0:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
  f4:	ldp	x2, x23, [x20, #8]
  f8:	mov	x0, #0x18                  	// #24
  fc:	ldr	x24, [x19]
 100:	mul	x23, x23, x0
 104:	add	x22, x24, x23
 108:	ldp	x0, x1, [x22]
 10c:	stp	x0, x1, [sp, #88]
 110:	ldr	x0, [x22, #16]
 114:	str	x0, [sp, #104]
 118:	ldr	x0, [x19, #24]
 11c:	str	x0, [x22, #8]
 120:	ldrb	w25, [x22, #16]
 124:	mov	w0, #0x1                   	// #1
 128:	strb	w0, [x22, #16]
 12c:	mov	w1, w21
 130:	mov	x0, x19
 134:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 138:	ldr	x0, [sp, #88]
 13c:	str	x0, [x24, x23]
 140:	ldr	x0, [sp, #96]
 144:	str	x0, [x22, #8]
 148:	strb	w25, [x22, #16]
 14c:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 150:	ldp	x1, x0, [x19, #24]
 154:	cmp	x1, x0
 158:	b.ne	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.any
 15c:	ldr	w1, [x19, #112]
 160:	mov	w0, #0x81                  	// #129
 164:	tst	w1, w0
 168:	b.ne	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.any
 16c:	ldr	x2, [x20, #8]
 170:	mov	w1, w21
 174:	mov	x0, x19
 178:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 17c:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 180:	ldr	x1, [x19, #24]
 184:	ldr	x0, [x19, #40]
 188:	cmp	x1, x0
 18c:	b.ne	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.any
 190:	ldr	w0, [x19, #112]
 194:	tbnz	w0, #1, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 198:	b	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>
 19c:	mov	x2, x22
 1a0:	mov	w1, w21
 1a4:	mov	x0, x19
 1a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1ac:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 1b0:	ldr	x1, [x20, #16]
 1b4:	mov	x0, x19
 1b8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1bc:	ldrb	w1, [x20, #24]
 1c0:	eor	w1, w1, #0x1
 1c4:	cmp	w1, w0, uxtb
 1c8:	b.ne	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.any
 1cc:	b	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>
 1d0:	ldr	x0, [x19, #24]
 1d4:	ldr	x1, [x19, #40]
 1d8:	cmp	x0, x1
 1dc:	b.eq	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.none
 1e0:	ldrb	w1, [x0]
 1e4:	add	x0, x20, #0x10
 1e8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1ec:	tst	w0, #0xff
 1f0:	b.eq	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.none
 1f4:	ldr	x0, [x19, #24]
 1f8:	mov	w1, w21
 1fc:	ldr	x2, [x20, #8]
 200:	add	x0, x0, #0x1
 204:	str	x0, [x19, #24]
 208:	mov	x0, x19
 20c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 210:	ldr	x0, [x19, #24]
 214:	sub	x0, x0, #0x1
 218:	str	x0, [x19, #24]
 21c:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 220:	ldr	x0, [x20, #16]
 224:	mov	x1, #0x18                  	// #24
 228:	ldr	x5, [x19]
 22c:	mul	x0, x0, x1
 230:	add	x2, x5, x0
 234:	ldrb	w1, [x2, #16]
 238:	cbz	w1, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 23c:	ldr	x3, [x5, x0]
 240:	ldr	x1, [x19, #24]
 244:	ldr	x4, [x19, #40]
 248:	mov	x22, x1
 24c:	cmp	x4, x1
 250:	b.eq	26c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x26c>  // b.none
 254:	ldr	x6, [x2, #8]
 258:	add	x1, x1, #0x1
 25c:	cmp	x6, x3
 260:	b.eq	26c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x26c>  // b.none
 264:	add	x3, x3, #0x1
 268:	b	248 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x248>
 26c:	ldr	x1, [x19, #48]
 270:	mov	x4, x22
 274:	ldr	x2, [x2, #8]
 278:	ldr	w3, [x1]
 27c:	ldr	x1, [x1, #16]
 280:	and	w3, w3, #0x1
 284:	strb	w3, [sp, #88]
 288:	add	x1, x1, #0x50
 28c:	str	x1, [sp, #96]
 290:	ldr	x1, [x5, x0]
 294:	add	x0, sp, #0x58
 298:	ldr	x3, [x19, #24]
 29c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2a0:	tst	w0, #0xff
 2a4:	b.eq	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.none
 2a8:	ldr	x23, [x19, #24]
 2ac:	cmp	x22, x23
 2b0:	b.eq	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>  // b.none
 2b4:	str	x22, [x19, #24]
 2b8:	mov	w1, w21
 2bc:	mov	x0, x19
 2c0:	ldr	x2, [x20, #8]
 2c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2c8:	str	x23, [x19, #24]
 2cc:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 2d0:	ldr	x0, [x19, #24]
 2d4:	cbnz	w21, 304 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x304>
 2d8:	ldr	x2, [x19, #40]
 2dc:	cmp	x2, x0
 2e0:	cset	w2, eq  // eq = none
 2e4:	ldr	x3, [x19, #32]
 2e8:	strb	w2, [x19, #116]
 2ec:	cmp	x3, x0
 2f0:	b.ne	30c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x30c>  // b.any
 2f4:	ldr	w3, [x19, #112]
 2f8:	tbz	w3, #5, 30c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x30c>
 2fc:	strb	wzr, [x19, #116]
 300:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 304:	mov	w2, #0x1                   	// #1
 308:	b	2e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2e4>
 30c:	cbz	w2, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 310:	ldr	w1, [x1, #24]
 314:	tbz	w1, #4, 328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 318:	ldr	x0, [x19, #64]
 31c:	mov	x1, x19
 320:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 324:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>
 328:	ldr	x1, [x19, #104]
 32c:	cbz	x1, 338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 330:	cmp	x1, x0
 334:	b.cs	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>  // b.hs, b.nlast
 338:	ldr	x0, [x19, #24]
 33c:	str	x0, [x19, #104]
 340:	b	318 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x318>
 344:	ldr	w0, [x1, #24]
 348:	mov	w1, w21
 34c:	ldr	x2, [x20, #16]
 350:	tbz	w0, #4, 360 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x360>
 354:	mov	x0, x19
 358:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 35c:	b	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x78>
 360:	mov	x0, x19
 364:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 368:	ldr	x2, [x20, #8]
 36c:	mov	x0, x19
 370:	ldrb	w22, [x19, #116]
 374:	mov	w1, w21
 378:	strb	wzr, [x19, #116]
 37c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 380:	ldrb	w0, [x19, #116]
 384:	orr	w22, w22, w0
 388:	strb	w22, [x19, #116]
 38c:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xac>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, sp, #0x30
  1c:	mov	x1, x0
  20:	mov	x0, x21
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  28:	ldp	x2, x4, [x19, #40]
  2c:	add	x22, sp, #0x48
  30:	ldr	w5, [x19, #112]
  34:	mov	x3, x21
  38:	ldr	x1, [x19, #24]
  3c:	mov	x0, x22
  40:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  44:	str	x20, [sp, #168]
  48:	ldr	x0, [sp, #104]
  4c:	mov	w1, #0x1                   	// #1
  50:	str	x0, [sp, #96]
  54:	mov	x0, x22
  58:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  5c:	mov	w20, w0
  60:	tst	w0, #0xff
  64:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc8>  // b.none
  68:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  6c:	mov	x0, #0x0                   	// #0
  70:	movk	x6, #0xaaab
  74:	mov	x7, #0x18                  	// #24
  78:	mov	w8, #0x1                   	// #1
  7c:	ldp	x2, x1, [sp, #48]
  80:	sub	x1, x1, x2
  84:	asr	x1, x1, #3
  88:	mul	x1, x1, x6
  8c:	cmp	x0, x1
  90:	b.cs	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc8>  // b.hs, b.nlast
  94:	mul	x1, x0, x7
  98:	add	x4, x2, x1
  9c:	ldrb	w3, [x4, #16]
  a0:	cbz	w3, c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc0>
  a4:	ldr	x5, [x19]
  a8:	ldr	x2, [x2, x1]
  ac:	add	x3, x5, x1
  b0:	str	x2, [x5, x1]
  b4:	ldr	x1, [x4, #8]
  b8:	str	x1, [x3, #8]
  bc:	strb	w8, [x3, #16]
  c0:	add	x0, x0, #0x1
  c4:	b	7c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x7c>
  c8:	mov	x0, x22
  cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  d0:	mov	x0, x21
  d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  d8:	mov	w0, w20
  dc:	ldp	x19, x20, [sp, #16]
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldp	x29, x30, [sp], #192
  e8:	ret

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x22, x0
  10:	ldr	x0, [x3, #16]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	cbz	x0, 18c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x18c>
  20:	mov	x20, x1
  24:	mov	x19, x2
  28:	ldr	x1, [x0, #40]
  2c:	str	x22, [x2, #24]
  30:	mov	x0, x2
  34:	mov	x21, x3
  38:	add	w1, w1, #0x3
  3c:	mov	w24, w4
  40:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  44:	ldp	x0, x1, [x19]
  48:	cmp	x1, x0
  4c:	b.eq	5c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x5c>  // b.none
  50:	add	x0, x0, #0x18
  54:	sturb	wzr, [x0, #-8]
  58:	b	48 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x48>
  5c:	ldr	w0, [x21]
  60:	add	x23, sp, #0x40
  64:	mov	w5, w24
  68:	mov	x4, x21
  6c:	mov	x3, x19
  70:	mov	x2, x20
  74:	mov	x1, x22
  78:	tbz	w0, #10, d0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xd0>
  7c:	mov	x0, x23
  80:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  84:	mov	w2, #0x0                   	// #0
  88:	mov	w1, #0x0                   	// #0
  8c:	ldr	x0, [sp, #96]
  90:	str	x0, [sp, #88]
  94:	mov	x0, x23
  98:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  9c:	and	w21, w0, #0xff
  a0:	mov	x0, x23
  a4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  a8:	cbz	w21, 164 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x164>
  ac:	ldp	x0, x2, [x19]
  b0:	mov	x1, x0
  b4:	cmp	x2, x1
  b8:	b.eq	fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xfc>  // b.none
  bc:	ldrb	w3, [x1, #16]
  c0:	cbnz	w3, c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xc8>
  c4:	stp	x20, x20, [x1]
  c8:	add	x1, x1, #0x18
  cc:	b	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>
  d0:	mov	x0, x23
  d4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  d8:	mov	w1, #0x0                   	// #0
  dc:	ldr	x0, [sp, #96]
  e0:	str	x0, [sp, #88]
  e4:	mov	x0, x23
  e8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  ec:	and	w21, w0, #0xff
  f0:	mov	x0, x23
  f4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  f8:	b	a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xa8>
  fc:	sub	x2, x2, x0
 100:	mov	x1, #0xaaab                	// #43691
 104:	movk	x1, #0xaaaa, lsl #16
 108:	lsr	x2, x2, #3
 10c:	movk	x1, #0xaaaa, lsl #32
 110:	movk	x1, #0xaaa, lsl #48
 114:	mul	x2, x2, x1
 118:	mov	x1, #0x18                  	// #24
 11c:	and	x2, x2, #0x1fffffffffffffff
 120:	mul	x2, x2, x1
 124:	sub	x4, x2, #0x30
 128:	sub	x2, x2, #0x18
 12c:	add	x3, x0, x4
 130:	add	x1, x0, x2
 134:	strb	wzr, [x3, #16]
 138:	str	x22, [x0, x4]
 13c:	str	x22, [x3, #8]
 140:	strb	wzr, [x1, #16]
 144:	str	x20, [x0, x2]
 148:	str	x20, [x1, #8]
 14c:	mov	w0, w21
 150:	ldp	x19, x20, [sp, #16]
 154:	ldp	x21, x22, [sp, #32]
 158:	ldp	x23, x24, [sp, #48]
 15c:	ldp	x29, x30, [sp], #208
 160:	ret
 164:	mov	x0, x19
 168:	mov	x1, #0x3                   	// #3
 16c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 170:	ldp	x0, x1, [x19]
 174:	cmp	x0, x1
 178:	b.eq	18c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x18c>  // b.none
 17c:	str	x20, [x0, #8]
 180:	strb	wzr, [x0, #16]
 184:	str	x20, [x0], #24
 188:	b	174 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x174>
 18c:	mov	w21, #0x0                   	// #0
 190:	b	14c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x14c>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	ldr	x0, [x3, #16]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x21, x22, [sp, #32]
  1c:	cbz	x0, 204 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x204>
  20:	mov	x21, x1
  24:	mov	x19, x2
  28:	ldr	x1, [x0, #40]
  2c:	str	x23, [x2, #24]
  30:	mov	x0, x2
  34:	mov	x20, x3
  38:	add	w1, w1, #0x3
  3c:	mov	w24, w4
  40:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  44:	ldp	x0, x1, [x19]
  48:	cmp	x1, x0
  4c:	b.eq	5c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x5c>  // b.none
  50:	add	x0, x0, #0x18
  54:	sturb	wzr, [x0, #-8]
  58:	b	48 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x48>
  5c:	ldr	w0, [x20]
  60:	add	x22, sp, #0x40
  64:	mov	w5, w24
  68:	mov	x4, x20
  6c:	mov	x3, x19
  70:	mov	x2, x21
  74:	mov	x1, x23
  78:	tbz	w0, #10, 114 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x114>
  7c:	mov	x0, x22
  80:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  84:	ldr	x0, [sp, #96]
  88:	mov	w2, #0x0                   	// #0
  8c:	mov	w1, #0x1                   	// #1
  90:	str	x0, [sp, #88]
  94:	mov	x0, x22
  98:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  9c:	ands	w20, w0, #0xff
  a0:	b.ne	e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xe0>  // b.any
  a4:	ldr	w0, [sp, #200]
  a8:	tbnz	w0, #6, e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xe4>
  ac:	orr	w0, w0, #0x80
  b0:	str	w0, [sp, #200]
  b4:	ldp	x0, x1, [sp, #96]
  b8:	cmp	x0, x1
  bc:	b.eq	e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xe4>  // b.none
  c0:	add	x0, x0, #0x1
  c4:	mov	w2, #0x0                   	// #0
  c8:	mov	w1, #0x1                   	// #1
  cc:	stp	x0, x0, [sp, #88]
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  d8:	tst	w0, #0xff
  dc:	b.eq	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.none
  e0:	mov	w20, #0x1                   	// #1
  e4:	mov	x0, x22
  e8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  ec:	cbz	w20, 1dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1dc>
  f0:	ldp	x1, x0, [x19]
  f4:	mov	x2, x1
  f8:	cmp	x2, x0
  fc:	b.eq	180 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x180>  // b.none
 100:	ldrb	w3, [x2, #16]
 104:	cbnz	w3, 10c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x10c>
 108:	stp	x21, x21, [x2]
 10c:	add	x2, x2, #0x18
 110:	b	f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf8>
 114:	mov	x0, x22
 118:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 11c:	ldr	x0, [sp, #96]
 120:	mov	w1, #0x1                   	// #1
 124:	str	x0, [sp, #88]
 128:	mov	x0, x22
 12c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 130:	ands	w20, w0, #0xff
 134:	b.ne	170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>  // b.any
 138:	ldr	w0, [sp, #176]
 13c:	tbnz	w0, #6, 174 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x174>
 140:	orr	w0, w0, #0x80
 144:	str	w0, [sp, #176]
 148:	ldp	x0, x1, [sp, #96]
 14c:	cmp	x0, x1
 150:	b.eq	174 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x174>  // b.none
 154:	add	x0, x0, #0x1
 158:	mov	w1, #0x1                   	// #1
 15c:	stp	x0, x0, [sp, #88]
 160:	mov	x0, x22
 164:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 168:	tst	w0, #0xff
 16c:	b.eq	148 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x148>  // b.none
 170:	mov	w20, #0x1                   	// #1
 174:	mov	x0, x22
 178:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 17c:	b	ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xec>
 180:	sub	x2, x2, x1
 184:	sub	x4, x2, #0x30
 188:	sub	x2, x2, #0x18
 18c:	add	x3, x1, x4
 190:	add	x0, x1, x2
 194:	str	x23, [x1, x4]
 198:	ldr	x4, [x1]
 19c:	str	x4, [x3, #8]
 1a0:	cmp	x23, x4
 1a4:	cset	w4, ne  // ne = any
 1a8:	strb	w4, [x3, #16]
 1ac:	ldr	x3, [x1, #8]
 1b0:	str	x3, [x1, x2]
 1b4:	str	x21, [x0, #8]
 1b8:	cmp	x3, x21
 1bc:	cset	w1, ne  // ne = any
 1c0:	strb	w1, [x0, #16]
 1c4:	mov	w0, w20
 1c8:	ldp	x19, x20, [sp, #16]
 1cc:	ldp	x21, x22, [sp, #32]
 1d0:	ldp	x23, x24, [sp, #48]
 1d4:	ldp	x29, x30, [sp], #208
 1d8:	ret
 1dc:	mov	x0, x19
 1e0:	mov	x1, #0x3                   	// #3
 1e4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1e8:	ldp	x0, x1, [x19]
 1ec:	cmp	x1, x0
 1f0:	b.eq	204 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x204>  // b.none
 1f4:	str	x21, [x0, #8]
 1f8:	strb	wzr, [x0, #16]
 1fc:	str	x21, [x0], #24
 200:	b	1ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1ec>
 204:	mov	w20, #0x0                   	// #0
 208:	b	1c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c4>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	lsl	x22, x2, #4
  18:	ldr	x21, [x0, #72]
  1c:	stp	x19, x20, [sp, #16]
  20:	ldr	x4, [x0, #56]
  24:	add	x19, x21, x2, lsl #4
  28:	ldr	w20, [x19, #8]
  2c:	ldr	x5, [x4, #56]
  30:	mov	x4, #0x30                  	// #48
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x21, x22]
  3c:	madd	x4, x2, x4, x5
  40:	cbz	w20, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x2, [x0, #24]
  48:	cmp	x23, x2
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x21, x22]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x19, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x4, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x21, x22]
  70:	str	w20, [x19, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w20, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w20, w20, #0x1
  94:	str	w20, [x19, #8]
  98:	ldr	x2, [x4, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x19, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x19, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	stp	x29, x30, [sp, #-464]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x30
  10:	add	x0, x20, #0x10
  14:	str	x21, [sp, #32]
  18:	mov	w21, w2
  1c:	mov	w2, w1
  20:	mov	x1, #0x1                   	// #1
  24:	str	x0, [sp, #48]
  28:	mov	x0, x20
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  30:	add	x19, sp, #0x50
  34:	mov	x1, x20
  38:	mov	w2, #0x8                   	// #8
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEC1ERKNS_12basic_stringIcS2_S3_EESt13_Ios_Openmode>
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  4c:	cmp	w21, #0x8
  50:	b.ne	a0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0xa0>  // b.any
  54:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
  58:	add	x1, x1, #0x0
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSirsEPFRSt8ios_baseS0_E>
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSirsERl>
  70:	ldr	w1, [sp, #232]
  74:	mov	w0, #0x5                   	// #5
  78:	tst	w1, w0
  7c:	b.ne	b4 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0xb4>  // b.any
  80:	ldr	w20, [sp, #48]
  84:	mov	x0, x19
  88:	bl	0 <_ZNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEED1Ev>
  8c:	mov	w0, w20
  90:	ldp	x19, x20, [sp, #16]
  94:	ldr	x21, [sp, #32]
  98:	ldp	x29, x30, [sp], #464
  9c:	ret
  a0:	cmp	w21, #0x10
  a4:	b.ne	64 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x64>  // b.any
  a8:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
  ac:	add	x1, x1, #0x0
  b0:	b	5c <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x5c>
  b4:	mov	w20, #0xffffffff            	// #-1
  b8:	b	84 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x84>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	sxtw	x23, w1
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x23
  18:	mov	x21, #0x0                   	// #0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x0
  24:	mov	x0, #0x0                   	// #0
  28:	ldr	x1, [x20, #280]
  2c:	cmp	x21, x1
  30:	b.cs	58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x58>  // b.hs, b.nlast
  34:	mul	x19, x23, x0
  38:	mov	w2, w22
  3c:	ldr	x0, [x20, #272]
  40:	ldrb	w1, [x0, x21]
  44:	add	x21, x21, #0x1
  48:	ldr	x0, [x20, #384]
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>
  50:	add	x0, x19, w0, sxtw
  54:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x28>
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldr	x23, [sp, #48]
  64:	ldp	x29, x30, [sp], #64
  68:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	w1, #0x2                   	// #2
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  18:	ands	w19, w0, #0xff
  1c:	b.eq	4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x4c>  // b.none
  20:	mov	w1, #0x8                   	// #8
  24:	mov	x0, x20
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  2c:	mov	x1, #0x1                   	// #1
  30:	mov	w2, w0
  34:	add	x0, x20, #0x110
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEmc>
  3c:	mov	w0, w19
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	x0, x20
  50:	mov	w1, #0x3                   	// #3
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  58:	ands	w19, w0, #0xff
  5c:	b.eq	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x68>  // b.none
  60:	mov	w1, #0x10                  	// #16
  64:	b	24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x24>
  68:	mov	x0, x20
  6c:	mov	w1, #0x1                   	// #1
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	b	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>

Disassembly of section .text._ZNSt12_Base_bitsetILm4EEC2Ev:

0000000000000000 <_ZNSt12_Base_bitsetILm4EEC1Ev>:
   0:	stp	xzr, xzr, [x0]
   4:	stp	xzr, xzr, [x0, #16]
   8:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	str	x21, [sp, #32]
  18:	cbz	x19, 3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x3c>
  1c:	ldr	x1, [x19, #24]
  20:	mov	x0, x20
  24:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  28:	ldr	x21, [x19, #16]
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPv>
  34:	mov	x19, x21
  38:	b	18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x18>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt8functionIFbcEEC2ERKS1_:

0000000000000000 <_ZNSt8functionIFbcEEC1ERKS1_>:
   0:	str	xzr, [x0, #16]
   4:	ldr	x3, [x1, #16]
   8:	cbz	x3, 44 <_ZNSt8functionIFbcEEC1ERKS1_+0x44>
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	w2, #0x2                   	// #2
  14:	mov	x29, sp
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x20, x1
  20:	mov	x19, x0
  24:	blr	x3
  28:	ldr	x0, [x20, #24]
  2c:	str	x0, [x19, #24]
  30:	ldr	x0, [x20, #16]
  34:	str	x0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	ret

Disassembly of section .text._ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_:

0000000000000000 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_>:
   0:	add	x2, x0, #0x8
   4:	ldr	x3, [x0, #16]
   8:	mov	x0, x2
   c:	cbz	x3, 34 <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x34>
  10:	ldr	x4, [x1]
  14:	ldr	x5, [x3, #32]
  18:	cmp	x5, x4
  1c:	b.lt	2c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x2c>  // b.tstop
  20:	mov	x0, x3
  24:	ldr	x3, [x3, #16]
  28:	b	c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0xc>
  2c:	ldr	x3, [x3, #24]
  30:	b	c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0xc>
  34:	cmp	x2, x0
  38:	b.eq	4c <_ZNKSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x4c>  // b.none
  3c:	ldr	x3, [x1]
  40:	ldr	x1, [x0, #32]
  44:	cmp	x3, x1
  48:	csel	x0, x0, x2, ge  // ge = tcont
  4c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_>:
   0:	add	x2, x0, #0x8
   4:	ldr	x3, [x0, #16]
   8:	mov	x0, x2
   c:	cbz	x3, 34 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x34>
  10:	ldr	x4, [x1]
  14:	ldr	x5, [x3, #32]
  18:	cmp	x5, x4
  1c:	b.lt	2c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x2c>  // b.tstop
  20:	mov	x0, x3
  24:	ldr	x3, [x3, #16]
  28:	b	c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0xc>
  2c:	ldr	x3, [x3, #24]
  30:	b	c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0xc>
  34:	cmp	x2, x0
  38:	b.eq	4c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE4findERS1_+0x4c>  // b.none
  3c:	ldr	x3, [x1]
  40:	ldr	x1, [x0, #32]
  44:	cmp	x3, x1
  48:	csel	x0, x0, x2, ge  // ge = tcont
  4c:	ret

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEEC2Ev:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEEC1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, #0x8                   	// #8
  1c:	stp	x23, x24, [sp, #48]
  20:	str	xzr, [x21], #16
  24:	str	xzr, [x19, #16]
  28:	stp	xzr, xzr, [x21, #8]
  2c:	str	xzr, [x21, #24]
  30:	str	x0, [x19, #8]
  34:	mov	x0, #0x40                  	// #64
  38:	stp	xzr, xzr, [x19, #48]
  3c:	stp	xzr, xzr, [x19, #64]
  40:	bl	0 <_Znwm>
  44:	mov	x23, x0
  48:	ldr	x20, [x19, #8]
  4c:	str	x23, [x19]
  50:	mov	x0, #0x200                 	// #512
  54:	sub	x20, x20, #0x1
  58:	bl	0 <_Znwm>
  5c:	add	x1, x0, #0x200
  60:	lsr	x20, x20, #1
  64:	lsl	x24, x20, #3
  68:	add	x20, x23, x20, lsl #3
  6c:	str	x0, [x23, x24]
  70:	ldp	x23, x24, [sp, #48]
  74:	stp	x0, x1, [x21, #8]
  78:	str	x20, [x21, #24]
  7c:	ldp	x21, x22, [sp, #32]
  80:	str	x0, [x19, #16]
  84:	stp	x0, x0, [x19, #48]
  88:	stp	x1, x20, [x19, #64]
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x29, x30, [sp], #64
  94:	ret

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, x0, #0x30
  10:	stp	x23, x24, [sp, #48]
  14:	add	x23, x0, #0x10
  18:	stp	x25, x26, [sp, #64]
  1c:	mov	x25, x1
  20:	ldr	x2, [x21, #24]
  24:	stp	x19, x20, [sp, #16]
  28:	ldr	x1, [x23, #24]
  2c:	ldr	x3, [x21, #8]
  30:	sub	x24, x2, x1
  34:	str	x27, [sp, #80]
  38:	mov	x27, x0
  3c:	ldr	x0, [x0, #48]
  40:	asr	x20, x24, #3
  44:	ldr	x4, [x27, #16]
  48:	sub	x0, x0, x3
  4c:	sub	x3, x20, #0x1
  50:	lsl	x3, x3, #6
  54:	add	x3, x3, x0, asr #3
  58:	ldr	x0, [x23, #16]
  5c:	sub	x0, x0, x4
  60:	mov	x4, #0xfffffffffffffff     	// #1152921504606846975
  64:	add	x0, x3, x0, asr #3
  68:	cmp	x0, x4
  6c:	b.ne	7c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x7c>  // b.any
  70:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  74:	add	x0, x0, #0x0
  78:	bl	0 <_ZSt20__throw_length_errorPKc>
  7c:	ldp	x5, x0, [x27]
  80:	sub	x3, x2, x5
  84:	sub	x3, x0, x3, asr #3
  88:	cmp	x3, #0x1
  8c:	b.hi	f4 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xf4>  // b.pmore
  90:	add	x19, x20, #0x2
  94:	cmp	x0, x19, lsl #1
  98:	b.ls	164 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x164>  // b.plast
  9c:	sub	x19, x0, x19
  a0:	add	x0, x2, #0x8
  a4:	sub	x2, x0, x1
  a8:	lsr	x19, x19, #1
  ac:	add	x19, x5, x19, lsl #3
  b0:	cmp	x1, x19
  b4:	b.ls	14c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x14c>  // b.plast
  b8:	cmp	x1, x0
  bc:	b.eq	c8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc8>  // b.none
  c0:	mov	x0, x19
  c4:	bl	0 <memmove>
  c8:	ldr	x0, [x19]
  cc:	str	x0, [x23, #8]
  d0:	str	x19, [x23, #24]
  d4:	add	x0, x0, #0x200
  d8:	str	x0, [x23, #16]
  dc:	add	x0, x19, x24
  e0:	str	x0, [x21, #24]
  e4:	ldr	x0, [x19, x24]
  e8:	str	x0, [x21, #8]
  ec:	add	x0, x0, #0x200
  f0:	str	x0, [x21, #16]
  f4:	ldr	x19, [x27, #72]
  f8:	mov	x0, #0x200                 	// #512
  fc:	bl	0 <_Znwm>
 100:	ldr	x1, [x25]
 104:	ldp	x23, x24, [sp, #48]
 108:	ldp	x25, x26, [sp, #64]
 10c:	str	x0, [x19, #8]
 110:	ldp	x19, x20, [sp, #16]
 114:	ldr	x0, [x27, #48]
 118:	str	x1, [x0]
 11c:	ldr	x0, [x27, #72]
 120:	add	x1, x0, #0x8
 124:	ldr	x0, [x0, #8]
 128:	str	x0, [x21, #8]
 12c:	str	x1, [x21, #24]
 130:	add	x1, x0, #0x200
 134:	str	x1, [x21, #16]
 138:	ldp	x21, x22, [sp, #32]
 13c:	str	x0, [x27, #48]
 140:	ldr	x27, [sp, #80]
 144:	ldp	x29, x30, [sp], #96
 148:	ret
 14c:	cmp	x1, x0
 150:	b.eq	c8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc8>  // b.none
 154:	add	x0, x24, #0x8
 158:	sub	x0, x0, x2
 15c:	add	x0, x19, x0
 160:	b	c4 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc4>
 164:	cmp	x0, #0x0
 168:	add	x22, x0, #0x2
 16c:	csinc	x0, x0, xzr, ne  // ne = any
 170:	add	x22, x22, x0
 174:	cmp	x22, x4
 178:	b.ls	180 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x180>  // b.plast
 17c:	bl	0 <_ZSt17__throw_bad_allocv>
 180:	lsl	x0, x22, #3
 184:	bl	0 <_Znwm>
 188:	sub	x19, x22, x19
 18c:	mov	x26, x0
 190:	ldr	x2, [x27, #72]
 194:	lsr	x19, x19, #1
 198:	ldr	x1, [x27, #40]
 19c:	add	x2, x2, #0x8
 1a0:	add	x19, x0, x19, lsl #3
 1a4:	cmp	x1, x2
 1a8:	b.eq	1b8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1b8>  // b.none
 1ac:	sub	x2, x2, x1
 1b0:	mov	x0, x19
 1b4:	bl	0 <memmove>
 1b8:	ldr	x0, [x27]
 1bc:	bl	0 <_ZdlPv>
 1c0:	stp	x26, x22, [x27]
 1c4:	b	c8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc8>

Disassembly of section .text._ZNSt5dequeIlSaIlEE9push_backERKl:

0000000000000000 <_ZNSt5dequeIlSaIlEE9push_backERKl>:
   0:	ldr	x5, [x0, #64]
   4:	mov	x3, x0
   8:	ldr	x2, [x0, #48]
   c:	sub	x5, x5, #0x8
  10:	mov	x4, x1
  14:	cmp	x2, x5
  18:	b.eq	30 <_ZNSt5dequeIlSaIlEE9push_backERKl+0x30>  // b.none
  1c:	mov	x1, x2
  20:	ldr	x0, [x4]
  24:	str	x0, [x1], #8
  28:	str	x1, [x3, #48]
  2c:	ret
  30:	b	0 <_ZNSt5dequeIlSaIlEE9push_backERKl>

Disassembly of section .text._ZNSt15_Deque_iteratorIlRlPlEmmEv:

0000000000000000 <_ZNSt15_Deque_iteratorIlRlPlEmmEv>:
   0:	ldp	x2, x1, [x0]
   4:	cmp	x2, x1
   8:	b.ne	2c <_ZNSt15_Deque_iteratorIlRlPlEmmEv+0x2c>  // b.any
   c:	ldr	x1, [x0, #24]
  10:	sub	x2, x1, #0x8
  14:	ldur	x1, [x1, #-8]
  18:	str	x1, [x0, #8]
  1c:	str	x2, [x0, #24]
  20:	add	x1, x1, #0x200
  24:	str	x1, [x0]
  28:	str	x1, [x0, #16]
  2c:	ldr	x1, [x0]
  30:	sub	x1, x1, #0x8
  34:	str	x1, [x0]
  38:	ret

Disassembly of section .text._ZStmiINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEERS5_PS5_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKSC_SF_:

0000000000000000 <_ZStmiINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEERS5_PS5_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKSC_SF_>:
   0:	ldr	x3, [x1, #24]
   4:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	ldr	x2, [x0, #24]
   c:	movk	x4, #0xaaab
  10:	sub	x2, x2, x3
  14:	ldp	x3, x0, [x0]
  18:	asr	x2, x2, #3
  1c:	sub	x2, x2, #0x1
  20:	sub	x3, x3, x0
  24:	mov	x0, #0x15                  	// #21
  28:	asr	x3, x3, #3
  2c:	mul	x3, x3, x4
  30:	madd	x2, x2, x0, x3
  34:	ldr	x0, [x1, #16]
  38:	ldr	x1, [x1]
  3c:	sub	x0, x0, x1
  40:	asr	x0, x0, #3
  44:	madd	x0, x0, x4, x2
  48:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	ldr	x0, [x0, #48]
  18:	stp	x21, x22, [sp, #32]
  1c:	ldr	x1, [x19, #64]
  20:	sub	x1, x1, #0x18
  24:	cmp	x0, x1
  28:	b.eq	54 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x54>  // b.none
  2c:	ldp	x2, x3, [x20]
  30:	stp	x2, x3, [x0]
  34:	add	x0, x0, #0x18
  38:	ldr	x1, [x20, #16]
  3c:	stur	x1, [x0, #-8]
  40:	ldp	x21, x22, [sp, #32]
  44:	str	x0, [x19, #48]
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret
  54:	add	x21, x19, #0x30
  58:	add	x1, x19, #0x10
  5c:	mov	x0, x21
  60:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  64:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  68:	movk	x1, #0x555, lsl #48
  6c:	cmp	x0, x1
  70:	b.ne	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x80>  // b.any
  74:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <_ZSt20__throw_length_errorPKc>
  80:	mov	x1, #0x1                   	// #1
  84:	mov	x0, x19
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  8c:	ldr	x22, [x19, #72]
  90:	mov	x0, #0x1f8                 	// #504
  94:	bl	0 <_Znwm>
  98:	ldp	x2, x3, [x20]
  9c:	str	x0, [x22, #8]
  a0:	ldr	x0, [x19, #48]
  a4:	stp	x2, x3, [x0]
  a8:	ldr	x1, [x20, #16]
  ac:	str	x1, [x0, #16]
  b0:	ldr	x0, [x19, #72]
  b4:	add	x1, x0, #0x8
  b8:	ldr	x0, [x0, #8]
  bc:	str	x0, [x21, #8]
  c0:	str	x1, [x21, #24]
  c4:	add	x1, x0, #0x1f8
  c8:	str	x1, [x21, #16]
  cc:	b	40 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x40>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	ldr	x0, [x0, #48]
  18:	stp	x21, x22, [sp, #32]
  1c:	ldr	x1, [x19, #64]
  20:	sub	x1, x1, #0x18
  24:	cmp	x0, x1
  28:	b.eq	54 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_+0x54>  // b.none
  2c:	ldp	x2, x3, [x20]
  30:	stp	x2, x3, [x0]
  34:	add	x0, x0, #0x18
  38:	ldr	x1, [x20, #16]
  3c:	stur	x1, [x0, #-8]
  40:	ldp	x21, x22, [sp, #32]
  44:	str	x0, [x19, #48]
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret
  54:	add	x21, x19, #0x30
  58:	add	x1, x19, #0x10
  5c:	mov	x0, x21
  60:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>
  64:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  68:	movk	x1, #0x555, lsl #48
  6c:	cmp	x0, x1
  70:	b.ne	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_+0x80>  // b.any
  74:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <_ZSt20__throw_length_errorPKc>
  80:	mov	x1, #0x1                   	// #1
  84:	mov	x0, x19
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>
  8c:	ldr	x22, [x19, #72]
  90:	mov	x0, #0x1f8                 	// #504
  94:	bl	0 <_Znwm>
  98:	ldp	x2, x3, [x20]
  9c:	str	x0, [x22, #8]
  a0:	ldr	x0, [x19, #48]
  a4:	stp	x2, x3, [x0]
  a8:	ldr	x1, [x20, #16]
  ac:	str	x1, [x0, #16]
  b0:	ldr	x0, [x19, #72]
  b4:	add	x1, x0, #0x8
  b8:	ldr	x0, [x0, #8]
  bc:	str	x0, [x21, #8]
  c0:	str	x1, [x21, #24]
  c4:	add	x1, x0, #0x1f8
  c8:	str	x1, [x21, #16]
  cc:	b	40 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_+0x40>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16translate_nocaseEc:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16translate_nocaseEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	and	w19, w1, #0xff
  10:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  14:	mov	w1, w19
  18:	ldr	x19, [sp, #16]
  1c:	ldp	x29, x30, [sp], #32
  20:	b	0 <_ZNKSt7__cxx1112regex_traitsIcE16translate_nocaseEc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbnz	w0, #0, 54 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x54>
  2c:	mov	x0, x19
  30:	bl	0 <__cxa_guard_acquire>
  34:	cbz	w0, 54 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x54>
  38:	ldr	x0, [x21]
  3c:	mov	w1, #0x0                   	// #0
  40:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x1, [x20]
  48:	strb	w0, [x1]
  4c:	mov	x0, x19
  50:	bl	0 <__cxa_guard_release>
  54:	ldr	x0, [x21]
  58:	mov	w1, w22
  5c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x20, [x20]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldrb	w1, [x20]
  6c:	ldp	x19, x20, [sp, #16]
  70:	cmp	w1, w0, uxtb
  74:	cset	w0, ne  // ne = any
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbnz	w0, #0, 54 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x54>
  2c:	mov	x0, x19
  30:	bl	0 <__cxa_guard_acquire>
  34:	cbz	w0, 54 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x54>
  38:	ldr	x0, [x21]
  3c:	mov	w1, #0x0                   	// #0
  40:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x1, [x20]
  48:	strb	w0, [x1]
  4c:	mov	x0, x19
  50:	bl	0 <__cxa_guard_release>
  54:	ldr	x0, [x21]
  58:	mov	w1, w22
  5c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  60:	ldr	x20, [x20]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldrb	w1, [x20]
  6c:	ldp	x19, x20, [sp, #16]
  70:	cmp	w1, w0, uxtb
  74:	cset	w0, ne  // ne = any
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldrb	w1, [x1]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  1c:	cmp	w19, w0, uxtb
  20:	cset	w0, eq  // eq = none
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldrb	w1, [x1]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  1c:	cmp	w19, w0, uxtb
  20:	cset	w0, eq  // eq = none
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	str	x21, [sp, #32]
  18:	ldrb	w1, [x1]
  1c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	and	w20, w0, #0xff
  24:	ldr	x0, [x19]
  28:	mov	w1, #0xa                   	// #10
  2c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  30:	and	w21, w0, #0xff
  34:	ldr	x0, [x19]
  38:	mov	w1, #0xd                   	// #13
  3c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  40:	and	w0, w0, #0xff
  44:	cmp	w20, w21
  48:	ccmp	w20, w0, #0x4, ne  // ne = any
  4c:	cset	w0, ne  // ne = any
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	str	x21, [sp, #32]
  18:	ldrb	w1, [x1]
  1c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	and	w20, w0, #0xff
  24:	ldr	x0, [x19]
  28:	mov	w1, #0xa                   	// #10
  2c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  30:	and	w21, w0, #0xff
  34:	ldr	x0, [x19]
  38:	mov	w1, #0xd                   	// #13
  3c:	bl	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  40:	and	w0, w0, #0xff
  44:	cmp	w20, w21
  48:	ccmp	w20, w0, #0x4, ne  // ne = any
  4c:	cset	w0, ne  // ne = any
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x24, x2
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x23, x25, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x22, x0
  24:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  28:	sub	x2, x25, x23
  2c:	cmp	x0, x2, asr #2
  30:	b.ne	40 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	mov	x21, x1
  44:	asr	x1, x2, #2
  48:	cmp	x1, #0x0
  4c:	sub	x26, x21, x23
  50:	csinc	x19, x1, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	124 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.hs, b.nlast
  5c:	mov	x20, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #2
  70:	bl	0 <_Znwm>
  74:	mov	x20, x0
  78:	add	x0, x20, x26
  7c:	ldrh	w2, [x24]
  80:	ldrb	w1, [x24, #2]
  84:	strh	w2, [x20, x26]
  88:	mov	x2, x23
  8c:	strb	w1, [x0, #2]
  90:	mov	x0, x20
  94:	add	x0, x0, #0x4
  98:	cmp	x21, x2
  9c:	b.ne	d8 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd8>  // b.any
  a0:	sub	x1, x2, x23
  a4:	mov	x21, x2
  a8:	add	x1, x1, #0x4
  ac:	add	x1, x20, x1
  b0:	mov	x0, x1
  b4:	cmp	x21, x25
  b8:	b.eq	f0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf0>  // b.none
  bc:	ldrh	w4, [x21]
  c0:	add	x0, x0, #0x4
  c4:	ldrb	w3, [x21, #2]
  c8:	add	x21, x21, #0x4
  cc:	sturh	w4, [x0, #-4]
  d0:	sturb	w3, [x0, #-2]
  d4:	b	b4 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xb4>
  d8:	ldrh	w3, [x2]
  dc:	add	x2, x2, #0x4
  e0:	ldurb	w1, [x2, #-2]
  e4:	sturh	w3, [x0, #-4]
  e8:	sturb	w1, [x0, #-2]
  ec:	b	94 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x94>
  f0:	sub	x21, x21, x2
  f4:	mov	x0, x23
  f8:	add	x21, x1, x21
  fc:	add	x19, x20, x19, lsl #2
 100:	bl	0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 104:	ldp	x23, x24, [sp, #48]
 108:	ldp	x25, x26, [sp, #64]
 10c:	stp	x20, x21, [x22]
 110:	str	x19, [x22, #16]
 114:	ldp	x19, x20, [sp, #16]
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x29, x30, [sp], #80
 120:	ret
 124:	mov	x19, x0
 128:	b	6c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE9push_backERKS3_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE9push_backERKS3_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	30 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE9push_backERKS3_+0x30>  // b.none
  14:	ldrh	w4, [x2]
  18:	add	x1, x1, #0x4
  1c:	ldrb	w0, [x2, #2]
  20:	sturh	w4, [x1, #-4]
  24:	sturb	w0, [x1, #-2]
  28:	str	x1, [x3, #8]
  2c:	ret
  30:	b	0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE9push_backERKS3_>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w3, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	and	w20, w2, #0xff
  18:	ldr	x2, [x1, #8]
  1c:	ldr	x1, [x1]
  20:	ldr	x0, [x0, #104]
  24:	add	x2, x1, x2
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  2c:	str	w0, [sp, #40]
  30:	ubfx	x2, x0, #16, #8
  34:	tbnz	w0, #16, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  38:	ldrh	w0, [sp, #40]
  3c:	cbnz	w0, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  40:	bl	0 <abort>
  44:	cbnz	w20, 60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x60>
  48:	ldrh	w1, [sp, #40]
  4c:	add	x0, x19, #0x60
  50:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	add	x1, sp, #0x28
  64:	add	x0, x19, #0x48
  68:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  6c:	b	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x54>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w3, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	and	w20, w2, #0xff
  18:	ldr	x2, [x1, #8]
  1c:	ldr	x1, [x1]
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x1, x2
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  2c:	str	w0, [sp, #40]
  30:	ubfx	x2, x0, #16, #8
  34:	tbnz	w0, #16, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  38:	ldrh	w0, [sp, #40]
  3c:	cbnz	w0, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  40:	bl	0 <abort>
  44:	cbnz	w20, 60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x60>
  48:	ldrh	w1, [sp, #40]
  4c:	add	x0, x19, #0x60
  50:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	add	x1, sp, #0x28
  64:	add	x0, x19, #0x48
  68:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  6c:	b	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x54>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w3, #0x1                   	// #1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	and	w20, w2, #0xff
  18:	ldr	x2, [x1, #8]
  1c:	ldr	x1, [x1]
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x1, x2
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  2c:	str	w0, [sp, #40]
  30:	ubfx	x2, x0, #16, #8
  34:	tbnz	w0, #16, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  38:	ldrh	w0, [sp, #40]
  3c:	cbnz	w0, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  40:	bl	0 <abort>
  44:	cbnz	w20, 60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x60>
  48:	ldrh	w1, [sp, #40]
  4c:	add	x0, x19, #0x60
  50:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	add	x1, sp, #0x28
  64:	add	x0, x19, #0x48
  68:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  6c:	b	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x54>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w3, #0x1                   	// #1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	and	w20, w2, #0xff
  18:	ldr	x2, [x1, #8]
  1c:	ldr	x1, [x1]
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x1, x2
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  2c:	str	w0, [sp, #40]
  30:	ubfx	x2, x0, #16, #8
  34:	tbnz	w0, #16, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  38:	ldrh	w0, [sp, #40]
  3c:	cbnz	w0, 44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>
  40:	bl	0 <abort>
  44:	cbnz	w20, 60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x60>
  48:	ldrh	w1, [sp, #40]
  4c:	add	x0, x19, #0x60
  50:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	add	x1, sp, #0x28
  64:	add	x0, x19, #0x48
  68:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  6c:	b	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x54>

Disassembly of section .text._ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_:

0000000000000000 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_>:
   0:	cmp	x0, x1
   4:	b.eq	6c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x6c>  // b.none
   8:	mov	x2, x0
   c:	add	x0, x0, #0x1
  10:	cmp	x1, x0
  14:	b.eq	6c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x6c>  // b.none
  18:	ldurb	w4, [x0, #-1]
  1c:	ldrb	w3, [x2, #1]
  20:	cmp	w4, w3
  24:	b.ne	8 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x8>  // b.any
  28:	cmp	x1, x2
  2c:	b.ne	38 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x38>  // b.any
  30:	mov	x0, x2
  34:	ret
  38:	add	x0, x0, #0x1
  3c:	add	x3, x2, #0x1
  40:	cmp	x0, x1
  44:	b.eq	64 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x64>  // b.none
  48:	ldrb	w4, [x0]
  4c:	ldrb	w5, [x2]
  50:	cmp	w5, w4
  54:	b.eq	38 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x38>  // b.none
  58:	strb	w4, [x2, #1]
  5c:	mov	x2, x3
  60:	b	38 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x38>
  64:	mov	x0, x3
  68:	b	34 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x34>
  6c:	mov	x2, x0
  70:	b	30 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x30>

Disassembly of section .text._ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_:

0000000000000000 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_>:
   0:	mov	x3, x1
   4:	cmp	x2, x1
   8:	b.eq	68 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x68>  // b.none
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	x29, sp
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x2
  1c:	mov	x20, x0
  20:	ldr	x2, [x0, #8]
  24:	cmp	x19, x2
  28:	b.eq	40 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x40>  // b.none
  2c:	mov	x0, x3
  30:	sub	x2, x2, x19
  34:	mov	x1, x19
  38:	bl	0 <memmove>
  3c:	mov	x3, x0
  40:	ldr	x0, [x20, #8]
  44:	sub	x19, x0, x19
  48:	add	x19, x3, x19
  4c:	cmp	x19, x0
  50:	b.eq	58 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x58>  // b.none
  54:	str	x19, [x20, #8]
  58:	mov	x0, x3
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	mov	x0, x1
  6c:	ret

Disassembly of section .text._ZNSt6bitsetILm256EE9referenceaSEb:

0000000000000000 <_ZNSt6bitsetILm256EE9referenceaSEb>:
   0:	ldr	x3, [x0]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x4, [x0, #8]
   c:	tst	w1, #0xff
  10:	lsl	x2, x2, x4
  14:	ldr	x4, [x3]
  18:	bic	x5, x4, x2
  1c:	orr	x2, x2, x4
  20:	csel	x2, x2, x5, ne  // ne = any
  24:	str	x2, [x3]
  28:	ret

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_ED2Ev:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x20
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  18:	mov	x0, x19
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	str	x21, [sp, #32]
  18:	ldr	x21, [x0, #8]
  1c:	cmp	x21, x20
  20:	b.eq	34 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED1Ev+0x34>  // b.none
  24:	mov	x0, x20
  28:	add	x20, x20, #0x40
  2c:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED1Ev>
  30:	b	1c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED1Ev+0x1c>
  34:	ldr	x0, [x19]
  38:	cbz	x0, 4c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED1Ev+0x4c>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #72]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED1Ev>
  18:	add	x0, x19, #0x30
  1c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED1Ev>
  20:	add	x0, x19, #0x18
  24:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED1Ev>
  28:	ldr	x0, [x19]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED1Ev>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #72]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED1Ev>
  18:	add	x0, x19, #0x30
  1c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED1Ev>
  20:	add	x0, x19, #0x18
  24:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED1Ev>
  28:	ldr	x0, [x19]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED1Ev>

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x2
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x21, x2
  20:	str	x23, [sp, #48]
  24:	mov	x23, x1
  28:	cmp	x19, x23
  2c:	b.eq	6c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x6c>  // b.none
  30:	ldp	x0, x1, [x19]
  34:	stp	x0, x1, [x20]
  38:	ldp	x0, x1, [x19, #16]
  3c:	stp	x0, x1, [x20, #16]
  40:	ldp	x0, x1, [x19, #32]
  44:	stp	x0, x1, [x20, #32]
  48:	ldr	w0, [x19]
  4c:	cmp	w0, #0xb
  50:	b.ne	60 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x60>  // b.any
  54:	add	x1, x19, #0x10
  58:	add	x0, x20, #0x10
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_>
  60:	add	x19, x19, #0x30
  64:	add	x20, x20, #0x30
  68:	b	28 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x28>
  6c:	sub	x19, x19, x22
  70:	mov	x0, #0xaaab                	// #43691
  74:	movk	x0, #0xaaaa, lsl #16
  78:	lsr	x19, x19, #4
  7c:	movk	x0, #0xaaaa, lsl #32
  80:	movk	x0, #0xaaa, lsl #48
  84:	ldr	x23, [sp, #48]
  88:	mul	x19, x19, x0
  8c:	mov	x0, #0x30                  	// #48
  90:	and	x19, x19, #0xfffffffffffffff
  94:	madd	x0, x19, x0, x21
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x21, x22, [sp, #32]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	stp	x23, x24, [sp, #48]
  14:	ldp	x22, x24, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x0, #0xaaab
  24:	stp	x25, x26, [sp, #64]
  28:	sub	x19, x24, x22
  2c:	asr	x19, x19, #4
  30:	mul	x19, x19, x0
  34:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	movk	x0, #0x2aa, lsl #48
  3c:	cmp	x19, x0
  40:	b.ne	50 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x50>  // b.any
  44:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	cmp	x19, #0x0
  54:	mov	x23, x1
  58:	csinc	x1, x19, xzr, ne  // ne = any
  5c:	mov	x25, x2
  60:	adds	x19, x19, x1
  64:	sub	x26, x23, x22
  68:	b.cs	10c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x10c>  // b.hs, b.nlast
  6c:	mov	x20, #0x0                   	// #0
  70:	cbz	x19, 8c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x8c>
  74:	cmp	x19, x0
  78:	csel	x19, x19, x0, ls  // ls = plast
  7c:	mov	x0, #0x30                  	// #48
  80:	mul	x0, x19, x0
  84:	bl	0 <_Znwm>
  88:	mov	x20, x0
  8c:	mov	x1, x25
  90:	add	x0, x20, x26
  94:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  98:	mov	x1, x23
  9c:	mov	x2, x20
  a0:	mov	x0, x22
  a4:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a8:	mov	x1, x24
  ac:	add	x2, x0, #0x30
  b0:	mov	x0, x23
  b4:	mov	x23, x22
  b8:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  bc:	mov	x25, x0
  c0:	cmp	x23, x24
  c4:	b.eq	d8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd8>  // b.none
  c8:	mov	x0, x23
  cc:	add	x23, x23, #0x30
  d0:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d4:	b	c0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc0>
  d8:	cbz	x22, e4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe4>
  dc:	mov	x0, x22
  e0:	bl	0 <_ZdlPv>
  e4:	mov	x0, #0x30                  	// #48
  e8:	ldp	x23, x24, [sp, #48]
  ec:	madd	x19, x19, x0, x20
  f0:	stp	x20, x25, [x21]
  f4:	str	x19, [x21, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	mov	x19, x0
 110:	b	7c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x7c>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x19, x0, #0x38
  10:	mov	x20, x0
  14:	ldp	x0, x3, [x19, #8]
  18:	cmp	x0, x3
  1c:	b.eq	60 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE+0x60>  // b.none
  20:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE>
  24:	ldr	x0, [x19, #8]
  28:	add	x0, x0, #0x30
  2c:	str	x0, [x19, #8]
  30:	ldr	x0, [x19, #8]
  34:	ldr	x1, [x20, #56]
  38:	sub	x0, x0, x1
  3c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40:	movk	x1, #0xaaab
  44:	asr	x0, x0, #4
  48:	mul	x0, x0, x1
  4c:	mov	x1, #0x86a0                	// #34464
  50:	movk	x1, #0x1, lsl #16
  54:	cmp	x0, x1
  58:	b.ls	74 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE+0x74>  // b.plast
  5c:	bl	0 <abort>
  60:	mov	x2, x1
  64:	mov	x1, x0
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE>
  70:	b	30 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE+0x30>
  74:	sub	x0, x0, #0x1
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0, #40]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x2, #0x1
  18:	str	x2, [sp, #56]
  1c:	ldr	x3, [x0, #16]
  20:	str	x21, [sp, #32]
  24:	str	x1, [x0, #40]
  28:	ldr	x1, [x0, #8]
  2c:	cmp	x1, x3
  30:	b.eq	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x9c>  // b.none
  34:	str	x2, [x1], #8
  38:	str	x1, [x0, #8]
  3c:	mov	w0, #0x8                   	// #8
  40:	str	w0, [sp, #64]
  44:	mov	x0, #0xffffffffffffffff    	// #-1
  48:	add	x20, sp, #0x70
  4c:	add	x21, sp, #0x40
  50:	str	x0, [sp, #72]
  54:	ldr	x0, [sp, #56]
  58:	mov	x1, x21
  5c:	str	x0, [sp, #80]
  60:	mov	x0, x20
  64:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  68:	mov	x1, x20
  6c:	mov	x0, x19
  70:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  74:	mov	x19, x0
  78:	mov	x0, x20
  7c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  88:	mov	x0, x19
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldr	x21, [sp, #32]
  94:	ldp	x29, x30, [sp], #160
  98:	ret
  9c:	add	x2, sp, #0x38
  a0:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  a4:	b	3c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x3c>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	w1, #0xb                   	// #11
  18:	add	x19, sp, #0x60
  1c:	str	w1, [sp, #48]
  20:	mov	x1, #0xffffffffffffffff    	// #-1
  24:	str	x21, [sp, #32]
  28:	add	x21, sp, #0x30
  2c:	str	x1, [sp, #56]
  30:	mov	x1, x19
  34:	str	xzr, [sp, #80]
  38:	str	xzr, [sp, #112]
  3c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  40:	add	x1, sp, #0x40
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  54:	mov	x1, x21
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  60:	mov	x1, x19
  64:	mov	x0, x20
  68:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  6c:	mov	x20, x0
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  78:	mov	x0, x21
  7c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  80:	mov	x0, x20
  84:	ldp	x19, x20, [sp, #16]
  88:	ldr	x21, [sp, #32]
  8c:	ldp	x29, x30, [sp], #144
  90:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x19, sp, #0x60
  10:	add	x20, sp, #0x30
  14:	str	x21, [sp, #32]
  18:	mov	x21, x0
  1c:	mov	w0, #0x2                   	// #2
  20:	str	w0, [sp, #48]
  24:	mov	x0, x19
  28:	stp	x1, x2, [sp, #56]
  2c:	mov	x1, x20
  30:	strb	w3, [sp, #72]
  34:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  38:	mov	x1, x19
  3c:	mov	x0, x21
  40:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  44:	mov	x21, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  50:	mov	x0, x20
  54:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  58:	mov	x0, x21
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldr	x21, [sp, #32]
  64:	ldp	x29, x30, [sp], #144
  68:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	w1, #0xa                   	// #10
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	add	x20, sp, #0x20
  14:	str	w1, [sp, #32]
  18:	mov	x1, #0xffffffffffffffff    	// #-1
  1c:	str	x1, [sp, #40]
  20:	mov	x1, x20
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv>
  34:	mov	x0, x19
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #80
  40:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	w0, #0x9                   	// #9
  14:	str	w0, [sp, #48]
  18:	mov	x0, #0xffffffffffffffff    	// #-1
  1c:	str	x0, [sp, #56]
  20:	add	x19, sp, #0x60
  24:	ldr	x0, [x20, #8]
  28:	str	x21, [sp, #32]
  2c:	add	x21, sp, #0x30
  30:	ldr	x1, [x0, #-8]!
  34:	str	x0, [x20, #8]
  38:	mov	x0, x19
  3c:	str	x1, [sp, #64]
  40:	mov	x1, x21
  44:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  48:	mov	x1, x19
  4c:	mov	x0, x20
  50:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  54:	mov	x20, x0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  60:	mov	x0, x21
  64:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  68:	mov	x0, x20
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldr	x21, [sp, #32]
  74:	ldp	x29, x30, [sp], #144
  78:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	w1, #0xc                   	// #12
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	add	x20, sp, #0x20
  14:	str	w1, [sp, #32]
  18:	mov	x1, #0xffffffffffffffff    	// #-1
  1c:	str	x1, [sp, #40]
  20:	mov	x1, x20
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv>
  34:	mov	x0, x19
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #80
  40:	ret

Disassembly of section .text._ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_:

0000000000000000 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_>:
   0:	sub	x4, x1, x0
   4:	cmp	x4, #0x0
   8:	b.le	38 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x38>
   c:	asr	x3, x4, #1
  10:	ldrb	w7, [x2]
  14:	add	x5, x0, x4, asr #1
  18:	ldrb	w6, [x0, x3]
  1c:	cmp	w7, w6
  20:	b.ls	30 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x30>  // b.plast
  24:	sub	x3, x4, x3
  28:	add	x0, x5, #0x1
  2c:	sub	x3, x3, #0x1
  30:	mov	x4, x3
  34:	b	4 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x4>
  38:	cmp	x0, x1
  3c:	b.eq	54 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x54>  // b.none
  40:	ldrb	w0, [x0]
  44:	ldrb	w1, [x2]
  48:	cmp	w1, w0
  4c:	cset	w0, cs  // cs = hs, nlast
  50:	ret
  54:	mov	w0, #0x0                   	// #0
  58:	b	50 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x50>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x2
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x8
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x1
  20:	mov	x24, x0
  24:	str	x25, [sp, #64]
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	subs	x19, x19, x23
  30:	b.pl	40 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x40>  // b.nfrst
  34:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	mov	x22, x0
  44:	b.eq	b0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>  // b.none
  48:	mov	x0, x19
  4c:	bl	0 <_Znwm>
  50:	mov	x20, x0
  54:	add	x25, x20, x19
  58:	cbz	x19, 6c <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x6c>
  5c:	mov	x2, x19
  60:	mov	x1, x23
  64:	mov	x0, x20
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [x22]
  70:	mov	x2, x25
  74:	mov	x1, x20
  78:	ldr	x3, [x0, #40]
  7c:	mov	x0, x22
  80:	add	x22, sp, #0x60
  84:	blr	x3
  88:	mov	x0, x24
  8c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  90:	mov	x23, x0
  94:	add	x0, x22, #0x10
  98:	str	x0, [sp, #96]
  9c:	cbnz	x20, b8 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb8>
  a0:	cbz	x25, b8 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb8>
  a4:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  a8:	add	x0, x0, #0x0
  ac:	bl	0 <_ZSt19__throw_logic_errorPKc>
  b0:	mov	x20, #0x0                   	// #0
  b4:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>
  b8:	str	x19, [sp, #88]
  bc:	cmp	x19, #0xf
  c0:	b.ls	e0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe0>  // b.plast
  c4:	add	x1, sp, #0x58
  c8:	mov	x0, x22
  cc:	mov	x2, #0x0                   	// #0
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  d4:	str	x0, [sp, #96]
  d8:	ldr	x0, [sp, #88]
  dc:	str	x0, [sp, #112]
  e0:	ldr	x0, [sp, #96]
  e4:	mov	x2, x25
  e8:	mov	x1, x20
  ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
  f0:	ldp	x0, x1, [sp, #88]
  f4:	str	x0, [sp, #104]
  f8:	mov	x8, x21
  fc:	strb	wzr, [x1, x0]
 100:	mov	x0, x23
 104:	ldp	x1, x2, [sp, #96]
 108:	add	x2, x1, x2
 10c:	bl	0 <_ZNKSt7__cxx117collateIcE9transformEPKcS3_>
 110:	mov	x0, x22
 114:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 118:	mov	x0, x20
 11c:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
 120:	mov	x0, x21
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldr	x25, [sp, #64]
 134:	ldp	x29, x30, [sp], #128
 138:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEEC2ERKS1_:

0000000000000000 <_ZNSt6vectorIcSaIcEEC1ERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x20, [x1]
  14:	stp	xzr, xzr, [x19]
  18:	str	xzr, [x19, #16]
  1c:	str	x21, [sp, #32]
  20:	mov	x21, x1
  24:	subs	x20, x20, x0
  28:	cbz	x20, 84 <_ZNSt6vectorIcSaIcEEC1ERKS1_+0x84>
  2c:	b.pl	34 <_ZNSt6vectorIcSaIcEEC1ERKS1_+0x34>  // b.nfrst
  30:	bl	0 <_ZSt17__throw_bad_allocv>
  34:	mov	x0, x20
  38:	bl	0 <_Znwm>
  3c:	mov	x3, x0
  40:	add	x20, x3, x20
  44:	str	x20, [x19, #16]
  48:	ldr	x1, [x21]
  4c:	stp	x3, x3, [x19]
  50:	ldr	x20, [x21, #8]
  54:	subs	x20, x20, x1
  58:	b.eq	6c <_ZNSt6vectorIcSaIcEEC1ERKS1_+0x6c>  // b.none
  5c:	mov	x0, x3
  60:	mov	x2, x20
  64:	bl	0 <memmove>
  68:	mov	x3, x0
  6c:	add	x3, x3, x20
  70:	ldr	x21, [sp, #32]
  74:	str	x3, [x19, #8]
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x3, #0x0                   	// #0
  88:	b	40 <_ZNSt6vectorIcSaIcEEC1ERKS1_+0x40>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	ldp	x0, x21, [x1]
  1c:	stp	x23, x24, [sp, #48]
  20:	stp	xzr, xzr, [x20]
  24:	str	xzr, [x20, #16]
  28:	sub	x21, x21, x0
  2c:	cmp	xzr, x21, asr #5
  30:	b.eq	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_+0x90>  // b.none
  34:	asr	x1, x21, #5
  38:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  3c:	cmp	x1, x0
  40:	b.ls	48 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_+0x48>  // b.plast
  44:	bl	0 <_ZSt17__throw_bad_allocv>
  48:	mov	x0, x21
  4c:	bl	0 <_Znwm>
  50:	mov	x19, x0
  54:	ldr	x24, [x22]
  58:	add	x21, x19, x21
  5c:	mov	x23, x19
  60:	str	x21, [x20, #16]
  64:	ldr	x21, [x22, #8]
  68:	mov	x22, x24
  6c:	stp	x19, x19, [x20]
  70:	cmp	x21, x22
  74:	b.eq	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_+0x98>  // b.none
  78:	mov	x1, x22
  7c:	mov	x0, x23
  80:	add	x22, x22, #0x20
  84:	add	x23, x23, #0x20
  88:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  8c:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_+0x70>
  90:	mov	x19, #0x0                   	// #0
  94:	b	54 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_+0x54>
  98:	sub	x21, x21, x24
  9c:	add	x19, x19, x21
  a0:	ldp	x21, x22, [sp, #32]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	str	x19, [x20, #8]
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x20, [x1]
  14:	stp	xzr, xzr, [x19]
  18:	str	xzr, [x19, #16]
  1c:	str	x21, [sp, #32]
  20:	mov	x21, x1
  24:	sub	x20, x20, x0
  28:	cmp	xzr, x20, asr #1
  2c:	b.eq	88 <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_+0x88>  // b.none
  30:	asr	x1, x20, #1
  34:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  38:	cmp	x1, x0
  3c:	b.ls	44 <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_+0x44>  // b.plast
  40:	bl	0 <_ZSt17__throw_bad_allocv>
  44:	mov	x0, x20
  48:	bl	0 <_Znwm>
  4c:	ldp	x4, x1, [x21]
  50:	mov	x3, x0
  54:	add	x20, x0, x20
  58:	stp	x0, x0, [x19]
  5c:	str	x20, [x19, #16]
  60:	mov	x2, x4
  64:	cmp	x1, x2
  68:	b.eq	90 <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_+0x90>  // b.none
  6c:	ldrb	w6, [x2]
  70:	add	x3, x3, #0x2
  74:	ldrb	w5, [x2, #1]
  78:	add	x2, x2, #0x2
  7c:	sturb	w6, [x3, #-2]
  80:	sturb	w5, [x3, #-1]
  84:	b	64 <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_+0x64>
  88:	mov	x0, #0x0                   	// #0
  8c:	b	4c <_ZNSt6vectorISt4pairIccESaIS1_EEC1ERKS3_+0x4c>
  90:	sub	x1, x1, x4
  94:	add	x1, x0, x1
  98:	ldr	x21, [sp, #32]
  9c:	str	x1, [x19, #8]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x0, x20, [x1]
  14:	stp	xzr, xzr, [x19]
  18:	str	xzr, [x19, #16]
  1c:	str	x21, [sp, #32]
  20:	mov	x21, x1
  24:	sub	x20, x20, x0
  28:	cmp	xzr, x20, asr #2
  2c:	b.eq	88 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_+0x88>  // b.none
  30:	asr	x1, x20, #2
  34:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  38:	cmp	x1, x0
  3c:	b.ls	44 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_+0x44>  // b.plast
  40:	bl	0 <_ZSt17__throw_bad_allocv>
  44:	mov	x0, x20
  48:	bl	0 <_Znwm>
  4c:	ldp	x4, x1, [x21]
  50:	mov	x3, x0
  54:	add	x20, x0, x20
  58:	stp	x0, x0, [x19]
  5c:	str	x20, [x19, #16]
  60:	mov	x2, x4
  64:	cmp	x1, x2
  68:	b.eq	90 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_+0x90>  // b.none
  6c:	ldrh	w6, [x2]
  70:	add	x3, x3, #0x4
  74:	ldrb	w5, [x2, #2]
  78:	add	x2, x2, #0x4
  7c:	sturh	w6, [x3, #-4]
  80:	sturb	w5, [x3, #-2]
  84:	b	64 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_+0x64>
  88:	mov	x0, #0x0                   	// #0
  8c:	b	4c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC1ERKS5_+0x4c>
  90:	sub	x1, x1, x4
  94:	add	x1, x0, x1
  98:	ldr	x21, [sp, #32]
  9c:	str	x1, [x19, #8]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	str	x21, [sp, #32]
  14:	mov	x21, x0
  18:	b.eq	48 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x48>  // b.none
  1c:	cmp	w2, #0x3
  20:	b.eq	b4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xb4>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x0, [x1]
  30:	str	x0, [x21]
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	ldr	x20, [x1]
  4c:	mov	x0, #0x98                  	// #152
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	mov	x1, x20
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	add	x1, x20, #0x18
  64:	add	x0, x19, #0x18
  68:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  6c:	add	x1, x20, #0x30
  70:	add	x0, x19, #0x30
  74:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  78:	add	x1, x20, #0x48
  7c:	add	x0, x19, #0x48
  80:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  84:	add	x20, x20, #0x78
  88:	ldur	w0, [x20, #-24]
  8c:	str	w0, [x19, #96]
  90:	ldur	x0, [x20, #-16]
  94:	str	x0, [x19, #104]
  98:	ldurb	w0, [x20, #-8]
  9c:	ld1	{v0.16b, v1.16b}, [x20]
  a0:	strb	w0, [x19, #112]
  a4:	add	x0, x19, #0x78
  a8:	str	x19, [x21]
  ac:	st1	{v0.16b, v1.16b}, [x0]
  b0:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  b4:	ldr	x19, [x0]
  b8:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  bc:	mov	x0, x19
  c0:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  c4:	mov	x0, x19
  c8:	mov	x1, #0x98                  	// #152
  cc:	bl	0 <_ZdlPvm>
  d0:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	str	x21, [sp, #32]
  14:	mov	x21, x0
  18:	b.eq	48 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x48>  // b.none
  1c:	cmp	w2, #0x3
  20:	b.eq	bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xbc>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x0, [x1]
  30:	str	x0, [x21]
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	ldr	x20, [x1]
  4c:	mov	x0, #0xa0                  	// #160
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	mov	x1, x20
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	add	x1, x20, #0x18
  64:	add	x0, x19, #0x18
  68:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  6c:	add	x1, x20, #0x30
  70:	add	x0, x19, #0x30
  74:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  78:	add	x1, x20, #0x48
  7c:	add	x0, x19, #0x48
  80:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  84:	add	x20, x20, #0x80
  88:	ldur	w0, [x20, #-32]
  8c:	str	w0, [x19, #96]
  90:	ldur	x0, [x20, #-24]
  94:	str	x0, [x19, #104]
  98:	ldur	x0, [x20, #-16]
  9c:	str	x0, [x19, #112]
  a0:	ldurb	w0, [x20, #-8]
  a4:	ld1	{v0.16b, v1.16b}, [x20]
  a8:	strb	w0, [x19, #120]
  ac:	add	x0, x19, #0x80
  b0:	str	x19, [x21]
  b4:	st1	{v0.16b, v1.16b}, [x0]
  b8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  bc:	ldr	x19, [x0]
  c0:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  cc:	mov	x0, x19
  d0:	mov	x1, #0xa0                  	// #160
  d4:	bl	0 <_ZdlPvm>
  d8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	ldp	x0, x21, [x1]
  1c:	stp	x23, x24, [sp, #48]
  20:	stp	xzr, xzr, [x20]
  24:	str	xzr, [x20, #16]
  28:	sub	x21, x21, x0
  2c:	cmp	xzr, x21, asr #6
  30:	b.eq	98 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_+0x98>  // b.none
  34:	asr	x1, x21, #6
  38:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
  3c:	cmp	x1, x0
  40:	b.ls	48 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_+0x48>  // b.plast
  44:	bl	0 <_ZSt17__throw_bad_allocv>
  48:	mov	x0, x21
  4c:	bl	0 <_Znwm>
  50:	mov	x19, x0
  54:	ldp	x24, x23, [x22]
  58:	add	x21, x19, x21
  5c:	mov	x22, x19
  60:	str	x21, [x20, #16]
  64:	stp	x19, x19, [x20]
  68:	mov	x21, x24
  6c:	cmp	x23, x21
  70:	b.eq	a0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_+0xa0>  // b.none
  74:	mov	x1, x21
  78:	mov	x0, x22
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  80:	add	x1, x21, #0x20
  84:	add	x0, x22, #0x20
  88:	add	x21, x21, #0x40
  8c:	add	x22, x22, #0x40
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  94:	b	6c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_+0x6c>
  98:	mov	x19, #0x0                   	// #0
  9c:	b	54 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC1ERKS9_+0x54>
  a0:	sub	x23, x23, x24
  a4:	add	x19, x19, x23
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x23, x24, [sp, #48]
  b0:	str	x19, [x20, #8]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	str	x21, [sp, #32]
  14:	mov	x21, x0
  18:	b.eq	48 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x48>  // b.none
  1c:	cmp	w2, #0x3
  20:	b.eq	bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xbc>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x0, [x1]
  30:	str	x0, [x21]
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	ldr	x20, [x1]
  4c:	mov	x0, #0xa0                  	// #160
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	mov	x1, x20
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	add	x1, x20, #0x18
  64:	add	x0, x19, #0x18
  68:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  6c:	add	x1, x20, #0x30
  70:	add	x0, x19, #0x30
  74:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  78:	add	x1, x20, #0x48
  7c:	add	x0, x19, #0x48
  80:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  84:	add	x20, x20, #0x80
  88:	ldur	w0, [x20, #-32]
  8c:	str	w0, [x19, #96]
  90:	ldur	x0, [x20, #-24]
  94:	str	x0, [x19, #104]
  98:	ldur	x0, [x20, #-16]
  9c:	str	x0, [x19, #112]
  a0:	ldurb	w0, [x20, #-8]
  a4:	ld1	{v0.16b, v1.16b}, [x20]
  a8:	strb	w0, [x19, #120]
  ac:	add	x0, x19, #0x80
  b0:	str	x19, [x21]
  b4:	st1	{v0.16b, v1.16b}, [x0]
  b8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  bc:	ldr	x19, [x0]
  c0:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  cc:	mov	x0, x19
  d0:	mov	x1, #0xa0                  	// #160
  d4:	bl	0 <_ZdlPvm>
  d8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	str	x21, [sp, #32]
  14:	mov	x21, x0
  18:	b.eq	48 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x48>  // b.none
  1c:	cmp	w2, #0x3
  20:	b.eq	bc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xbc>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x0, [x1]
  30:	str	x0, [x21]
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	ldr	x20, [x1]
  4c:	mov	x0, #0xa0                  	// #160
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	mov	x1, x20
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	add	x1, x20, #0x18
  64:	add	x0, x19, #0x18
  68:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  6c:	add	x1, x20, #0x30
  70:	add	x0, x19, #0x30
  74:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  78:	add	x1, x20, #0x48
  7c:	add	x0, x19, #0x48
  80:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  84:	add	x20, x20, #0x80
  88:	ldur	w0, [x20, #-32]
  8c:	str	w0, [x19, #96]
  90:	ldur	x0, [x20, #-24]
  94:	str	x0, [x19, #104]
  98:	ldur	x0, [x20, #-16]
  9c:	str	x0, [x19, #112]
  a0:	ldurb	w0, [x20, #-8]
  a4:	ld1	{v0.16b, v1.16b}, [x20]
  a8:	strb	w0, [x19, #120]
  ac:	add	x0, x19, #0x80
  b0:	str	x19, [x21]
  b4:	st1	{v0.16b, v1.16b}, [x0]
  b8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  bc:	ldr	x19, [x0]
  c0:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  cc:	mov	x0, x19
  d0:	mov	x1, #0xa0                  	// #160
  d4:	bl	0 <_ZdlPvm>
  d8:	b	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x8
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x2
  1c:	stp	x23, x24, [sp, #48]
  20:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  24:	add	x23, sp, #0x40
  28:	mov	x21, x0
  2c:	add	x0, x23, #0x10
  30:	stp	x0, xzr, [sp, #64]
  34:	strb	wzr, [sp, #80]
  38:	cmp	x19, x22
  3c:	b.eq	60 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x60>  // b.none
  40:	ldrb	w1, [x19], #1
  44:	mov	w2, #0x0                   	// #0
  48:	mov	x0, x21
  4c:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  50:	mov	w1, w0
  54:	mov	x0, x23
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  5c:	b	38 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x38>
  60:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  64:	mov	x22, x1
  68:	mov	x24, #0x80                  	// #128
  6c:	ldr	x19, [x1]
  70:	mov	x0, x23
  74:	ldr	x1, [x19]
  78:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  7c:	cbnz	w0, f4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf4>
  80:	ldr	x1, [x22]
  84:	ldrb	w0, [x21, #56]
  88:	sub	x19, x19, x1
  8c:	ubfx	w19, w19, #3, #8
  90:	cbz	w0, d0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xd0>
  94:	add	x19, x21, w19, sxtw
  98:	ldrb	w2, [x19, #57]
  9c:	add	x0, x20, #0x10
  a0:	str	x0, [x20]
  a4:	mov	x1, #0x1                   	// #1
  a8:	mov	x0, x20
  ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  b0:	mov	x0, x23
  b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  b8:	mov	x0, x20
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x21, x22, [sp, #32]
  c4:	ldp	x23, x24, [sp, #48]
  c8:	ldp	x29, x30, [sp], #96
  cc:	ret
  d0:	mov	x0, x21
  d4:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  d8:	ldr	x0, [x21]
  dc:	mov	w1, w19
  e0:	ldr	x2, [x0, #48]
  e4:	mov	x0, x21
  e8:	blr	x2
  ec:	and	w2, w0, #0xff
  f0:	b	9c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x9c>
  f4:	add	x19, x19, #0x8
  f8:	subs	x24, x24, #0x1
  fc:	b.ne	70 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x70>  // b.any
 100:	add	x0, x20, #0x10
 104:	stp	x0, xzr, [x20]
 108:	strb	wzr, [x20, #16]
 10c:	b	b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>

Disassembly of section .text._ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldp	x19, x0, [x0, #8]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x1
  20:	cmp	x19, x0
  24:	b.eq	50 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x50>  // b.none
  28:	ldrb	w0, [x1]
  2c:	strb	w0, [x19]
  30:	ldr	x0, [x20, #8]
  34:	add	x0, x0, #0x1
  38:	str	x0, [x20, #8]
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x21, x22, [sp, #32]
  44:	ldp	x23, x24, [sp, #48]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret
  50:	ldr	x24, [x20]
  54:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  58:	sub	x19, x19, x24
  5c:	cmp	x19, x0
  60:	b.ne	70 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x70>  // b.any
  64:	adrp	x0, 0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <_ZSt20__throw_length_errorPKc>
  70:	cmp	x19, #0x0
  74:	csinc	x21, x19, xzr, ne  // ne = any
  78:	adds	x21, x19, x21
  7c:	mov	x22, x21
  80:	b.cs	e0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0xe0>  // b.hs, b.nlast
  84:	cmp	x21, #0x0
  88:	b.lt	e0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0xe0>  // b.tstop
  8c:	mov	x21, #0x0                   	// #0
  90:	b.eq	a0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0xa0>  // b.none
  94:	mov	x0, x22
  98:	bl	0 <_Znwm>
  9c:	mov	x21, x0
  a0:	ldrb	w0, [x23]
  a4:	cmp	x19, #0x0
  a8:	strb	w0, [x21, x19]
  ac:	b.le	c0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0xc0>
  b0:	mov	x2, x19
  b4:	mov	x1, x24
  b8:	mov	x0, x21
  bc:	bl	0 <memmove>
  c0:	add	x19, x19, #0x1
  c4:	mov	x0, x24
  c8:	add	x19, x21, x19
  cc:	bl	0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>
  d0:	stp	x21, x19, [x20]
  d4:	add	x21, x21, x22
  d8:	str	x21, [x20, #16]
  dc:	b	3c <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x3c>
  e0:	mov	x22, x0
  e4:	b	94 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x94>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
  18:	strb	w0, [sp, #47]
  1c:	add	x1, sp, #0x2f
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0]
  18:	ldrb	w1, [x0]
  1c:	cbz	w1, 40 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x40>
  20:	ldrb	w1, [x0, #1]
  24:	ldr	x0, [x19, #8]
  28:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>
  2c:	ldr	x0, [x19]
  30:	strb	w20, [x0, #1]
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [x0]
  48:	b	2c <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x2c>

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w1, [x0]
  18:	cbz	w1, 30 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv+0x30>
  1c:	ldrb	w1, [x0, #1]
  20:	ldr	x0, [x19, #8]
  24:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>
  28:	ldr	x0, [x19]
  2c:	strb	wzr, [x0]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
  18:	strb	w0, [sp, #47]
  1c:	add	x1, sp, #0x2f
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0]
  18:	ldrb	w1, [x0]
  1c:	cbz	w1, 40 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x40>
  20:	ldrb	w1, [x0, #1]
  24:	ldr	x0, [x19, #8]
  28:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>
  2c:	ldr	x0, [x19]
  30:	strb	w20, [x0, #1]
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [x0]
  48:	b	2c <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x2c>

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w1, [x0]
  18:	cbz	w1, 30 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv+0x30>
  1c:	ldrb	w1, [x0, #1]
  20:	ldr	x0, [x19, #8]
  24:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>
  28:	ldr	x0, [x19]
  2c:	strb	wzr, [x0]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w1, [x0]
  18:	cbz	w1, 38 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv+0x38>
  1c:	ldrb	w0, [x0, #1]
  20:	add	x1, sp, #0x2f
  24:	strb	w0, [sp, #47]
  28:	ldr	x0, [x19, #8]
  2c:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>
  30:	ldr	x0, [x19]
  34:	strb	wzr, [x0]
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w1, [x0]
  18:	cbz	w1, 38 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv+0x38>
  1c:	ldrb	w0, [x0, #1]
  20:	add	x1, sp, #0x2f
  24:	strb	w0, [sp, #47]
  28:	ldr	x0, [x19, #8]
  2c:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlvE0_clEv>
  30:	ldr	x0, [x19]
  34:	strb	wzr, [x0]
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0]
  18:	ldrb	w1, [x0]
  1c:	cbz	w1, 48 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x48>
  20:	ldrb	w0, [x0, #1]
  24:	add	x1, sp, #0x2f
  28:	strb	w0, [sp, #47]
  2c:	ldr	x0, [x19, #8]
  30:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>
  34:	ldr	x0, [x19]
  38:	strb	w20, [x0, #1]
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	w1, #0x1                   	// #1
  4c:	strb	w1, [x0]
  50:	b	34 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x34>

Disassembly of section .text._ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc:

0000000000000000 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0]
  18:	ldrb	w1, [x0]
  1c:	cbz	w1, 48 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x48>
  20:	ldrb	w0, [x0, #1]
  24:	add	x1, sp, #0x2f
  28:	strb	w0, [sp, #47]
  2c:	ldr	x0, [x19, #8]
  30:	bl	0 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc>
  34:	ldr	x0, [x19]
  38:	strb	w20, [x0, #1]
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	w1, #0x1                   	// #1
  4c:	strb	w1, [x0]
  50:	b	34 <_ZZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEEENKUlcE_clEc+0x34>

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC1EOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  18:	add	x1, x20, #0x20
  1c:	add	x0, x19, #0x20
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0, #16]
   c:	stp	x19, x20, [sp, #16]
  10:	add	x19, x0, #0x8
  14:	mov	x20, x1
  18:	mov	w1, #0x1                   	// #1
  1c:	cbz	x2, 50 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x50>
  20:	ldr	x3, [x20]
  24:	ldr	x1, [x2, #32]
  28:	cmp	x3, x1
  2c:	b.ge	44 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x44>  // b.tcont
  30:	ldr	x3, [x2, #16]
  34:	mov	w1, #0x1                   	// #1
  38:	mov	x19, x2
  3c:	mov	x2, x3
  40:	b	1c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x1c>
  44:	mov	w1, #0x0                   	// #0
  48:	ldr	x3, [x2, #24]
  4c:	b	38 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x38>
  50:	cbz	w1, 94 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x94>
  54:	ldr	x0, [x0, #24]
  58:	cmp	x0, x19
  5c:	b.ne	74 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x74>  // b.any
  60:	mov	x1, x19
  64:	mov	x0, #0x0                   	// #0
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	mov	x0, x19
  78:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  7c:	ldr	x1, [x20]
  80:	ldr	x2, [x0, #32]
  84:	cmp	x2, x1
  88:	csel	x0, x0, xzr, ge  // ge = tcont
  8c:	csel	x1, x19, xzr, lt  // lt = tstop
  90:	b	68 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x68>
  94:	mov	x0, x19
  98:	b	7c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x7c>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	add	x0, x0, #0x8
  14:	stp	x21, x22, [sp, #32]
  18:	cmp	x1, x0
  1c:	mov	x21, x2
  20:	b.ne	4c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x4c>  // b.any
  24:	ldr	x0, [x20, #40]
  28:	cbz	x0, e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>
  2c:	ldr	x19, [x20, #32]
  30:	ldr	x0, [x2]
  34:	ldr	x1, [x19, #32]
  38:	cmp	x1, x0
  3c:	b.ge	e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>  // b.tcont
  40:	mov	x1, x19
  44:	mov	x0, #0x0                   	// #0
  48:	b	b0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xb0>
  4c:	ldr	x22, [x2]
  50:	mov	x19, x1
  54:	ldr	x0, [x1, #32]
  58:	cmp	x22, x0
  5c:	b.ge	9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x9c>  // b.tcont
  60:	ldr	x0, [x20, #24]
  64:	cmp	x0, x1
  68:	b.ne	74 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x74>  // b.any
  6c:	mov	x1, x0
  70:	b	b0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xb0>
  74:	mov	x0, x1
  78:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  7c:	mov	x1, x0
  80:	ldr	x0, [x0, #32]
  84:	cmp	x22, x0
  88:	b.le	e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>
  8c:	ldr	x0, [x1, #24]
  90:	cbz	x0, b0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xb0>
  94:	mov	x0, x19
  98:	b	6c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x6c>
  9c:	b.le	f8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf8>
  a0:	ldr	x1, [x20, #32]
  a4:	cmp	x1, x19
  a8:	b.ne	c0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xc0>  // b.any
  ac:	mov	x0, #0x0                   	// #0
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #48
  bc:	ret
  c0:	mov	x0, x19
  c4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  c8:	ldr	x1, [x0, #32]
  cc:	cmp	x22, x1
  d0:	b.ge	e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>  // b.tcont
  d4:	ldr	x1, [x19, #24]
  d8:	cbnz	x1, 6c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x6c>
  dc:	b	40 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x40>
  e0:	mov	x1, x21
  e4:	mov	x0, x20
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x29, x30, [sp], #48
  f4:	b	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
  f8:	mov	x0, x1
  fc:	mov	x1, #0x0                   	// #0
 100:	b	b0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xb0>

Disassembly of section .text._ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_:

0000000000000000 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, x0, #0x8
  10:	mov	x21, x1
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x22
  1c:	mov	x20, x0
  20:	ldr	x0, [x0, #16]
  24:	str	x23, [sp, #48]
  28:	cbz	x0, 50 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x50>
  2c:	ldr	x1, [x21]
  30:	ldr	x2, [x0, #32]
  34:	cmp	x2, x1
  38:	b.lt	48 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x48>  // b.tstop
  3c:	mov	x19, x0
  40:	ldr	x0, [x0, #16]
  44:	b	28 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x28>
  48:	ldr	x0, [x0, #24]
  4c:	b	28 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x28>
  50:	cmp	x22, x19
  54:	b.eq	68 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x68>  // b.none
  58:	ldr	x1, [x21]
  5c:	ldr	x0, [x19, #32]
  60:	cmp	x1, x0
  64:	b.ge	d0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xd0>  // b.tcont
  68:	mov	x23, x19
  6c:	mov	x0, #0x30                  	// #48
  70:	bl	0 <_Znwm>
  74:	mov	x19, x0
  78:	add	x2, x0, #0x20
  7c:	mov	x1, x23
  80:	ldr	x0, [x21]
  84:	stp	x0, xzr, [x19, #32]
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>
  90:	mov	x21, x0
  94:	mov	x2, x1
  98:	cbz	x1, f0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xf0>
  9c:	cbnz	x0, e8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xe8>
  a0:	cmp	x22, x1
  a4:	b.eq	e8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xe8>  // b.none
  a8:	ldr	x0, [x1, #32]
  ac:	ldr	x1, [x19, #32]
  b0:	cmp	x1, x0
  b4:	cset	w0, lt  // lt = tstop
  b8:	mov	x3, x22
  bc:	mov	x1, x19
  c0:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  c4:	ldr	x0, [x20, #40]
  c8:	add	x0, x0, #0x1
  cc:	str	x0, [x20, #40]
  d0:	add	x0, x19, #0x28
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x21, x22, [sp, #32]
  dc:	ldr	x23, [sp, #48]
  e0:	ldp	x29, x30, [sp], #64
  e4:	ret
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	b8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xb8>
  f0:	mov	x0, x19
  f4:	mov	x19, x21
  f8:	bl	0 <_ZdlPv>
  fc:	b	d0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xd0>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	stp	x29, x30, [sp, #-352]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x19, sp, #0x80
  10:	mov	x20, x0
  14:	add	x0, x19, #0x8
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x22, sp, #0x110
  20:	add	x21, sp, #0xb0
  24:	stp	x23, x24, [sp, #48]
  28:	mov	x24, x8
  2c:	stp	x25, x26, [sp, #64]
  30:	add	x25, x20, #0x8
  34:	add	x23, sp, #0xe0
  38:	stp	x27, x28, [sp, #80]
  3c:	add	x26, x21, #0x10
  40:	add	x27, sp, #0x78
  44:	str	wzr, [sp, #136]
  48:	stp	xzr, x0, [sp, #144]
  4c:	stp	x0, xzr, [sp, #160]
  50:	mov	x0, x22
  54:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  58:	mov	x1, x25
  5c:	mov	x0, x22
  60:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  64:	ldr	x1, [sp, #288]
  68:	ldr	x0, [sp, #320]
  6c:	cmp	x1, x0
  70:	b.eq	1b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1b8>  // b.none
  74:	ldp	x0, x1, [sp, #320]
  78:	stp	x0, x1, [x23]
  7c:	ldp	x0, x1, [sp, #336]
  80:	stp	x0, x1, [x23, #16]
  84:	mov	x0, x23
  88:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  8c:	ldr	x0, [sp, #224]
  90:	ldr	x0, [x0]
  94:	str	x0, [sp, #120]
  98:	mov	x0, x22
  9c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  a0:	ldr	x1, [x20]
  a4:	mov	x2, #0x30                  	// #48
  a8:	ldr	x0, [sp, #120]
  ac:	mul	x0, x0, x2
  b0:	ldr	x2, [x1, #56]
  b4:	add	x1, x2, x0
  b8:	ldp	x4, x5, [x1]
  bc:	stp	x4, x5, [x21]
  c0:	ldp	x4, x5, [x1, #16]
  c4:	stp	x4, x5, [x21, #16]
  c8:	ldp	x4, x5, [x1, #32]
  cc:	stp	x4, x5, [x21, #32]
  d0:	ldr	w0, [x2, x0]
  d4:	cmp	w0, #0xb
  d8:	b.ne	e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xe8>  // b.any
  dc:	add	x1, x1, #0x10
  e0:	add	x0, x21, #0x10
  e4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  e8:	mov	x1, x21
  ec:	mov	x0, x23
  f0:	ldr	x28, [x20]
  f4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  f8:	mov	x1, x23
  fc:	mov	x0, x28
 100:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 104:	mov	x28, x0
 108:	mov	x0, x23
 10c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 110:	mov	x1, x27
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 11c:	str	x28, [x0]
 120:	ldr	w0, [sp, #176]
 124:	sub	w1, w0, #0x1
 128:	cmp	w1, #0x1
 12c:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 130:	b.ne	164 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x164>  // b.any
 134:	ldr	x0, [sp, #192]
 138:	cmn	x0, #0x1
 13c:	b.eq	164 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x164>  // b.none
 140:	mov	x1, x26
 144:	mov	x0, x19
 148:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 14c:	add	x1, x19, #0x8
 150:	cmp	x1, x0
 154:	b.ne	164 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x164>  // b.any
 158:	mov	x1, x26
 15c:	mov	x0, x22
 160:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 164:	ldr	x1, [x20, #16]
 168:	ldr	x0, [sp, #120]
 16c:	cmp	x1, x0
 170:	b.ne	180 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x180>  // b.any
 174:	mov	x0, x21
 178:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 17c:	b	64 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x64>
 180:	ldr	x0, [sp, #184]
 184:	cmn	x0, #0x1
 188:	b.eq	174 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x174>  // b.none
 18c:	add	x28, x21, #0x8
 190:	mov	x0, x19
 194:	mov	x1, x28
 198:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 19c:	add	x1, x19, #0x8
 1a0:	cmp	x1, x0
 1a4:	b.ne	174 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x174>  // b.any
 1a8:	mov	x1, x28
 1ac:	mov	x0, x22
 1b0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1b4:	b	174 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x174>
 1b8:	ldr	x21, [sp, #152]
 1bc:	add	x26, x19, #0x8
 1c0:	mov	x27, #0x30                  	// #48
 1c4:	cmp	x21, x26
 1c8:	ldr	x23, [x20]
 1cc:	b.eq	24c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x24c>  // b.none
 1d0:	ldr	x28, [x21, #40]
 1d4:	ldr	x2, [x23, #56]
 1d8:	mul	x28, x28, x27
 1dc:	add	x23, x2, x28
 1e0:	ldr	x0, [x23, #8]
 1e4:	cmn	x0, #0x1
 1e8:	b.eq	208 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x208>  // b.none
 1ec:	add	x1, x23, #0x8
 1f0:	mov	x0, x19
 1f4:	str	x2, [sp, #104]
 1f8:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1fc:	ldr	x2, [sp, #104]
 200:	ldr	x0, [x0, #40]
 204:	str	x0, [x23, #8]
 208:	ldr	w0, [x2, x28]
 20c:	sub	w1, w0, #0x1
 210:	cmp	w1, #0x1
 214:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 218:	b.ne	23c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x23c>  // b.any
 21c:	ldr	x0, [x23, #16]
 220:	cmn	x0, #0x1
 224:	b.eq	23c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x23c>  // b.none
 228:	add	x1, x23, #0x10
 22c:	mov	x0, x19
 230:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 234:	ldr	x0, [x0, #40]
 238:	str	x0, [x23, #16]
 23c:	mov	x0, x21
 240:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 244:	mov	x21, x0
 248:	b	1c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1c4>
 24c:	mov	x1, x25
 250:	mov	x0, x19
 254:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 258:	add	x1, x20, #0x10
 25c:	ldr	x21, [x0]
 260:	mov	x0, x19
 264:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 268:	stp	x23, x21, [x24]
 26c:	ldr	x0, [x0]
 270:	str	x0, [x24, #16]
 274:	mov	x0, x22
 278:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 27c:	ldr	x1, [sp, #144]
 280:	mov	x0, x19
 284:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 288:	ldp	x19, x20, [sp, #16]
 28c:	ldp	x21, x22, [sp, #32]
 290:	ldp	x23, x24, [sp, #48]
 294:	ldp	x25, x26, [sp, #64]
 298:	ldp	x27, x28, [sp, #80]
 29c:	ldp	x29, x30, [sp], #352
 2a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	stp	x29, x30, [sp, #-336]!
   4:	mov	x29, sp
   8:	ldr	w1, [x0]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	ubfx	x1, x1, #4, #1
  18:	strb	w1, [sp, #127]
  1c:	add	x1, sp, #0x7f
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	stp	x0, x1, [sp, #136]
  34:	mov	w1, #0x14                  	// #20
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  3c:	ands	w20, w0, #0xff
  40:	b.eq	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb8>  // b.none
  44:	add	x0, sp, #0x88
  48:	add	x22, sp, #0xe0
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  50:	mov	x8, x22
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  5c:	ldrb	w3, [sp, #127]
  60:	mov	x1, #0xffffffffffffffff    	// #-1
  64:	ldr	x2, [sp, #232]
  68:	ldr	x21, [x19, #256]
  6c:	mov	x0, x21
  70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  74:	stp	x21, x0, [sp, #256]
  78:	add	x21, sp, #0x100
  7c:	mov	x1, x21
  80:	str	x0, [sp, #272]
  84:	mov	x0, x22
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  8c:	mov	x1, x21
  90:	add	x0, x19, #0x130
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  98:	mov	w0, w20
  9c:	ldp	x19, x20, [sp, #16]
  a0:	ldp	x21, x22, [sp, #32]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldp	x27, x28, [sp, #80]
  b0:	ldp	x29, x30, [sp], #336
  b4:	ret
  b8:	mov	x0, x19
  bc:	mov	w1, #0x15                  	// #21
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  c4:	ands	w20, w0, #0xff
  c8:	b.eq	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x108>  // b.none
  cc:	add	x0, sp, #0x88
  d0:	add	x21, sp, #0x100
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  d8:	mov	x8, x21
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  e4:	ldrb	w3, [sp, #127]
  e8:	mov	x1, #0xffffffffffffffff    	// #-1
  ec:	ldr	x0, [x19, #256]
  f0:	ldr	x2, [sp, #264]
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  f8:	mov	x1, x0
  fc:	mov	x0, x21
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 104:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8c>
 108:	mov	x0, x19
 10c:	mov	w1, #0x12                  	// #18
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 114:	ands	w20, w0, #0xff
 118:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x178>  // b.none
 11c:	add	x21, sp, #0xe0
 120:	add	x0, sp, #0x88
 124:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 128:	mov	x8, x21
 12c:	mov	x0, x19
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 134:	ldr	x0, [x19, #256]
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 13c:	mov	x22, x0
 140:	ldrb	w3, [sp, #127]
 144:	mov	x1, #0xffffffffffffffff    	// #-1
 148:	ldr	x2, [sp, #232]
 14c:	ldr	x23, [x19, #256]
 150:	mov	x0, x23
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 158:	mov	x1, x22
 15c:	stp	x23, x0, [sp, #256]
 160:	str	x0, [sp, #272]
 164:	mov	x0, x21
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 16c:	add	x21, sp, #0x100
 170:	mov	x1, x22
 174:	b	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xfc>
 178:	mov	x0, x19
 17c:	mov	w1, #0xc                   	// #12
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 184:	ands	w20, w0, #0xff
 188:	b.eq	98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x98>  // b.none
 18c:	ldr	x1, [x19, #320]
 190:	ldr	x0, [x19, #352]
 194:	cmp	x1, x0
 198:	b.ne	1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a0>  // b.any
 19c:	bl	0 <abort>
 1a0:	mov	x0, x19
 1a4:	mov	w1, #0x1a                  	// #26
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1ac:	tst	w0, #0xff
 1b0:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>  // b.none
 1b4:	add	x25, sp, #0x98
 1b8:	mov	x0, x19
 1bc:	mov	x8, x25
 1c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1c4:	ldr	x20, [x19, #256]
 1c8:	mov	x0, x20
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1d0:	mov	w1, #0xa                   	// #10
 1d4:	stp	x20, x0, [sp, #176]
 1d8:	str	x0, [sp, #192]
 1dc:	mov	x0, x19
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1e4:	sxtw	x26, w0
 1e8:	mov	w1, #0x19                  	// #25
 1ec:	mov	x0, x19
 1f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1f4:	ands	w24, w0, #0xff
 1f8:	b.eq	28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x28c>  // b.none
 1fc:	mov	x0, x19
 200:	mov	w1, #0x1a                  	// #26
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 208:	tst	w0, #0xff
 20c:	b.eq	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x228>  // b.none
 210:	mov	x0, x19
 214:	mov	w1, #0xa                   	// #10
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 21c:	sxtw	x22, w0
 220:	sub	x22, x22, x26
 224:	mov	w24, #0x0                   	// #0
 228:	mov	x0, x19
 22c:	mov	w1, #0xd                   	// #13
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 234:	ands	w20, w0, #0xff
 238:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>  // b.none
 23c:	ldrb	w0, [sp, #127]
 240:	cbz	w0, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x254>
 244:	mov	x0, x19
 248:	mov	w1, #0x12                  	// #18
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 250:	and	w0, w0, #0xff
 254:	add	x21, sp, #0x100
 258:	add	x23, sp, #0xb0
 25c:	mov	x27, #0x0                   	// #0
 260:	strb	w0, [sp, #127]
 264:	cmp	x27, x26
 268:	b.ge	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x294>  // b.tcont
 26c:	mov	x8, x21
 270:	mov	x0, x25
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 278:	add	x27, x27, #0x1
 27c:	mov	x1, x21
 280:	mov	x0, x23
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 288:	b	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x264>
 28c:	mov	x22, #0x0                   	// #0
 290:	b	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x228>
 294:	cbz	w24, 2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2e8>
 298:	add	x22, sp, #0xe0
 29c:	mov	x0, x25
 2a0:	mov	x8, x22
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2a8:	ldrb	w3, [sp, #127]
 2ac:	mov	x1, #0xffffffffffffffff    	// #-1
 2b0:	ldr	x2, [sp, #232]
 2b4:	ldr	x24, [x19, #256]
 2b8:	mov	x0, x24
 2bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2c0:	mov	x1, x21
 2c4:	stp	x24, x0, [sp, #256]
 2c8:	str	x0, [sp, #272]
 2cc:	mov	x0, x22
 2d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2d4:	mov	x1, x21
 2d8:	mov	x0, x23
 2dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2e0:	mov	x1, x23
 2e4:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x90>
 2e8:	tbnz	x22, #63, 19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>
 2ec:	ldr	x0, [x19, #256]
 2f0:	add	x28, sp, #0x80
 2f4:	add	x27, sp, #0xe0
 2f8:	mov	x26, #0x0                   	// #0
 2fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 300:	mov	x24, x0
 304:	mov	x0, x21
 308:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 30c:	add	x8, sp, #0xc8
 310:	cmp	x22, x26
 314:	b.eq	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x378>  // b.none
 318:	mov	x0, x25
 31c:	str	x8, [sp, #104]
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 324:	add	x26, x26, #0x1
 328:	ldrb	w3, [sp, #127]
 32c:	mov	x2, x24
 330:	ldr	x1, [sp, #208]
 334:	ldr	x0, [x19, #256]
 338:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 33c:	str	x0, [sp, #128]
 340:	mov	x1, x28
 344:	mov	x0, x21
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 34c:	ldr	x0, [x19, #256]
 350:	str	x0, [sp, #224]
 354:	ldr	x0, [sp, #128]
 358:	str	x0, [sp, #232]
 35c:	ldr	x0, [sp, #216]
 360:	mov	x1, x27
 364:	str	x0, [sp, #240]
 368:	mov	x0, x23
 36c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 370:	ldr	x8, [sp, #104]
 374:	b	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x310>
 378:	mov	x1, x24
 37c:	add	x24, sp, #0xe0
 380:	mov	x25, #0x30                  	// #48
 384:	mov	x0, x23
 388:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 38c:	ldr	x0, [sp, #272]
 390:	ldr	x1, [sp, #304]
 394:	cmp	x1, x0
 398:	b.eq	3dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3dc>  // b.none
 39c:	ldp	x0, x1, [sp, #304]
 3a0:	stp	x0, x1, [x24]
 3a4:	ldp	x0, x1, [sp, #320]
 3a8:	stp	x0, x1, [x24, #16]
 3ac:	mov	x0, x24
 3b0:	ldr	x26, [x19, #256]
 3b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3b8:	ldr	x0, [sp, #224]
 3bc:	ldr	x22, [x0]
 3c0:	ldr	x0, [x26, #56]
 3c4:	madd	x22, x22, x25, x0
 3c8:	mov	x0, x21
 3cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3d0:	ldp	x0, x1, [x22, #8]
 3d4:	stp	x1, x0, [x22, #8]
 3d8:	b	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x38c>
 3dc:	mov	x0, x21
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3e4:	b	2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2e0>

Disassembly of section .text._ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	cmp	x1, x0
   4:	b.eq	9c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x9c>  // b.none
   8:	stp	x29, x30, [sp, #-64]!
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	add	x20, x0, #0x1
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x21, x1
  24:	str	x23, [sp, #48]
  28:	mov	x23, #0x1                   	// #1
  2c:	cmp	x20, x21
  30:	b.eq	88 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x88>  // b.none
  34:	ldrb	w22, [x20]
  38:	ldrb	w0, [x19]
  3c:	cmp	w0, w22
  40:	b.ls	68 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x68>  // b.plast
  44:	subs	x2, x20, x19
  48:	b.eq	5c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x5c>  // b.none
  4c:	sub	x0, x23, x2
  50:	mov	x1, x19
  54:	add	x0, x20, x0
  58:	bl	0 <memmove>
  5c:	strb	w22, [x19]
  60:	add	x20, x20, #0x1
  64:	b	2c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x2c>
  68:	mov	x0, x20
  6c:	ldurb	w1, [x0, #-1]
  70:	cmp	w22, w1
  74:	b.cs	80 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x80>  // b.hs, b.nlast
  78:	strb	w1, [x0], #-1
  7c:	b	6c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x6c>
  80:	strb	w22, [x0]
  84:	b	60 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x60>
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldp	x21, x22, [sp, #32]
  90:	ldr	x23, [sp, #48]
  94:	ldp	x29, x30, [sp], #64
  98:	ret
  9c:	ret

Disassembly of section .text._ZNKSt6bitsetILm256EE15_Unchecked_testEm:

0000000000000000 <_ZNKSt6bitsetILm256EE15_Unchecked_testEm>:
   0:	mov	x2, #0x1                   	// #1
   4:	lsl	x2, x2, x1
   8:	lsr	x1, x1, #6
   c:	ldr	x0, [x0, x1, lsl #3]
  10:	tst	x2, x0
  14:	cset	w0, ne  // ne = any
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldr	x0, [x0]
   8:	add	x0, x0, #0x78
   c:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldr	x0, [x0]
   8:	add	x0, x0, #0x80
   c:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldr	x0, [x0]
   8:	add	x0, x0, #0x80
   c:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	ldr	x0, [x0]
   8:	add	x0, x0, #0x80
   c:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	str	x27, [sp, #80]
  2c:	sub	x1, x26, x24
  30:	cmp	x0, x1, asr #5
  34:	b.ne	44 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	asr	x3, x1, #5
  48:	mov	x22, x2
  4c:	cmp	x3, #0x0
  50:	sub	x25, x21, x24
  54:	csinc	x19, x3, xzr, ne  // ne = any
  58:	adds	x19, x19, x3
  5c:	b.cs	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>  // b.hs, b.nlast
  60:	mov	x20, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #5
  74:	bl	0 <_Znwm>
  78:	mov	x20, x0
  7c:	add	x0, x20, x25
  80:	mov	x1, x22
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  88:	mov	x25, x24
  8c:	mov	x0, x20
  90:	add	x22, x0, #0x20
  94:	cmp	x21, x25
  98:	b.ne	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.any
  9c:	sub	x21, x25, x24
  a0:	mov	x22, x25
  a4:	add	x21, x21, #0x20
  a8:	add	x21, x20, x21
  ac:	mov	x27, x21
  b0:	cmp	x22, x26
  b4:	b.eq	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf4>  // b.none
  b8:	mov	x1, x22
  bc:	mov	x0, x27
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  c4:	add	x27, x27, #0x20
  c8:	mov	x0, x22
  cc:	add	x22, x22, #0x20
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  d4:	b	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d8:	mov	x1, x25
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  e0:	mov	x0, x25
  e4:	add	x25, x25, #0x20
  e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  ec:	mov	x0, x22
  f0:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  f4:	sub	x22, x22, x25
  f8:	add	x21, x21, x22
  fc:	cbz	x24, 108 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x108>
 100:	mov	x0, x24
 104:	bl	0 <_ZdlPv>
 108:	add	x19, x20, x19, lsl #5
 10c:	ldp	x25, x26, [sp, #64]
 110:	ldr	x27, [sp, #80]
 114:	stp	x20, x21, [x23]
 118:	str	x19, [x23, #16]
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x23, x24, [sp, #48]
 128:	ldp	x29, x30, [sp], #96
 12c:	ret
 130:	mov	x19, x0
 134:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	ldp	x3, x4, [x0, #8]
   4:	cmp	x3, x4
   8:	b.eq	3c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x3c>  // b.none
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	x29, sp
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	mov	x0, x3
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  24:	ldr	x0, [x19, #8]
  28:	add	x0, x0, #0x20
  2c:	str	x0, [x19, #8]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x2, x1
  40:	mov	x1, x3
  44:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	sub	x23, x1, x0
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	asr	x23, x23, #7
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x22, x2
  28:	mov	x21, x19
  2c:	cmp	x23, #0x0
  30:	b.le	9c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x9c>
  34:	mov	x1, x22
  38:	mov	x0, x19
  3c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  40:	tst	w0, #0xff
  44:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
  48:	add	x21, x19, #0x20
  4c:	mov	x1, x22
  50:	mov	x0, x21
  54:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  58:	tst	w0, #0xff
  5c:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
  60:	add	x21, x19, #0x40
  64:	mov	x1, x22
  68:	mov	x0, x21
  6c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  70:	tst	w0, #0xff
  74:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
  78:	add	x21, x19, #0x60
  7c:	mov	x1, x22
  80:	mov	x0, x21
  84:	add	x19, x19, #0x80
  88:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  8c:	tst	w0, #0xff
  90:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
  94:	sub	x23, x23, #0x1
  98:	b	28 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x28>
  9c:	sub	x0, x20, x19
  a0:	cmp	x0, #0x40
  a4:	b.eq	104 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x104>  // b.none
  a8:	cmp	x0, #0x60
  ac:	b.eq	d4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xd4>  // b.none
  b0:	cmp	x0, #0x20
  b4:	b.ne	cc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xcc>  // b.any
  b8:	mov	x1, x22
  bc:	mov	x0, x21
  c0:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  c4:	tst	w0, #0xff
  c8:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
  cc:	mov	x21, x20
  d0:	b	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>
  d4:	mov	x1, x22
  d8:	mov	x0, x19
  dc:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  e0:	tst	w0, #0xff
  e4:	b.eq	100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>  // b.none
  e8:	mov	x0, x21
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldr	x23, [sp, #48]
  f8:	ldp	x29, x30, [sp], #64
  fc:	ret
 100:	add	x21, x19, #0x20
 104:	mov	x1, x22
 108:	mov	x0, x21
 10c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
 110:	tst	w0, #0xff
 114:	b.ne	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe8>  // b.any
 118:	add	x21, x21, #0x20
 11c:	b	b8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xb8>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	add	x21, sp, #0x80
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	ldrb	w1, [x0, #8]
  28:	ldr	x0, [x0]
  2c:	ldp	x20, x22, [x0]
  30:	ldr	x0, [x0, #104]
  34:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  38:	strb	w0, [sp, #128]
  3c:	mov	x2, x21
  40:	mov	x0, x20
  44:	mov	x1, x22
  48:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  4c:	ands	w20, w0, #0xff
  50:	b.ne	108 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x108>  // b.any
  54:	ldrb	w1, [x19, #8]
  58:	add	x23, sp, #0x60
  5c:	ldr	x0, [x19]
  60:	mov	x8, x23
  64:	add	x0, x0, #0x68
  68:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  6c:	ldr	x0, [x19]
  70:	ldp	x20, x28, [x0, #48]
  74:	cmp	x28, x20
  78:	ldr	x0, [x19]
  7c:	b.eq	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>  // b.none
  80:	ldr	x1, [x20]
  84:	ldrb	w27, [x1]
  88:	ldr	x1, [x20, #32]
  8c:	ldrb	w26, [x1]
  90:	ldr	x1, [sp, #96]
  94:	ldrb	w25, [x1]
  98:	ldr	x1, [x0, #104]
  9c:	mov	x0, x21
  a0:	bl	0 <_ZNSt6localeC1ERKS_>
  a4:	mov	x0, x21
  a8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  ac:	mov	x22, x0
  b0:	mov	x0, x21
  b4:	bl	0 <_ZNSt6localeD1Ev>
  b8:	mov	w1, w25
  bc:	mov	x0, x22
  c0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  c4:	and	w24, w0, #0xff
  c8:	ldr	x0, [x22]
  cc:	mov	w1, w25
  d0:	ldr	x2, [x0, #16]
  d4:	mov	x0, x22
  d8:	blr	x2
  dc:	and	w0, w0, #0xff
  e0:	cmp	w27, w24
  e4:	ccmp	w26, w24, #0x0, ls  // ls = plast
  e8:	b.cs	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>  // b.hs, b.nlast
  ec:	cmp	w27, w0
  f0:	add	x20, x20, #0x40
  f4:	ccmp	w26, w0, #0x0, ls  // ls = plast
  f8:	b.cc	74 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x74>  // b.lo, b.ul, b.last
  fc:	mov	w20, #0x1                   	// #1
 100:	mov	x0, x23
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 108:	mov	w0, w20
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldp	x27, x28, [sp, #80]
 120:	ldp	x29, x30, [sp], #160
 124:	ret
 128:	ldrb	w3, [x0, #98]
 12c:	ldrh	w2, [x0, #96]
 130:	ldrb	w1, [x19, #8]
 134:	ldr	x0, [x0, #112]
 138:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 13c:	ands	w20, w0, #0xff
 140:	b.ne	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>  // b.any
 144:	mov	x2, x19
 148:	mov	x8, x21
 14c:	add	x1, x19, #0x8
 150:	ldr	x0, [x2], #9
 154:	ldp	x22, x24, [x0, #24]
 158:	ldr	x0, [x0, #112]
 15c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 160:	mov	x1, x24
 164:	mov	x2, x21
 168:	mov	x0, x22
 16c:	mov	w3, #0x0                   	// #0
 170:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 174:	mov	x22, x0
 178:	ldr	x0, [x19]
 17c:	ldr	x24, [x0, #32]
 180:	mov	x0, x21
 184:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 188:	cmp	x22, x24
 18c:	b.ne	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>  // b.any
 190:	ldr	x0, [x19]
 194:	ldp	x21, x22, [x0, #72]
 198:	cmp	x22, x21
 19c:	b.eq	100 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x100>  // b.none
 1a0:	ldr	x0, [x19]
 1a4:	ldrb	w3, [x21, #2]
 1a8:	ldrb	w1, [x19, #8]
 1ac:	ldrh	w2, [x21], #4
 1b0:	ldr	x0, [x0, #112]
 1b4:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 1b8:	tst	w0, #0xff
 1bc:	b.ne	198 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x198>  // b.any
 1c0:	b	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, sp, #0x40
  1c:	ldrb	w22, [x0, #8]
  20:	mov	x2, x21
  24:	ldp	x0, x1, [x20]
  28:	str	x23, [sp, #48]
  2c:	strb	w22, [sp, #64]
  30:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>  // b.any
  3c:	ldp	x0, x3, [x20, #48]
  40:	mov	x1, x0
  44:	cmp	x3, x0
  48:	b.eq	80 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x80>  // b.none
  4c:	ldrb	w2, [x1]
  50:	add	x0, x0, #0x2
  54:	ldrb	w1, [x1, #1]
  58:	cmp	w22, w2
  5c:	ccmp	w22, w1, #0x2, cs  // cs = hs, nlast
  60:	b.hi	40 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x40>  // b.pmore
  64:	mov	w20, #0x1                   	// #1
  68:	mov	w0, w20
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #96
  7c:	ret
  80:	ldrb	w3, [x20, #98]
  84:	mov	w1, w22
  88:	ldrh	w2, [x20, #96]
  8c:	ldr	x0, [x20, #104]
  90:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  94:	ands	w20, w0, #0xff
  98:	b.ne	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>  // b.any
  9c:	mov	x2, x19
  a0:	mov	x8, x21
  a4:	add	x1, x19, #0x8
  a8:	ldr	x0, [x2], #9
  ac:	ldp	x22, x23, [x0, #24]
  b0:	ldr	x0, [x0, #104]
  b4:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  b8:	mov	x1, x23
  bc:	mov	x2, x21
  c0:	mov	x0, x22
  c4:	mov	w3, #0x0                   	// #0
  c8:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  cc:	mov	x22, x0
  d0:	ldr	x0, [x19]
  d4:	ldr	x23, [x0, #32]
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  e0:	cmp	x22, x23
  e4:	b.ne	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>  // b.any
  e8:	ldr	x0, [x19]
  ec:	ldp	x21, x22, [x0, #72]
  f0:	cmp	x22, x21
  f4:	b.eq	68 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x68>  // b.none
  f8:	ldr	x0, [x19]
  fc:	ldrb	w3, [x21, #2]
 100:	ldrb	w1, [x19, #8]
 104:	ldrh	w2, [x21], #4
 108:	ldr	x0, [x0, #104]
 10c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 110:	tst	w0, #0xff
 114:	b.ne	f0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf0>  // b.any
 118:	b	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x60
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	ldrb	w1, [x0, #8]
  24:	ldr	x0, [x0]
  28:	ldp	x21, x22, [x0]
  2c:	ldr	x0, [x0, #104]
  30:	str	x27, [sp, #80]
  34:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  38:	strb	w0, [sp, #96]
  3c:	mov	x2, x20
  40:	mov	x1, x22
  44:	mov	x0, x21
  48:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  4c:	tst	w0, #0xff
  50:	b.ne	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.any
  54:	ldr	x0, [x19]
  58:	ldrb	w24, [x19, #8]
  5c:	ldp	x21, x27, [x0, #48]
  60:	cmp	x27, x21
  64:	ldr	x0, [x19]
  68:	b.eq	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>  // b.none
  6c:	ldr	x1, [x0, #104]
  70:	mov	x0, x20
  74:	ldrb	w26, [x21]
  78:	ldrb	w25, [x21, #1]
  7c:	bl	0 <_ZNSt6localeC1ERKS_>
  80:	mov	x0, x20
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	mov	x22, x0
  8c:	mov	x0, x20
  90:	bl	0 <_ZNSt6localeD1Ev>
  94:	mov	w1, w24
  98:	mov	x0, x22
  9c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a0:	and	w23, w0, #0xff
  a4:	ldr	x0, [x22]
  a8:	mov	w1, w24
  ac:	ldr	x2, [x0, #16]
  b0:	mov	x0, x22
  b4:	blr	x2
  b8:	and	w0, w0, #0xff
  bc:	cmp	w26, w23
  c0:	ccmp	w25, w23, #0x0, ls  // ls = plast
  c4:	b.cs	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.hs, b.nlast
  c8:	cmp	w26, w0
  cc:	add	x21, x21, #0x2
  d0:	ccmp	w25, w0, #0x0, ls  // ls = plast
  d4:	b.cc	60 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x60>  // b.lo, b.ul, b.last
  d8:	mov	w21, #0x1                   	// #1
  dc:	mov	w0, w21
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x23, x24, [sp, #48]
  ec:	ldp	x25, x26, [sp, #64]
  f0:	ldr	x27, [sp, #80]
  f4:	ldp	x29, x30, [sp], #128
  f8:	ret
  fc:	ldrb	w3, [x0, #98]
 100:	ldrh	w2, [x0, #96]
 104:	ldrb	w1, [x19, #8]
 108:	ldr	x0, [x0, #112]
 10c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 110:	ands	w21, w0, #0xff
 114:	b.ne	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.any
 118:	mov	x2, x19
 11c:	mov	x8, x20
 120:	add	x1, x19, #0x8
 124:	ldr	x0, [x2], #9
 128:	ldp	x22, x23, [x0, #24]
 12c:	ldr	x0, [x0, #112]
 130:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 134:	mov	x1, x23
 138:	mov	x2, x20
 13c:	mov	x0, x22
 140:	mov	w3, #0x0                   	// #0
 144:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 148:	mov	x22, x0
 14c:	ldr	x0, [x19]
 150:	ldr	x23, [x0, #32]
 154:	mov	x0, x20
 158:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 15c:	cmp	x22, x23
 160:	b.ne	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.any
 164:	ldr	x0, [x19]
 168:	ldp	x20, x22, [x0, #72]
 16c:	cmp	x20, x22
 170:	b.eq	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>  // b.none
 174:	ldr	x0, [x19]
 178:	ldrb	w3, [x20, #2]
 17c:	ldrb	w1, [x19, #8]
 180:	ldrh	w2, [x20], #4
 184:	ldr	x0, [x0, #112]
 188:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 18c:	tst	w0, #0xff
 190:	b.ne	16c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x16c>  // b.any
 194:	b	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	ldr	x21, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	stp	x23, x24, [sp, #48]
  1c:	add	x23, sp, #0x60
  20:	mov	x2, x23
  24:	ldrb	w24, [x0, #8]
  28:	ldp	x0, x1, [x21]
  2c:	strb	w24, [sp, #96]
  30:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  34:	ands	w20, w0, #0xff
  38:	b.ne	134 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x134>  // b.any
  3c:	add	x22, sp, #0x40
  40:	mov	w1, w24
  44:	add	x0, x21, #0x68
  48:	mov	x8, x22
  4c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  50:	ldr	x20, [x19]
  54:	ldp	x21, x24, [x20, #48]
  58:	cmp	x24, x21
  5c:	b.eq	90 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x90>  // b.none
  60:	mov	x1, x22
  64:	mov	x0, x21
  68:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  6c:	cmp	w0, #0x0
  70:	b.gt	88 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x88>
  74:	add	x1, x21, #0x20
  78:	mov	x0, x22
  7c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  80:	cmp	w0, #0x0
  84:	b.le	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>
  88:	add	x21, x21, #0x40
  8c:	b	58 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x58>
  90:	ldrb	w3, [x20, #98]
  94:	ldrh	w2, [x20, #96]
  98:	ldrb	w1, [x19, #8]
  9c:	ldr	x0, [x20, #112]
  a0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a4:	ands	w20, w0, #0xff
  a8:	b.ne	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>  // b.any
  ac:	mov	x2, x19
  b0:	mov	x8, x23
  b4:	add	x1, x19, #0x8
  b8:	ldr	x0, [x2], #9
  bc:	ldp	x21, x24, [x0, #24]
  c0:	ldr	x0, [x0, #112]
  c4:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  c8:	mov	x1, x24
  cc:	mov	x2, x23
  d0:	mov	x0, x21
  d4:	mov	w3, #0x0                   	// #0
  d8:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  dc:	mov	x21, x0
  e0:	ldr	x0, [x19]
  e4:	ldr	x24, [x0, #32]
  e8:	mov	x0, x23
  ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  f0:	cmp	x24, x21
  f4:	b.ne	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>  // b.any
  f8:	ldr	x0, [x19]
  fc:	ldp	x21, x23, [x0, #72]
 100:	cmp	x21, x23
 104:	b.eq	12c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x12c>  // b.none
 108:	ldr	x0, [x19]
 10c:	ldrb	w3, [x21, #2]
 110:	ldrb	w1, [x19, #8]
 114:	ldrh	w2, [x21], #4
 118:	ldr	x0, [x0, #112]
 11c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 120:	tst	w0, #0xff
 124:	b.ne	100 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x100>  // b.any
 128:	mov	w20, #0x1                   	// #1
 12c:	mov	x0, x22
 130:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 134:	mov	w0, w20
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x23, x24, [sp, #48]
 144:	ldp	x29, x30, [sp], #128
 148:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x24, x2
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x23, x25, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x22, x0
  24:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  28:	sub	x2, x25, x23
  2c:	cmp	x0, x2, asr #1
  30:	b.ne	40 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	mov	x21, x1
  44:	asr	x1, x2, #1
  48:	cmp	x1, #0x0
  4c:	sub	x26, x21, x23
  50:	csinc	x19, x1, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	11c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11c>  // b.hs, b.nlast
  5c:	mov	x20, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #1
  70:	bl	0 <_Znwm>
  74:	mov	x20, x0
  78:	ldrh	w0, [x24]
  7c:	mov	x2, x23
  80:	strh	w0, [x20, x26]
  84:	mov	x0, x20
  88:	add	x0, x0, #0x2
  8c:	cmp	x21, x2
  90:	b.ne	cc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xcc>  // b.any
  94:	sub	x1, x2, x23
  98:	mov	x21, x2
  9c:	add	x1, x1, #0x2
  a0:	add	x1, x20, x1
  a4:	mov	x0, x1
  a8:	cmp	x21, x25
  ac:	b.eq	e4 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe4>  // b.none
  b0:	ldrb	w4, [x21]
  b4:	add	x0, x0, #0x2
  b8:	ldrb	w3, [x21, #1]
  bc:	add	x21, x21, #0x2
  c0:	sturb	w4, [x0, #-2]
  c4:	sturb	w3, [x0, #-1]
  c8:	b	a8 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa8>
  cc:	ldrb	w3, [x2]
  d0:	add	x2, x2, #0x2
  d4:	ldurb	w1, [x2, #-1]
  d8:	sturb	w3, [x0, #-2]
  dc:	sturb	w1, [x0, #-1]
  e0:	b	88 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>
  e4:	sub	x21, x21, x2
  e8:	add	x21, x1, x21
  ec:	cbz	x23, f8 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>
  f0:	mov	x0, x23
  f4:	bl	0 <_ZdlPv>
  f8:	add	x19, x20, x19, lsl #1
  fc:	ldp	x23, x24, [sp, #48]
 100:	ldp	x25, x26, [sp, #64]
 104:	stp	x20, x21, [x22]
 108:	str	x19, [x22, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x29, x30, [sp], #80
 118:	ret
 11c:	mov	x19, x0
 120:	b	6c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	24 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x24>  // b.none
  14:	ldrh	w0, [x2]
  18:	strh	w0, [x1], #2
  1c:	str	x1, [x3, #8]
  20:	ret
  24:	b	0 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	str	x23, [sp, #48]
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tst	w0, #0xff
  2c:	b.ne	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>  // b.any
  30:	mov	x0, x20
  34:	mov	w1, #0x10                  	// #16
  38:	stp	x22, x21, [sp, #64]
  3c:	stp	x22, x21, [sp, #80]
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w19, w0, #0xff
  48:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd8>  // b.none
  4c:	ldp	x1, x2, [x20, #272]
  50:	add	x20, sp, #0x80
  54:	ldr	x0, [x21, #112]
  58:	mov	x8, x20
  5c:	add	x2, x1, x2
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  64:	ldr	x0, [sp, #136]
  68:	cbnz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x70>
  6c:	bl	0 <abort>
  70:	ldr	x0, [sp, #128]
  74:	ldrb	w1, [x0]
  78:	ldr	x0, [x21, #104]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  80:	strb	w0, [sp, #96]
  84:	add	x1, sp, #0x60
  88:	mov	x0, x21
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	ldr	x0, [sp, #136]
  94:	cmp	x0, #0x1
  98:	b.ne	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xcc>  // b.any
  9c:	ldr	x0, [sp, #128]
  a0:	ldrb	w1, [x0]
  a4:	add	x0, sp, #0x40
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  b4:	mov	w0, w19
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x21, x22, [sp, #32]
  c0:	ldr	x23, [sp, #48]
  c4:	ldp	x29, x30, [sp], #160
  c8:	ret
  cc:	add	x0, sp, #0x50
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
  d8:	mov	x0, x20
  dc:	mov	w1, #0x11                  	// #17
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e4:	ands	w19, w0, #0xff
  e8:	b.eq	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x150>  // b.none
  ec:	add	x0, sp, #0x50
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f4:	ldp	x1, x2, [x20, #272]
  f8:	add	x20, sp, #0x60
  fc:	ldr	x0, [x21, #112]
 100:	mov	x8, x20
 104:	add	x2, x1, x2
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	ldr	x2, [sp, #104]
 110:	cbz	x2, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>
 114:	ldr	x1, [sp, #96]
 118:	add	x22, sp, #0x80
 11c:	ldr	x0, [x21, #112]
 120:	add	x2, x1, x2
 124:	mov	x8, x22
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 12c:	mov	x1, x22
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 138:	mov	x0, x22
 13c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 140:	mov	x1, x20
 144:	add	x0, x21, #0x18
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 14c:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 150:	mov	x0, x20
 154:	mov	w1, #0xf                   	// #15
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 15c:	ands	w19, w0, #0xff
 160:	b.eq	180 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x180>  // b.none
 164:	add	x0, sp, #0x50
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	mov	w2, #0x0                   	// #0
 170:	add	x1, x20, #0x110
 174:	mov	x0, x21
 178:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 17c:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 180:	mov	x0, x20
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 188:	ands	w19, w0, #0xff
 18c:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a4>  // b.none
 190:	ldr	x0, [x20, #272]
 194:	ldrb	w1, [x0]
 198:	add	x0, sp, #0x40
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a0:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 1a4:	mov	x0, x20
 1a8:	mov	w1, #0x1c                  	// #28
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b0:	ands	w23, w0, #0xff
 1b4:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>  // b.none
 1b8:	ldrb	w19, [x22]
 1bc:	cbnz	w19, 1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e4>
 1c0:	ldr	w0, [x20]
 1c4:	tbnz	w0, #4, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 1c8:	mov	x0, x20
 1cc:	mov	w1, #0xb                   	// #11
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	tst	w0, #0xff
 1d8:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 1dc:	mov	w1, #0x2d                  	// #45
 1e0:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x198>
 1e4:	mov	x0, x20
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1ec:	ands	w19, w0, #0xff
 1f0:	b.eq	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>  // b.none
 1f4:	ldr	x0, [x20, #272]
 1f8:	ldrb	w1, [x22, #1]
 1fc:	ldrb	w0, [x0]
 200:	cmp	w1, w0
 204:	b.hi	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.pmore
 208:	strb	w1, [sp, #128]
 20c:	add	x1, sp, #0x80
 210:	strb	w0, [sp, #129]
 214:	add	x0, x21, #0x30
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	strb	wzr, [x22]
 220:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 224:	mov	x0, x20
 228:	mov	w1, #0x1c                  	// #28
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 230:	ands	w19, w0, #0xff
 234:	b.eq	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x250>  // b.none
 238:	ldrb	w0, [x22, #1]
 23c:	cmp	w0, #0x2d
 240:	b.hi	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.pmore
 244:	strb	w0, [sp, #128]
 248:	mov	w0, #0x2d                  	// #45
 24c:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x20c>
 250:	ldr	w0, [x20, #152]
 254:	cmp	w0, #0xb
 258:	b.ne	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.any
 25c:	add	x0, sp, #0x40
 260:	mov	w1, #0x2d                  	// #45
 264:	mov	w19, w23
 268:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 26c:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 270:	mov	x0, x20
 274:	mov	w1, #0xe                   	// #14
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	ands	w19, w0, #0xff
 280:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 284:	add	x0, sp, #0x50
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	ldr	x1, [x20, #272]
 290:	ldr	x0, [x20, #392]
 294:	ldrb	w1, [x1]
 298:	ldr	x0, [x0, #48]
 29c:	ldrh	w2, [x0, x1, lsl #1]
 2a0:	ubfx	x2, x2, #8, #1
 2a4:	b	170 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x170>
 2a8:	mov	w19, #0x0                   	// #0
 2ac:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	str	x23, [sp, #48]
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tst	w0, #0xff
  2c:	b.ne	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a0>  // b.any
  30:	mov	x0, x20
  34:	mov	w1, #0x10                  	// #16
  38:	stp	x22, x21, [sp, #64]
  3c:	stp	x22, x21, [sp, #80]
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w19, w0, #0xff
  48:	b.eq	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd0>  // b.none
  4c:	ldp	x1, x2, [x20, #272]
  50:	add	x20, sp, #0x80
  54:	ldr	x0, [x21, #104]
  58:	mov	x8, x20
  5c:	add	x2, x1, x2
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  64:	ldr	x0, [sp, #136]
  68:	cbnz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x70>
  6c:	bl	0 <abort>
  70:	ldr	x0, [sp, #128]
  74:	add	x1, sp, #0x60
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #96]
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	ldr	x0, [sp, #136]
  8c:	cmp	x0, #0x1
  90:	b.ne	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xc4>  // b.any
  94:	ldr	x0, [sp, #128]
  98:	ldrb	w1, [x0]
  9c:	add	x0, sp, #0x40
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	mov	x0, x20
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  ac:	mov	w0, w19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldr	x23, [sp, #48]
  bc:	ldp	x29, x30, [sp], #160
  c0:	ret
  c4:	add	x0, sp, #0x50
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
  d0:	mov	x0, x20
  d4:	mov	w1, #0x11                  	// #17
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  dc:	ands	w19, w0, #0xff
  e0:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>  // b.none
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  ec:	ldp	x1, x2, [x20, #272]
  f0:	add	x20, sp, #0x60
  f4:	ldr	x0, [x21, #104]
  f8:	mov	x8, x20
  fc:	add	x2, x1, x2
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 104:	ldr	x2, [sp, #104]
 108:	cbz	x2, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>
 10c:	ldr	x1, [sp, #96]
 110:	add	x22, sp, #0x80
 114:	ldr	x0, [x21, #104]
 118:	add	x2, x1, x2
 11c:	mov	x8, x22
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 124:	mov	x1, x22
 128:	mov	x0, x20
 12c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 130:	mov	x0, x22
 134:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 138:	mov	x1, x20
 13c:	add	x0, x21, #0x18
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 144:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
 148:	mov	x0, x20
 14c:	mov	w1, #0xf                   	// #15
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	ands	w19, w0, #0xff
 158:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>  // b.none
 15c:	add	x0, sp, #0x50
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 164:	mov	w2, #0x0                   	// #0
 168:	add	x1, x20, #0x110
 16c:	mov	x0, x21
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 178:	mov	x0, x20
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	ands	w19, w0, #0xff
 184:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x19c>  // b.none
 188:	ldr	x0, [x20, #272]
 18c:	ldrb	w1, [x0]
 190:	add	x0, sp, #0x40
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 19c:	mov	x0, x20
 1a0:	mov	w1, #0x1c                  	// #28
 1a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a8:	ands	w23, w0, #0xff
 1ac:	b.eq	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>  // b.none
 1b0:	ldrb	w19, [x22]
 1b4:	cbnz	w19, 1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1dc>
 1b8:	ldr	w0, [x20]
 1bc:	tbnz	w0, #4, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x254>
 1c0:	mov	x0, x20
 1c4:	mov	w1, #0xb                   	// #11
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1cc:	tst	w0, #0xff
 1d0:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 1d4:	mov	w1, #0x2d                  	// #45
 1d8:	b	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x190>
 1dc:	mov	x0, x20
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e4:	ands	w19, w0, #0xff
 1e8:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>  // b.none
 1ec:	ldr	x0, [x20, #272]
 1f0:	ldrb	w1, [x22, #1]
 1f4:	ldrb	w0, [x0]
 1f8:	cmp	w1, w0
 1fc:	b.hi	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.pmore
 200:	strb	w1, [sp, #128]
 204:	add	x1, sp, #0x80
 208:	strb	w0, [sp, #129]
 20c:	add	x0, x21, #0x30
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 214:	strb	wzr, [x22]
 218:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 21c:	mov	x0, x20
 220:	mov	w1, #0x1c                  	// #28
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 228:	ands	w19, w0, #0xff
 22c:	b.eq	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x248>  // b.none
 230:	ldrb	w0, [x22, #1]
 234:	cmp	w0, #0x2d
 238:	b.hi	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.pmore
 23c:	strb	w0, [sp, #128]
 240:	mov	w0, #0x2d                  	// #45
 244:	b	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x204>
 248:	ldr	w0, [x20, #152]
 24c:	cmp	w0, #0xb
 250:	b.ne	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.any
 254:	add	x0, sp, #0x40
 258:	mov	w1, #0x2d                  	// #45
 25c:	mov	w19, w23
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 264:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 268:	mov	x0, x20
 26c:	mov	w1, #0xe                   	// #14
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 274:	ands	w19, w0, #0xff
 278:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 27c:	add	x0, sp, #0x50
 280:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 284:	ldr	x1, [x20, #272]
 288:	ldr	x0, [x20, #392]
 28c:	ldrb	w1, [x1]
 290:	ldr	x0, [x0, #48]
 294:	ldrh	w2, [x0, x1, lsl #1]
 298:	ubfx	x2, x2, #8, #1
 29c:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>
 2a0:	mov	w19, #0x0                   	// #0
 2a4:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	str	x27, [sp, #80]
  2c:	sub	x1, x26, x24
  30:	cmp	x0, x1, asr #6
  34:	b.ne	44 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	asr	x3, x1, #6
  48:	mov	x22, x2
  4c:	cmp	x3, #0x0
  50:	sub	x25, x21, x24
  54:	csinc	x19, x3, xzr, ne  // ne = any
  58:	adds	x19, x19, x3
  5c:	b.cs	130 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x130>  // b.hs, b.nlast
  60:	mov	x20, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #6
  74:	bl	0 <_Znwm>
  78:	mov	x20, x0
  7c:	add	x0, x20, x25
  80:	mov	x1, x22
  84:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  88:	mov	x25, x24
  8c:	mov	x0, x20
  90:	add	x22, x0, #0x40
  94:	cmp	x21, x25
  98:	b.ne	d8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xd8>  // b.any
  9c:	sub	x21, x25, x24
  a0:	mov	x22, x25
  a4:	add	x21, x21, #0x40
  a8:	add	x21, x20, x21
  ac:	mov	x27, x21
  b0:	cmp	x22, x26
  b4:	b.eq	f4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xf4>  // b.none
  b8:	mov	x1, x22
  bc:	mov	x0, x27
  c0:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  c4:	add	x27, x27, #0x40
  c8:	mov	x0, x22
  cc:	add	x22, x22, #0x40
  d0:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  d4:	b	b0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xb0>
  d8:	mov	x1, x25
  dc:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  e0:	mov	x0, x25
  e4:	add	x25, x25, #0x40
  e8:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  ec:	mov	x0, x22
  f0:	b	90 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x90>
  f4:	sub	x22, x22, x25
  f8:	add	x21, x21, x22
  fc:	cbz	x24, 108 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x108>
 100:	mov	x0, x24
 104:	bl	0 <_ZdlPv>
 108:	add	x19, x20, x19, lsl #6
 10c:	ldp	x25, x26, [sp, #64]
 110:	ldr	x27, [sp, #80]
 114:	stp	x20, x21, [x23]
 118:	str	x19, [x23, #16]
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x23, x24, [sp, #48]
 128:	ldp	x29, x30, [sp], #96
 12c:	ret
 130:	mov	x19, x0
 134:	b	70 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	ldp	x3, x4, [x0, #8]
   4:	cmp	x3, x4
   8:	b.eq	3c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x3c>  // b.none
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	x29, sp
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	mov	x0, x3
  20:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  24:	ldr	x0, [x19, #8]
  28:	add	x0, x0, #0x40
  2c:	str	x0, [x19, #8]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x2, x1
  40:	mov	x1, x3
  44:	b	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	and	w23, w2, #0xff
  18:	cmp	w23, w1, uxtb
  1c:	b.cs	24 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x24>  // b.hs, b.nlast
  20:	bl	0 <abort>
  24:	mov	x20, x0
  28:	add	x21, sp, #0x40
  2c:	add	x19, x20, #0x68
  30:	and	w0, w1, #0xff
  34:	add	x22, sp, #0x60
  38:	mov	x8, x21
  3c:	mov	w1, w0
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  48:	mov	x8, x22
  4c:	mov	w1, w23
  50:	mov	x0, x19
  54:	add	x19, sp, #0x80
  58:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  5c:	mov	x1, x21
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  68:	mov	x1, x22
  6c:	add	x0, x19, #0x20
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  74:	mov	x1, x19
  78:	add	x0, x20, #0x30
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  90:	mov	x0, x21
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x21, x22, [sp, #32]
  a0:	ldr	x23, [sp, #48]
  a4:	ldp	x29, x30, [sp], #192
  a8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	str	x23, [sp, #48]
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tst	w0, #0xff
  2c:	b.ne	27c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x27c>  // b.any
  30:	mov	x0, x20
  34:	mov	w1, #0x10                  	// #16
  38:	stp	x22, x21, [sp, #64]
  3c:	stp	x22, x21, [sp, #80]
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w19, w0, #0xff
  48:	b.eq	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd0>  // b.none
  4c:	ldp	x1, x2, [x20, #272]
  50:	add	x20, sp, #0x80
  54:	ldr	x0, [x21, #112]
  58:	mov	x8, x20
  5c:	add	x2, x1, x2
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  64:	ldr	x0, [sp, #136]
  68:	cbnz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x70>
  6c:	bl	0 <abort>
  70:	ldr	x0, [sp, #128]
  74:	add	x1, sp, #0x60
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #96]
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	ldr	x0, [sp, #136]
  8c:	cmp	x0, #0x1
  90:	b.ne	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xc4>  // b.any
  94:	ldr	x0, [sp, #128]
  98:	ldrb	w1, [x0]
  9c:	add	x0, sp, #0x40
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	mov	x0, x20
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  ac:	mov	w0, w19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldr	x23, [sp, #48]
  bc:	ldp	x29, x30, [sp], #160
  c0:	ret
  c4:	add	x0, sp, #0x50
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
  d0:	mov	x0, x20
  d4:	mov	w1, #0x11                  	// #17
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  dc:	ands	w19, w0, #0xff
  e0:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>  // b.none
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  ec:	ldp	x1, x2, [x20, #272]
  f0:	add	x20, sp, #0x60
  f4:	ldr	x0, [x21, #112]
  f8:	mov	x8, x20
  fc:	add	x2, x1, x2
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 104:	ldr	x2, [sp, #104]
 108:	cbz	x2, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>
 10c:	ldr	x1, [sp, #96]
 110:	add	x22, sp, #0x80
 114:	ldr	x0, [x21, #112]
 118:	add	x2, x1, x2
 11c:	mov	x8, x22
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 124:	mov	x1, x22
 128:	mov	x0, x20
 12c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 130:	mov	x0, x22
 134:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 138:	mov	x1, x20
 13c:	add	x0, x21, #0x18
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 144:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4>
 148:	mov	x0, x20
 14c:	mov	w1, #0xf                   	// #15
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	ands	w19, w0, #0xff
 158:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>  // b.none
 15c:	add	x0, sp, #0x50
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 164:	mov	w2, #0x0                   	// #0
 168:	add	x1, x20, #0x110
 16c:	mov	x0, x21
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 178:	mov	x0, x20
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	ands	w19, w0, #0xff
 184:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x19c>  // b.none
 188:	ldr	x0, [x20, #272]
 18c:	ldrb	w1, [x0]
 190:	add	x0, sp, #0x40
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 19c:	mov	x0, x20
 1a0:	mov	w1, #0x1c                  	// #28
 1a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a8:	ands	w23, w0, #0xff
 1ac:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 1b0:	ldrb	w19, [x22]
 1b4:	cbnz	w19, 1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1dc>
 1b8:	ldr	w0, [x20]
 1bc:	tbnz	w0, #4, 230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x230>
 1c0:	mov	x0, x20
 1c4:	mov	w1, #0xb                   	// #11
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1cc:	tst	w0, #0xff
 1d0:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 1d4:	mov	w1, #0x2d                  	// #45
 1d8:	b	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x190>
 1dc:	mov	x0, x20
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e4:	ands	w19, w0, #0xff
 1e8:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>  // b.none
 1ec:	ldr	x0, [x20, #272]
 1f0:	ldrb	w2, [x0]
 1f4:	ldrb	w1, [x22, #1]
 1f8:	mov	x0, x21
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 200:	strb	wzr, [x22]
 204:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 208:	mov	x0, x20
 20c:	mov	w1, #0x1c                  	// #28
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 214:	ands	w19, w0, #0xff
 218:	b.eq	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>  // b.none
 21c:	mov	w2, #0x2d                  	// #45
 220:	b	1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f4>
 224:	ldr	w0, [x20, #152]
 228:	cmp	w0, #0xb
 22c:	b.ne	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.any
 230:	add	x0, sp, #0x40
 234:	mov	w1, #0x2d                  	// #45
 238:	mov	w19, w23
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 240:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 244:	mov	x0, x20
 248:	mov	w1, #0xe                   	// #14
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 250:	ands	w19, w0, #0xff
 254:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 258:	add	x0, sp, #0x50
 25c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 260:	ldr	x1, [x20, #272]
 264:	ldr	x0, [x20, #392]
 268:	ldrb	w1, [x1]
 26c:	ldr	x0, [x0, #48]
 270:	ldrh	w2, [x0, x1, lsl #1]
 274:	ubfx	x2, x2, #8, #1
 278:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>
 27c:	mov	w19, #0x0                   	// #0
 280:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	and	w23, w2, #0xff
  18:	cmp	w23, w1, uxtb
  1c:	b.cs	24 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x24>  // b.hs, b.nlast
  20:	bl	0 <abort>
  24:	mov	x20, x0
  28:	add	x21, sp, #0x40
  2c:	add	x19, x20, #0x68
  30:	and	w0, w1, #0xff
  34:	add	x22, sp, #0x60
  38:	mov	x8, x21
  3c:	mov	w1, w0
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  48:	mov	x8, x22
  4c:	mov	w1, w23
  50:	mov	x0, x19
  54:	add	x19, sp, #0x80
  58:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  5c:	mov	x1, x21
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  68:	mov	x1, x22
  6c:	add	x0, x19, #0x20
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  74:	mov	x1, x19
  78:	add	x0, x20, #0x30
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  90:	mov	x0, x21
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x21, x22, [sp, #32]
  a0:	ldr	x23, [sp, #48]
  a4:	ldp	x29, x30, [sp], #192
  a8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x1
  18:	mov	x21, x2
  1c:	mov	w1, #0xb                   	// #11
  20:	str	x23, [sp, #48]
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tst	w0, #0xff
  2c:	b.ne	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x284>  // b.any
  30:	mov	x0, x20
  34:	mov	w1, #0x10                  	// #16
  38:	stp	x22, x21, [sp, #64]
  3c:	stp	x22, x21, [sp, #80]
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w19, w0, #0xff
  48:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd8>  // b.none
  4c:	ldp	x1, x2, [x20, #272]
  50:	add	x20, sp, #0x80
  54:	ldr	x0, [x21, #112]
  58:	mov	x8, x20
  5c:	add	x2, x1, x2
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  64:	ldr	x0, [sp, #136]
  68:	cbnz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x70>
  6c:	bl	0 <abort>
  70:	ldr	x0, [sp, #128]
  74:	ldrb	w1, [x0]
  78:	ldr	x0, [x21, #104]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  80:	strb	w0, [sp, #96]
  84:	add	x1, sp, #0x60
  88:	mov	x0, x21
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	ldr	x0, [sp, #136]
  94:	cmp	x0, #0x1
  98:	b.ne	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xcc>  // b.any
  9c:	ldr	x0, [sp, #128]
  a0:	ldrb	w1, [x0]
  a4:	add	x0, sp, #0x40
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  b4:	mov	w0, w19
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x21, x22, [sp, #32]
  c0:	ldr	x23, [sp, #48]
  c4:	ldp	x29, x30, [sp], #160
  c8:	ret
  cc:	add	x0, sp, #0x50
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
  d8:	mov	x0, x20
  dc:	mov	w1, #0x11                  	// #17
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e4:	ands	w19, w0, #0xff
  e8:	b.eq	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x150>  // b.none
  ec:	add	x0, sp, #0x50
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f4:	ldp	x1, x2, [x20, #272]
  f8:	add	x20, sp, #0x60
  fc:	ldr	x0, [x21, #112]
 100:	mov	x8, x20
 104:	add	x2, x1, x2
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	ldr	x2, [sp, #104]
 110:	cbz	x2, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>
 114:	ldr	x1, [sp, #96]
 118:	add	x22, sp, #0x80
 11c:	ldr	x0, [x21, #112]
 120:	add	x2, x1, x2
 124:	mov	x8, x22
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 12c:	mov	x1, x22
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 138:	mov	x0, x22
 13c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 140:	mov	x1, x20
 144:	add	x0, x21, #0x18
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 14c:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xac>
 150:	mov	x0, x20
 154:	mov	w1, #0xf                   	// #15
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 15c:	ands	w19, w0, #0xff
 160:	b.eq	180 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x180>  // b.none
 164:	add	x0, sp, #0x50
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	mov	w2, #0x0                   	// #0
 170:	add	x1, x20, #0x110
 174:	mov	x0, x21
 178:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 17c:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 180:	mov	x0, x20
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 188:	ands	w19, w0, #0xff
 18c:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a4>  // b.none
 190:	ldr	x0, [x20, #272]
 194:	ldrb	w1, [x0]
 198:	add	x0, sp, #0x40
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a0:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 1a4:	mov	x0, x20
 1a8:	mov	w1, #0x1c                  	// #28
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b0:	ands	w23, w0, #0xff
 1b4:	b.eq	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x24c>  // b.none
 1b8:	ldrb	w19, [x22]
 1bc:	cbnz	w19, 1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e4>
 1c0:	ldr	w0, [x20]
 1c4:	tbnz	w0, #4, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>
 1c8:	mov	x0, x20
 1cc:	mov	w1, #0xb                   	// #11
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	tst	w0, #0xff
 1d8:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 1dc:	mov	w1, #0x2d                  	// #45
 1e0:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x198>
 1e4:	mov	x0, x20
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1ec:	ands	w19, w0, #0xff
 1f0:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x210>  // b.none
 1f4:	ldr	x0, [x20, #272]
 1f8:	ldrb	w2, [x0]
 1fc:	ldrb	w1, [x22, #1]
 200:	mov	x0, x21
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 208:	strb	wzr, [x22]
 20c:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 210:	mov	x0, x20
 214:	mov	w1, #0x1c                  	// #28
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	ands	w19, w0, #0xff
 220:	b.eq	22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x22c>  // b.none
 224:	mov	w2, #0x2d                  	// #45
 228:	b	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1fc>
 22c:	ldr	w0, [x20, #152]
 230:	cmp	w0, #0xb
 234:	b.ne	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.any
 238:	add	x0, sp, #0x40
 23c:	mov	w1, #0x2d                  	// #45
 240:	mov	w19, w23
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 248:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>
 24c:	mov	x0, x20
 250:	mov	w1, #0xe                   	// #14
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 258:	ands	w19, w0, #0xff
 25c:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c>  // b.none
 260:	add	x0, sp, #0x50
 264:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 268:	ldr	x1, [x20, #272]
 26c:	ldr	x0, [x20, #392]
 270:	ldrb	w1, [x1]
 274:	ldr	x0, [x0, #48]
 278:	ldrh	w2, [x0, x1, lsl #1]
 27c:	ubfx	x2, x2, #8, #1
 280:	b	170 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x170>
 284:	mov	w19, #0x0                   	// #0
 288:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4>

Disassembly of section .text._ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_>:
   0:	sub	x6, x2, #0x1
   4:	mov	x4, #0x2                   	// #2
   8:	and	w3, w3, #0xff
   c:	sdiv	x6, x6, x4
  10:	mov	x4, x1
  14:	cmp	x6, x4
  18:	b.le	48 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x48>
  1c:	add	x5, x4, #0x1
  20:	lsl	x5, x5, #1
  24:	sub	x7, x5, #0x1
  28:	ldrb	w8, [x0, x5]
  2c:	ldrb	w9, [x0, x7]
  30:	cmp	w9, w8
  34:	csel	x5, x5, x7, ls  // ls = plast
  38:	ldrb	w7, [x0, x5]
  3c:	strb	w7, [x0, x4]
  40:	mov	x4, x5
  44:	b	14 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x14>
  48:	tbnz	w2, #0, 74 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x74>
  4c:	sub	x2, x2, #0x2
  50:	mov	x5, #0x2                   	// #2
  54:	sdiv	x2, x2, x5
  58:	cmp	x2, x4
  5c:	b.ne	74 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x74>  // b.any
  60:	lsl	x2, x4, #1
  64:	add	x2, x2, #0x1
  68:	ldrb	w5, [x0, x2]
  6c:	strb	w5, [x0, x4]
  70:	mov	x4, x2
  74:	sub	x2, x4, #0x1
  78:	mov	x5, #0x2                   	// #2
  7c:	sdiv	x2, x2, x5
  80:	add	x6, x0, x4
  84:	cmp	x1, x4
  88:	b.ge	ac <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xac>  // b.tcont
  8c:	ldrb	w4, [x0, x2]
  90:	cmp	w3, w4
  94:	b.ls	ac <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xac>  // b.plast
  98:	strb	w4, [x6]
  9c:	sub	x6, x2, #0x1
  a0:	mov	x4, x2
  a4:	sdiv	x2, x6, x5
  a8:	b	80 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x80>
  ac:	strb	w3, [x6]
  b0:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, #0x0                   	// #0
  14:	ldp	x0, x1, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x22, sp, #0x50
  20:	str	x23, [sp, #48]
  24:	add	x21, sp, #0x40
  28:	add	x23, x19, #0x78
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  30:	ldp	x0, x1, [x19]
  34:	mov	w2, #0x0                   	// #0
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  3c:	mov	x1, x0
  40:	ldr	x2, [x19, #8]
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  4c:	cmp	x20, #0x100
  50:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x90>  // b.none
  54:	lsr	x0, x20, #6
  58:	str	x19, [sp, #80]
  5c:	strb	w20, [sp, #88]
  60:	add	x0, x23, x0, lsl #3
  64:	str	x0, [sp, #64]
  68:	and	x0, x20, #0x3f
  6c:	str	x0, [sp, #72]
  70:	mov	x0, x22
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  78:	ldrb	w1, [x19, #112]
  7c:	add	x20, x20, #0x1
  80:	eor	w1, w1, w0
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  8c:	b	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4c>
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x23, [sp, #48]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-432]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x1, [x0, #272]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x21, sp, #0x118
  20:	ldr	x0, [x0, #392]
  24:	ldr	x0, [x0, #48]
  28:	str	x23, [sp, #48]
  2c:	ldrb	w1, [x1]
  30:	ldrh	w0, [x0, x1, lsl #1]
  34:	ldr	x1, [x19, #384]
  38:	stp	xzr, xzr, [sp, #128]
  3c:	ubfx	x0, x0, #8, #1
  40:	stp	xzr, xzr, [sp, #144]
  44:	stp	xzr, xzr, [sp, #160]
  48:	stp	xzr, xzr, [sp, #176]
  4c:	stp	xzr, xzr, [sp, #192]
  50:	stp	xzr, xzr, [sp, #208]
  54:	strh	wzr, [sp, #224]
  58:	strb	wzr, [sp, #226]
  5c:	str	x1, [sp, #232]
  60:	strb	w0, [sp, #240]
  64:	add	x0, sp, #0xf8
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  6c:	add	x1, x19, #0x110
  70:	mov	w2, #0x0                   	// #0
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  7c:	mov	x0, x20
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  84:	mov	x1, x20
  88:	mov	x0, x21
  8c:	ldr	x22, [x19, #256]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  94:	mov	x0, #0x98                  	// #152
  98:	str	xzr, [sp, #112]
  9c:	bl	0 <_Znwm>
  a0:	mov	x23, x0
  a4:	mov	x1, x21
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  ac:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  b0:	str	x23, [sp, #96]
  b4:	add	x23, sp, #0x60
  b8:	ldr	x0, [x0]
  bc:	str	x0, [sp, #120]
  c0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  c4:	mov	x1, x23
  c8:	ldr	x0, [x0]
  cc:	str	x0, [sp, #112]
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  d8:	add	x1, sp, #0x48
  dc:	stp	x22, x0, [sp, #72]
  e0:	str	x0, [sp, #88]
  e4:	add	x0, x19, #0x130
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  f4:	mov	x0, x21
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #432
 114:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	stp	x29, x30, [sp, #-432]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x0, [x0, #384]
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	stp	xzr, xzr, [sp, #128]
  24:	stp	xzr, xzr, [sp, #144]
  28:	stp	xzr, xzr, [sp, #160]
  2c:	stp	xzr, xzr, [sp, #176]
  30:	stp	xzr, xzr, [sp, #192]
  34:	stp	xzr, xzr, [sp, #208]
  38:	strh	wzr, [sp, #224]
  3c:	strb	wzr, [sp, #226]
  40:	str	x0, [sp, #232]
  44:	add	x0, x20, #0x78
  48:	strb	w1, [sp, #240]
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  50:	ldr	w0, [x19]
  54:	strh	wzr, [sp, #64]
  58:	tbnz	w0, #4, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  64:	tst	w0, #0xff
  68:	b.eq	158 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x158>  // b.none
  6c:	mov	w0, #0x1                   	// #1
  70:	strb	w0, [sp, #64]
  74:	ldr	x0, [x19, #272]
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #65]
  80:	add	x21, sp, #0x40
  84:	mov	x2, x20
  88:	mov	x1, x21
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  94:	tst	w0, #0xff
  98:	b.ne	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x84>  // b.any
  9c:	ldrb	w0, [sp, #64]
  a0:	add	x21, sp, #0x118
  a4:	cbz	w0, bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xbc>
  a8:	ldrb	w0, [sp, #65]
  ac:	mov	x1, x21
  b0:	strb	w0, [sp, #280]
  b4:	mov	x0, x20
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  bc:	mov	x0, x20
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  c4:	mov	x1, x20
  c8:	mov	x0, x21
  cc:	ldr	x22, [x19, #256]
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  d4:	mov	x0, #0x98                  	// #152
  d8:	str	xzr, [sp, #112]
  dc:	bl	0 <_Znwm>
  e0:	mov	x23, x0
  e4:	mov	x1, x21
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  ec:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  f0:	str	x23, [sp, #96]
  f4:	add	x23, sp, #0x60
  f8:	ldr	x0, [x0]
  fc:	str	x0, [sp, #120]
 100:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 104:	mov	x1, x23
 108:	ldr	x0, [x0]
 10c:	str	x0, [sp, #112]
 110:	mov	x0, x22
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 118:	add	x1, sp, #0x48
 11c:	stp	x22, x0, [sp, #72]
 120:	str	x0, [sp, #88]
 124:	add	x0, x19, #0x130
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 12c:	mov	x0, x23
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 134:	mov	x0, x21
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 144:	ldp	x19, x20, [sp, #16]
 148:	ldp	x21, x22, [sp, #32]
 14c:	ldr	x23, [sp, #48]
 150:	ldp	x29, x30, [sp], #432
 154:	ret
 158:	mov	x0, x19
 15c:	mov	w1, #0x1c                  	// #28
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 164:	tst	w0, #0xff
 168:	b.eq	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>  // b.none
 16c:	mov	w0, #0x2d01                	// #11521
 170:	strh	w0, [sp, #64]
 174:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x80>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, #0x0                   	// #0
  14:	ldp	x0, x1, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x22, sp, #0x50
  20:	str	x23, [sp, #48]
  24:	add	x21, sp, #0x40
  28:	add	x23, x19, #0x80
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  30:	ldp	x0, x1, [x19]
  34:	mov	w2, #0x0                   	// #0
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  3c:	mov	x1, x0
  40:	ldr	x2, [x19, #8]
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  4c:	cmp	x20, #0x100
  50:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x90>  // b.none
  54:	lsr	x0, x20, #6
  58:	str	x19, [sp, #80]
  5c:	strb	w20, [sp, #88]
  60:	add	x0, x23, x0, lsl #3
  64:	str	x0, [sp, #64]
  68:	and	x0, x20, #0x3f
  6c:	str	x0, [sp, #72]
  70:	mov	x0, x22
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  78:	ldrb	w1, [x19, #120]
  7c:	add	x20, x20, #0x1
  80:	eor	w1, w1, w0
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  8c:	b	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x4c>
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x23, [sp, #48]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x1, [x0, #272]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x21, sp, #0x120
  20:	ldr	x0, [x0, #392]
  24:	ldr	x0, [x0, #48]
  28:	str	x23, [sp, #48]
  2c:	ldrb	w1, [x1]
  30:	ldrh	w0, [x0, x1, lsl #1]
  34:	ldr	x1, [x19, #384]
  38:	stp	xzr, xzr, [sp, #128]
  3c:	ubfx	x0, x0, #8, #1
  40:	stp	xzr, xzr, [sp, #144]
  44:	stp	xzr, xzr, [sp, #160]
  48:	stp	xzr, xzr, [sp, #176]
  4c:	stp	xzr, xzr, [sp, #192]
  50:	stp	xzr, xzr, [sp, #208]
  54:	strh	wzr, [sp, #224]
  58:	strb	wzr, [sp, #226]
  5c:	stp	x1, x1, [sp, #232]
  60:	strb	w0, [sp, #248]
  64:	add	x0, sp, #0x100
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  6c:	add	x1, x19, #0x110
  70:	mov	w2, #0x0                   	// #0
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  7c:	mov	x0, x20
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  84:	mov	x1, x20
  88:	mov	x0, x21
  8c:	ldr	x22, [x19, #256]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  94:	mov	x0, #0xa0                  	// #160
  98:	str	xzr, [sp, #112]
  9c:	bl	0 <_Znwm>
  a0:	mov	x23, x0
  a4:	mov	x1, x21
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  ac:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  b0:	str	x23, [sp, #96]
  b4:	add	x23, sp, #0x60
  b8:	ldr	x0, [x0]
  bc:	str	x0, [sp, #120]
  c0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  c4:	mov	x1, x23
  c8:	ldr	x0, [x0]
  cc:	str	x0, [sp, #112]
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  d8:	add	x1, sp, #0x48
  dc:	stp	x22, x0, [sp, #72]
  e0:	str	x0, [sp, #88]
  e4:	add	x0, x19, #0x130
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  f4:	mov	x0, x21
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #448
 114:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x0, [x0, #384]
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	stp	xzr, xzr, [sp, #128]
  24:	stp	xzr, xzr, [sp, #144]
  28:	stp	xzr, xzr, [sp, #160]
  2c:	stp	xzr, xzr, [sp, #176]
  30:	stp	xzr, xzr, [sp, #192]
  34:	stp	xzr, xzr, [sp, #208]
  38:	strh	wzr, [sp, #224]
  3c:	strb	wzr, [sp, #226]
  40:	stp	x0, x0, [sp, #232]
  44:	add	x0, x20, #0x80
  48:	strb	w1, [sp, #248]
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  50:	ldr	w0, [x19]
  54:	strh	wzr, [sp, #64]
  58:	tbnz	w0, #4, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x80>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  64:	tst	w0, #0xff
  68:	b.eq	158 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x158>  // b.none
  6c:	mov	w0, #0x1                   	// #1
  70:	strb	w0, [sp, #64]
  74:	ldr	x0, [x19, #272]
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #65]
  80:	add	x21, sp, #0x40
  84:	mov	x2, x20
  88:	mov	x1, x21
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  94:	tst	w0, #0xff
  98:	b.ne	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x84>  // b.any
  9c:	ldrb	w0, [sp, #64]
  a0:	add	x21, sp, #0x120
  a4:	cbz	w0, bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xbc>
  a8:	ldrb	w0, [sp, #65]
  ac:	mov	x1, x21
  b0:	strb	w0, [sp, #288]
  b4:	mov	x0, x20
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  bc:	mov	x0, x20
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  c4:	mov	x1, x20
  c8:	mov	x0, x21
  cc:	ldr	x22, [x19, #256]
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  d4:	mov	x0, #0xa0                  	// #160
  d8:	str	xzr, [sp, #112]
  dc:	bl	0 <_Znwm>
  e0:	mov	x23, x0
  e4:	mov	x1, x21
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  ec:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  f0:	str	x23, [sp, #96]
  f4:	add	x23, sp, #0x60
  f8:	ldr	x0, [x0]
  fc:	str	x0, [sp, #120]
 100:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 104:	mov	x1, x23
 108:	ldr	x0, [x0]
 10c:	str	x0, [sp, #112]
 110:	mov	x0, x22
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 118:	add	x1, sp, #0x48
 11c:	stp	x22, x0, [sp, #72]
 120:	str	x0, [sp, #88]
 124:	add	x0, x19, #0x130
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 12c:	mov	x0, x23
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 134:	mov	x0, x21
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 144:	ldp	x19, x20, [sp, #16]
 148:	ldp	x21, x22, [sp, #32]
 14c:	ldr	x23, [sp, #48]
 150:	ldp	x29, x30, [sp], #448
 154:	ret
 158:	mov	x0, x19
 15c:	mov	w1, #0x1c                  	// #28
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 164:	tst	w0, #0xff
 168:	b.eq	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x80>  // b.none
 16c:	mov	w0, #0x2d01                	// #11521
 170:	strh	w0, [sp, #64]
 174:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x80>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, #0x0                   	// #0
  14:	ldp	x0, x1, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x22, sp, #0x50
  20:	str	x23, [sp, #48]
  24:	add	x21, sp, #0x40
  28:	add	x23, x19, #0x80
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  30:	ldp	x0, x1, [x19]
  34:	mov	w2, #0x0                   	// #0
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  3c:	mov	x1, x0
  40:	ldr	x2, [x19, #8]
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  4c:	cmp	x20, #0x100
  50:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x90>  // b.none
  54:	lsr	x0, x20, #6
  58:	str	x19, [sp, #80]
  5c:	strb	w20, [sp, #88]
  60:	add	x0, x23, x0, lsl #3
  64:	str	x0, [sp, #64]
  68:	and	x0, x20, #0x3f
  6c:	str	x0, [sp, #72]
  70:	mov	x0, x22
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  78:	ldrb	w1, [x19, #120]
  7c:	add	x20, x20, #0x1
  80:	eor	w1, w1, w0
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  8c:	b	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4c>
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x23, [sp, #48]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x1, [x0, #272]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x21, sp, #0x120
  20:	ldr	x0, [x0, #392]
  24:	ldr	x0, [x0, #48]
  28:	str	x23, [sp, #48]
  2c:	ldrb	w1, [x1]
  30:	ldrh	w0, [x0, x1, lsl #1]
  34:	ldr	x1, [x19, #384]
  38:	stp	xzr, xzr, [sp, #128]
  3c:	ubfx	x0, x0, #8, #1
  40:	stp	xzr, xzr, [sp, #144]
  44:	stp	xzr, xzr, [sp, #160]
  48:	stp	xzr, xzr, [sp, #176]
  4c:	stp	xzr, xzr, [sp, #192]
  50:	stp	xzr, xzr, [sp, #208]
  54:	strh	wzr, [sp, #224]
  58:	strb	wzr, [sp, #226]
  5c:	stp	x1, x1, [sp, #232]
  60:	strb	w0, [sp, #248]
  64:	add	x0, sp, #0x100
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  6c:	add	x1, x19, #0x110
  70:	mov	w2, #0x0                   	// #0
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  7c:	mov	x0, x20
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  84:	mov	x1, x20
  88:	mov	x0, x21
  8c:	ldr	x22, [x19, #256]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  94:	mov	x0, #0xa0                  	// #160
  98:	str	xzr, [sp, #112]
  9c:	bl	0 <_Znwm>
  a0:	mov	x23, x0
  a4:	mov	x1, x21
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  ac:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  b0:	str	x23, [sp, #96]
  b4:	add	x23, sp, #0x60
  b8:	ldr	x0, [x0]
  bc:	str	x0, [sp, #120]
  c0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  c4:	mov	x1, x23
  c8:	ldr	x0, [x0]
  cc:	str	x0, [sp, #112]
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  d8:	add	x1, sp, #0x48
  dc:	stp	x22, x0, [sp, #72]
  e0:	str	x0, [sp, #88]
  e4:	add	x0, x19, #0x130
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  f4:	mov	x0, x21
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #448
 114:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x0, [x0, #384]
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	stp	xzr, xzr, [sp, #128]
  24:	stp	xzr, xzr, [sp, #144]
  28:	stp	xzr, xzr, [sp, #160]
  2c:	stp	xzr, xzr, [sp, #176]
  30:	stp	xzr, xzr, [sp, #192]
  34:	stp	xzr, xzr, [sp, #208]
  38:	strh	wzr, [sp, #224]
  3c:	strb	wzr, [sp, #226]
  40:	stp	x0, x0, [sp, #232]
  44:	add	x0, x20, #0x80
  48:	strb	w1, [sp, #248]
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  50:	ldr	w0, [x19]
  54:	strh	wzr, [sp, #64]
  58:	tbnz	w0, #4, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x80>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  64:	tst	w0, #0xff
  68:	b.eq	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x150>  // b.none
  6c:	mov	w0, #0x1                   	// #1
  70:	strb	w0, [sp, #64]
  74:	ldr	x0, [x19, #272]
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #65]
  80:	add	x21, sp, #0x40
  84:	mov	x2, x20
  88:	mov	x1, x21
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  94:	tst	w0, #0xff
  98:	b.ne	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x84>  // b.any
  9c:	ldrb	w0, [sp, #64]
  a0:	cbz	w0, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xb0>
  a4:	ldrb	w1, [sp, #65]
  a8:	mov	x0, x20
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  b8:	mov	x1, x20
  bc:	add	x21, sp, #0x120
  c0:	mov	x0, x21
  c4:	ldr	x22, [x19, #256]
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  cc:	mov	x0, #0xa0                  	// #160
  d0:	str	xzr, [sp, #112]
  d4:	bl	0 <_Znwm>
  d8:	mov	x23, x0
  dc:	mov	x1, x21
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  e4:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  e8:	str	x23, [sp, #96]
  ec:	add	x23, sp, #0x60
  f0:	ldr	x0, [x0]
  f4:	str	x0, [sp, #120]
  f8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  fc:	mov	x1, x23
 100:	ldr	x0, [x0]
 104:	str	x0, [sp, #112]
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 110:	add	x1, sp, #0x48
 114:	stp	x22, x0, [sp, #72]
 118:	str	x0, [sp, #88]
 11c:	add	x0, x19, #0x130
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 12c:	mov	x0, x21
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 134:	mov	x0, x20
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldr	x23, [sp, #48]
 148:	ldp	x29, x30, [sp], #448
 14c:	ret
 150:	mov	x0, x19
 154:	mov	w1, #0x1c                  	// #28
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 15c:	tst	w0, #0xff
 160:	b.eq	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x80>  // b.none
 164:	mov	w0, #0x2d01                	// #11521
 168:	strh	w0, [sp, #64]
 16c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x80>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, #0x0                   	// #0
  14:	ldp	x0, x1, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x22, sp, #0x50
  20:	str	x23, [sp, #48]
  24:	add	x21, sp, #0x40
  28:	add	x23, x19, #0x80
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  30:	ldp	x0, x1, [x19]
  34:	mov	w2, #0x0                   	// #0
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  3c:	mov	x1, x0
  40:	ldr	x2, [x19, #8]
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  4c:	cmp	x20, #0x100
  50:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x90>  // b.none
  54:	lsr	x0, x20, #6
  58:	str	x19, [sp, #80]
  5c:	strb	w20, [sp, #88]
  60:	add	x0, x23, x0, lsl #3
  64:	str	x0, [sp, #64]
  68:	and	x0, x20, #0x3f
  6c:	str	x0, [sp, #72]
  70:	mov	x0, x22
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  78:	ldrb	w1, [x19, #120]
  7c:	add	x20, x20, #0x1
  80:	eor	w1, w1, w0
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  8c:	b	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x4c>
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x23, [sp, #48]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x1, [x0, #272]
  18:	stp	x21, x22, [sp, #32]
  1c:	add	x21, sp, #0x120
  20:	ldr	x0, [x0, #392]
  24:	ldr	x0, [x0, #48]
  28:	str	x23, [sp, #48]
  2c:	ldrb	w1, [x1]
  30:	ldrh	w0, [x0, x1, lsl #1]
  34:	ldr	x1, [x19, #384]
  38:	stp	xzr, xzr, [sp, #128]
  3c:	ubfx	x0, x0, #8, #1
  40:	stp	xzr, xzr, [sp, #144]
  44:	stp	xzr, xzr, [sp, #160]
  48:	stp	xzr, xzr, [sp, #176]
  4c:	stp	xzr, xzr, [sp, #192]
  50:	stp	xzr, xzr, [sp, #208]
  54:	strh	wzr, [sp, #224]
  58:	strb	wzr, [sp, #226]
  5c:	stp	x1, x1, [sp, #232]
  60:	strb	w0, [sp, #248]
  64:	add	x0, sp, #0x100
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  6c:	add	x1, x19, #0x110
  70:	mov	w2, #0x0                   	// #0
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  7c:	mov	x0, x20
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  84:	mov	x1, x20
  88:	mov	x0, x21
  8c:	ldr	x22, [x19, #256]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  94:	mov	x0, #0xa0                  	// #160
  98:	str	xzr, [sp, #112]
  9c:	bl	0 <_Znwm>
  a0:	mov	x23, x0
  a4:	mov	x1, x21
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  ac:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  b0:	str	x23, [sp, #96]
  b4:	add	x23, sp, #0x60
  b8:	ldr	x0, [x0]
  bc:	str	x0, [sp, #120]
  c0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  c4:	mov	x1, x23
  c8:	ldr	x0, [x0]
  cc:	str	x0, [sp, #112]
  d0:	mov	x0, x22
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  d8:	add	x1, sp, #0x48
  dc:	stp	x22, x0, [sp, #72]
  e0:	str	x0, [sp, #88]
  e4:	add	x0, x19, #0x130
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  f4:	mov	x0, x21
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #448
 114:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, sp, #0x80
  14:	ldr	x0, [x0, #384]
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	stp	xzr, xzr, [sp, #128]
  24:	stp	xzr, xzr, [sp, #144]
  28:	stp	xzr, xzr, [sp, #160]
  2c:	stp	xzr, xzr, [sp, #176]
  30:	stp	xzr, xzr, [sp, #192]
  34:	stp	xzr, xzr, [sp, #208]
  38:	strh	wzr, [sp, #224]
  3c:	strb	wzr, [sp, #226]
  40:	stp	x0, x0, [sp, #232]
  44:	add	x0, x20, #0x80
  48:	strb	w1, [sp, #248]
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  50:	ldr	w0, [x19]
  54:	strh	wzr, [sp, #64]
  58:	tbnz	w0, #4, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x80>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  64:	tst	w0, #0xff
  68:	b.eq	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x150>  // b.none
  6c:	mov	w0, #0x1                   	// #1
  70:	strb	w0, [sp, #64]
  74:	ldr	x0, [x19, #272]
  78:	ldrb	w0, [x0]
  7c:	strb	w0, [sp, #65]
  80:	add	x21, sp, #0x40
  84:	mov	x2, x20
  88:	mov	x1, x21
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  94:	tst	w0, #0xff
  98:	b.ne	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x84>  // b.any
  9c:	ldrb	w0, [sp, #64]
  a0:	cbz	w0, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xb0>
  a4:	ldrb	w1, [sp, #65]
  a8:	mov	x0, x20
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  b8:	mov	x1, x20
  bc:	add	x21, sp, #0x120
  c0:	mov	x0, x21
  c4:	ldr	x22, [x19, #256]
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  cc:	mov	x0, #0xa0                  	// #160
  d0:	str	xzr, [sp, #112]
  d4:	bl	0 <_Znwm>
  d8:	mov	x23, x0
  dc:	mov	x1, x21
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  e4:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  e8:	str	x23, [sp, #96]
  ec:	add	x23, sp, #0x60
  f0:	ldr	x0, [x0]
  f4:	str	x0, [sp, #120]
  f8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  fc:	mov	x1, x23
 100:	ldr	x0, [x0]
 104:	str	x0, [sp, #112]
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 110:	add	x1, sp, #0x48
 114:	stp	x22, x0, [sp, #72]
 118:	str	x0, [sp, #88]
 11c:	add	x0, x19, #0x130
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 12c:	mov	x0, x21
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 134:	mov	x0, x20
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldr	x23, [sp, #48]
 148:	ldp	x29, x30, [sp], #448
 14c:	ret
 150:	mov	x0, x19
 154:	mov	w1, #0x1c                  	// #28
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 15c:	tst	w0, #0xff
 160:	b.eq	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x80>  // b.none
 164:	mov	w0, #0x2d01                	// #11521
 168:	strh	w0, [sp, #64]
 16c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x80>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	w1, #0xa                   	// #10
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  18:	mov	w20, w0
  1c:	tst	w0, #0xff
  20:	b.eq	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x44>  // b.none
  24:	ldr	w1, [x19]
  28:	and	w0, w1, #0x8
  2c:	tbz	w1, #0, 64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x64>
  30:	mov	w1, w20
  34:	cbnz	w0, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x88>
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  40:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>
  44:	mov	x0, x19
  48:	mov	w1, #0x9                   	// #9
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  50:	ands	w0, w0, #0xff
  54:	b.ne	24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x24>  // b.any
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	mov	w1, w20
  68:	cbnz	w0, 7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x7c>
  6c:	mov	x0, x19
  70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  74:	mov	w0, #0x1                   	// #1
  78:	b	58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x58>
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  84:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>
  88:	mov	x0, x19
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  90:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	w1, #0x0                   	// #0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  20:	ands	w20, w0, #0xff
  24:	b.eq	180 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x180>  // b.none
  28:	ldr	w1, [x19]
  2c:	add	x23, x19, #0x130
  30:	add	x21, sp, #0x90
  34:	add	x24, sp, #0x60
  38:	and	w2, w1, #0x1
  3c:	and	w0, w1, #0x8
  40:	ldr	x22, [x19, #256]
  44:	tbnz	w1, #4, 104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x104>
  48:	cbnz	w2, c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xc8>
  4c:	cbnz	w0, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xa8>
  50:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  54:	ldr	x0, [x0]
  58:	str	x0, [sp, #168]
  5c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  60:	ldr	x0, [x0]
  64:	mov	x1, x21
  68:	str	x0, [sp, #160]
  6c:	mov	x0, x22
  70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  74:	stp	x22, x0, [sp, #96]
  78:	mov	x1, x24
  7c:	str	x0, [sp, #112]
  80:	mov	x0, x23
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  88:	mov	x0, x21
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  90:	mov	w0, w20
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldp	x23, x24, [sp, #48]
  a0:	ldp	x29, x30, [sp], #192
  a4:	ret
  a8:	ldr	x0, [x19, #384]
  ac:	str	x0, [sp, #144]
  b0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  b4:	ldr	x0, [x0]
  b8:	str	x0, [sp, #168]
  bc:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  c0:	ldr	x0, [x0]
  c4:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
  c8:	ldr	x1, [x19, #384]
  cc:	str	x1, [sp, #144]
  d0:	cbnz	w0, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xec>
  d4:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  d8:	ldr	x0, [x0]
  dc:	str	x0, [sp, #168]
  e0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  e4:	ldr	x0, [x0]
  e8:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
  ec:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [sp, #168]
  f8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  fc:	ldr	x0, [x0]
 100:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 104:	cbnz	w2, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x144>
 108:	cbnz	w0, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x124>
 10c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 110:	ldr	x0, [x0]
 114:	str	x0, [sp, #168]
 118:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 11c:	ldr	x0, [x0]
 120:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 124:	ldr	x0, [x19, #384]
 128:	str	x0, [sp, #144]
 12c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 130:	ldr	x0, [x0]
 134:	str	x0, [sp, #168]
 138:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 13c:	ldr	x0, [x0]
 140:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 144:	ldr	x1, [x19, #384]
 148:	str	x1, [sp, #144]
 14c:	cbnz	w0, 168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x168>
 150:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 154:	ldr	x0, [x0]
 158:	str	x0, [sp, #168]
 15c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 160:	ldr	x0, [x0]
 164:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 168:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 16c:	ldr	x0, [x0]
 170:	str	x0, [sp, #168]
 174:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 178:	ldr	x0, [x0]
 17c:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 180:	mov	x0, x19
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 188:	ands	w20, w0, #0xff
 18c:	b.eq	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x250>  // b.none
 190:	ldr	w2, [x19]
 194:	add	x23, x19, #0x130
 198:	ldr	x1, [x19, #272]
 19c:	add	x21, sp, #0x90
 1a0:	add	x24, sp, #0x60
 1a4:	and	w0, w2, #0x8
 1a8:	ldr	x22, [x19, #256]
 1ac:	ldrb	w1, [x1]
 1b0:	tbnz	w2, #0, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1f8>
 1b4:	cbnz	w0, 1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1d4>
 1b8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1bc:	strb	w1, [sp, #145]
 1c0:	ldr	x0, [x0]
 1c4:	str	x0, [sp, #168]
 1c8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1cc:	ldr	x0, [x0]
 1d0:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 1d4:	ldr	x0, [x19, #384]
 1d8:	str	x0, [sp, #144]
 1dc:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1e0:	strb	w1, [sp, #152]
 1e4:	ldr	x0, [x0]
 1e8:	str	x0, [sp, #168]
 1ec:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1f0:	ldr	x0, [x0]
 1f4:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 1f8:	ldr	x19, [x19, #384]
 1fc:	cbnz	w0, 228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x228>
 200:	mov	x0, x19
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 208:	strb	w0, [sp, #152]
 20c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 210:	str	x19, [sp, #144]
 214:	ldr	x0, [x0]
 218:	str	x0, [sp, #168]
 21c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 220:	ldr	x0, [x0]
 224:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 228:	mov	x0, x19
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 230:	strb	w0, [sp, #152]
 234:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 238:	str	x19, [sp, #144]
 23c:	ldr	x0, [x0]
 240:	str	x0, [sp, #168]
 244:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 248:	ldr	x0, [x0]
 24c:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
 250:	mov	x0, x19
 254:	mov	w1, #0x4                   	// #4
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 25c:	ands	w20, w0, #0xff
 260:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x314>  // b.none
 264:	ldr	x21, [x19, #256]
 268:	mov	w1, #0xa                   	// #10
 26c:	mov	x0, x19
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 274:	sxtw	x0, w0
 278:	ldr	w1, [x21, #24]
 27c:	tbz	w1, #10, 284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x284>
 280:	bl	0 <abort>
 284:	ldr	x1, [x21, #40]
 288:	cmp	x0, x1
 28c:	b.cs	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x280>  // b.hs, b.nlast
 290:	ldp	x1, x3, [x21]
 294:	cmp	x3, x1
 298:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2ac>  // b.none
 29c:	ldr	x2, [x1], #8
 2a0:	cmp	x0, x2
 2a4:	b.ne	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x294>  // b.any
 2a8:	b	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x280>
 2ac:	mov	w1, #0x1                   	// #1
 2b0:	strb	w1, [x21, #48]
 2b4:	mov	w1, #0x3                   	// #3
 2b8:	add	x22, sp, #0x90
 2bc:	add	x24, sp, #0x60
 2c0:	str	w1, [sp, #96]
 2c4:	mov	x1, #0xffffffffffffffff    	// #-1
 2c8:	str	x1, [sp, #104]
 2cc:	mov	x1, x24
 2d0:	str	x0, [sp, #112]
 2d4:	mov	x0, x22
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2dc:	mov	x1, x22
 2e0:	mov	x0, x21
 2e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2e8:	mov	x23, x0
 2ec:	mov	x0, x22
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2f4:	mov	x0, x24
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2fc:	mov	x1, x22
 300:	add	x0, x19, #0x130
 304:	stp	x21, x23, [sp, #144]
 308:	str	x23, [sp, #160]
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 310:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 314:	mov	x0, x19
 318:	mov	w1, #0xe                   	// #14
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 320:	ands	w20, w0, #0xff
 324:	b.eq	36c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x36c>  // b.none
 328:	ldr	w1, [x19]
 32c:	and	w0, w1, #0x8
 330:	tbnz	w1, #0, 350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x350>
 334:	cbnz	w0, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x344>
 338:	mov	x0, x19
 33c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 340:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 344:	mov	x0, x19
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 34c:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 350:	cbnz	w0, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x360>
 354:	mov	x0, x19
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 35c:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 360:	mov	x0, x19
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 368:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 36c:	mov	x0, x19
 370:	mov	w1, #0x6                   	// #6
 374:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 378:	tst	w0, #0xff
 37c:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3e0>  // b.none
 380:	ldr	x20, [x19, #256]
 384:	mov	x0, x20
 388:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 38c:	stp	x20, x0, [sp, #72]
 390:	str	x0, [sp, #88]
 394:	mov	x0, x19
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 39c:	mov	x0, x19
 3a0:	mov	w1, #0x8                   	// #8
 3a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3a8:	ands	w20, w0, #0xff
 3ac:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x280>  // b.none
 3b0:	add	x22, sp, #0x90
 3b4:	mov	x0, x19
 3b8:	mov	x8, x22
 3bc:	add	x21, sp, #0x48
 3c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3c4:	mov	x1, x22
 3c8:	mov	x0, x21
 3cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3d0:	mov	x1, x21
 3d4:	add	x0, x19, #0x130
 3d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3dc:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>
 3e0:	mov	x0, x19
 3e4:	mov	w1, #0x5                   	// #5
 3e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3ec:	tst	w0, #0xff
 3f0:	b.eq	45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x45c>  // b.none
 3f4:	ldr	x20, [x19, #256]
 3f8:	mov	x0, x20
 3fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 400:	stp	x20, x0, [sp, #96]
 404:	str	x0, [sp, #112]
 408:	mov	x0, x19
 40c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 410:	mov	x0, x19
 414:	mov	w1, #0x8                   	// #8
 418:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 41c:	ands	w20, w0, #0xff
 420:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x280>  // b.none
 424:	add	x22, sp, #0x90
 428:	mov	x0, x19
 42c:	mov	x8, x22
 430:	add	x21, sp, #0x60
 434:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 438:	mov	x1, x22
 43c:	mov	x0, x21
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 444:	ldr	x0, [x19, #256]
 448:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 44c:	mov	x1, x0
 450:	mov	x0, x21
 454:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 458:	b	3d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3d0>
 45c:	mov	x0, x19
 460:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 464:	and	w20, w0, #0xff
 468:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x90>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  18:	add	x21, x19, #0x130
  1c:	tst	w0, #0xff
  20:	b.ne	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x44>  // b.any
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  2c:	tst	w0, #0xff
  30:	b.eq	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x88>  // b.none
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  3c:	tst	w0, #0xff
  40:	b.ne	34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x34>  // b.any
  44:	add	x20, sp, #0x30
  48:	mov	x0, x19
  4c:	mov	x8, x20
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  54:	mov	x0, x19
  58:	add	x22, sp, #0x48
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  60:	mov	x8, x22
  64:	mov	x0, x19
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  6c:	mov	x1, x22
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  78:	mov	x1, x20
  7c:	mov	x0, x21
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  84:	b	a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xa8>
  88:	ldr	x19, [x19, #256]
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  94:	add	x1, sp, #0x48
  98:	stp	x19, x0, [sp, #72]
  9c:	str	x0, [sp, #88]
  a0:	mov	x0, x21
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldp	x21, x22, [sp, #32]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, sp, #0xb0
  10:	stp	x23, x24, [sp, #48]
  14:	add	x24, sp, #0x80
  18:	stp	x25, x26, [sp, #64]
  1c:	add	x26, sp, #0x50
  20:	add	x25, sp, #0x68
  24:	stp	x19, x20, [sp, #16]
  28:	mov	x19, x0
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  30:	mov	x0, x19
  34:	mov	w1, #0x13                  	// #19
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  3c:	tst	w0, #0xff
  40:	b.eq	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xe8>  // b.none
  44:	mov	x8, x26
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  58:	mov	x8, x25
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  64:	ldr	x0, [x19, #256]
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  6c:	mov	x20, x0
  70:	mov	x1, x0
  74:	mov	x0, x26
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  7c:	mov	x1, x20
  80:	mov	x0, x25
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  88:	mov	w0, #0x1                   	// #1
  8c:	str	w0, [sp, #128]
  90:	ldr	x0, [sp, #112]
  94:	str	x0, [sp, #136]
  98:	ldr	x0, [sp, #88]
  9c:	mov	x1, x24
  a0:	str	x0, [sp, #144]
  a4:	mov	x0, x21
  a8:	ldr	x23, [x19, #256]
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  b0:	mov	x1, x21
  b4:	mov	x0, x23
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  bc:	mov	x22, x0
  c0:	mov	x0, x21
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  c8:	mov	x0, x24
  cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  d0:	mov	x1, x21
  d4:	add	x0, x19, #0x130
  d8:	stp	x23, x22, [sp, #176]
  dc:	str	x20, [sp, #192]
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  e4:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x30>
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x23, x24, [sp, #48]
  f4:	ldp	x25, x26, [sp, #64]
  f8:	ldp	x29, x30, [sp], #224
  fc:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	tst	w4, #0x3f0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x3
  1c:	mov	w21, w4
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	mov	x26, x1
  2c:	mov	x25, x2
  30:	str	x27, [sp, #80]
  34:	b.ne	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3c>  // b.any
  38:	orr	w21, w4, #0x10
  3c:	mov	x20, x19
  40:	add	x23, sp, #0x78
  44:	mov	x1, x22
  48:	mov	x0, x23
  4c:	adrp	x24, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  50:	add	x24, x24, #0x0
  54:	str	w21, [x20], #8
  58:	bl	0 <_ZNSt6localeC1ERKS_>
  5c:	mov	x1, x24
  60:	mov	x0, x20
  64:	mov	x2, #0x48                  	// #72
  68:	bl	0 <memcpy>
  6c:	mov	x0, #0x30                  	// #48
  70:	add	x3, x19, #0x50
  74:	movk	x0, #0x862, lsl #16
  78:	add	x4, x19, #0x60
  7c:	movk	x0, #0xc66, lsl #32
  80:	adrp	x6, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  84:	movk	x0, #0xa6e, lsl #48
  88:	str	x0, [x19, #80]
  8c:	mov	x0, #0xd72                 	// #3442
  90:	add	x6, x6, #0x0
  94:	movk	x0, #0x974, lsl #16
  98:	adrp	x5, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  9c:	movk	x0, #0xb76, lsl #32
  a0:	str	x0, [x19, #88]
  a4:	ldp	x0, x1, [x24, #72]
  a8:	stp	x0, x1, [x19, #96]
  ac:	ldur	x0, [x24, #86]
  b0:	ands	w1, w21, #0x10
  b4:	stur	x0, [x19, #110]
  b8:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  bc:	csel	x3, x4, x3, eq  // eq = none
  c0:	add	x7, x0, #0x0
  c4:	add	x0, x5, #0x0
  c8:	stp	x7, x6, [x20, #112]
  cc:	str	x0, [x20, #128]
  d0:	stp	wzr, w21, [x20, #136]
  d4:	str	x3, [x20, #152]
  d8:	cbnz	w1, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x128>
  dc:	tbnz	w21, #5, 130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x130>
  e0:	tbnz	w21, #6, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
  e4:	tbnz	w21, #8, 138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x138>
  e8:	tbnz	w21, #9, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x144>
  ec:	tst	x21, #0x80
  f0:	csel	x0, x0, xzr, ne  // ne = any
  f4:	str	x0, [x20, #160]
  f8:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
  fc:	strb	wzr, [x20, #168]
 100:	ldr	x0, [x0]
 104:	stp	x26, x25, [x20, #176]
 108:	bl	0 <_ZNKSt6locale2id5_M_idEv>
 10c:	ldr	x1, [sp, #120]
 110:	ldp	x2, x1, [x1, #8]
 114:	cmp	x0, x1
 118:	b.cs	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x124>  // b.hs, b.nlast
 11c:	ldr	x0, [x2, x0, lsl #3]
 120:	cbnz	x0, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x150>
 124:	bl	0 <_ZSt16__throw_bad_castv>
 128:	mov	x0, x7
 12c:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 130:	mov	x0, x6
 134:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 138:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 13c:	add	x0, x0, #0x0
 140:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 144:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 148:	add	x0, x0, #0x0
 14c:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 150:	str	x0, [x20, #192]
 154:	add	x0, x19, #0xe0
 158:	stp	x0, xzr, [x19, #208]
 15c:	ldr	w0, [x19, #148]
 160:	strb	wzr, [x19, #224]
 164:	tbz	w0, #4, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2e0>
 168:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 16c:	ldr	x0, [x0]
 170:	stp	x0, xzr, [x20, #232]
 174:	mov	x0, x20
 178:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 17c:	mov	x0, x23
 180:	bl	0 <_ZNSt6localeD1Ev>
 184:	add	x8, x19, #0x100
 188:	mov	x1, x19
 18c:	mov	x0, x22
 190:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 194:	add	x0, x19, #0x120
 198:	stp	x0, xzr, [x19, #272]
 19c:	mov	x0, #0x8                   	// #8
 1a0:	strb	wzr, [x19, #288]
 1a4:	str	xzr, [x19, #304]
 1a8:	str	x0, [x19, #312]
 1ac:	mov	x0, #0x40                  	// #64
 1b0:	stp	xzr, xzr, [x19, #320]
 1b4:	stp	xzr, xzr, [x19, #336]
 1b8:	stp	xzr, xzr, [x19, #352]
 1bc:	stp	xzr, xzr, [x19, #368]
 1c0:	bl	0 <_Znwm>
 1c4:	mov	x25, x0
 1c8:	ldr	x20, [x19, #312]
 1cc:	str	x25, [x19, #304]
 1d0:	mov	x0, #0x1f8                 	// #504
 1d4:	sub	x20, x20, #0x1
 1d8:	bl	0 <_Znwm>
 1dc:	add	x1, x0, #0x1f8
 1e0:	stp	x0, x0, [x19, #320]
 1e4:	lsr	x20, x20, #1
 1e8:	stp	x0, x0, [x19, #352]
 1ec:	lsl	x27, x20, #3
 1f0:	add	x20, x25, x20, lsl #3
 1f4:	stp	x1, x20, [x19, #336]
 1f8:	str	x0, [x25, x27]
 1fc:	ldr	x0, [x19, #256]
 200:	stp	x1, x20, [x19, #368]
 204:	add	x20, sp, #0x60
 208:	add	x0, x0, #0x50
 20c:	str	x0, [x19, #384]
 210:	mov	x0, x22
 214:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 218:	str	x0, [x19, #392]
 21c:	ldr	x0, [x19, #256]
 220:	ldr	x1, [x0, #32]
 224:	stp	x0, x1, [sp, #96]
 228:	str	x1, [sp, #112]
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 230:	mov	x1, x0
 234:	mov	x0, x20
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 23c:	mov	x0, x19
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 244:	mov	x0, x19
 248:	mov	w1, #0x1b                  	// #27
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 250:	tst	w0, #0xff
 254:	b.ne	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x260>  // b.any
 258:	mov	w0, #0x5                   	// #5
 25c:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 260:	mov	x8, x23
 264:	mov	x0, x19
 268:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 26c:	mov	x1, x23
 270:	mov	x0, x20
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 278:	ldr	x0, [x19, #256]
 27c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 280:	mov	x1, x0
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 28c:	ldr	x0, [x19, #256]
 290:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 294:	mov	x1, x0
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 2a0:	ldr	x2, [x19, #256]
 2a4:	mov	x3, #0x30                  	// #48
 2a8:	ldp	x0, x5, [x2, #56]
 2ac:	cmp	x0, x5
 2b0:	b.eq	334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x334>  // b.none
 2b4:	ldr	x1, [x0, #8]
 2b8:	tbnz	x1, #63, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2ec>
 2bc:	mul	x1, x1, x3
 2c0:	ldr	x4, [x2, #56]
 2c4:	add	x6, x4, x1
 2c8:	ldr	w1, [x4, x1]
 2cc:	cmp	w1, #0xa
 2d0:	b.ne	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2ec>  // b.any
 2d4:	ldr	x1, [x6, #8]
 2d8:	str	x1, [x0, #8]
 2dc:	b	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2b4>
 2e0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 2e4:	ldr	x0, [x0]
 2e8:	b	170 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x170>
 2ec:	ldr	w1, [x0]
 2f0:	sub	w4, w1, #0x1
 2f4:	cmp	w4, #0x1
 2f8:	ccmp	w1, #0x7, #0x4, hi  // hi = pmore
 2fc:	b.ne	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x32c>  // b.any
 300:	ldr	x1, [x0, #16]
 304:	tbnz	x1, #63, 32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x32c>
 308:	mul	x1, x1, x3
 30c:	ldr	x4, [x2, #56]
 310:	add	x6, x4, x1
 314:	ldr	w1, [x4, x1]
 318:	cmp	w1, #0xa
 31c:	b.ne	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x32c>  // b.any
 320:	ldr	x1, [x6, #8]
 324:	str	x1, [x0, #16]
 328:	b	300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x300>
 32c:	add	x0, x0, #0x30
 330:	b	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2ac>
 334:	ldp	x19, x20, [sp, #16]
 338:	ldp	x21, x22, [sp, #32]
 33c:	ldp	x23, x24, [sp, #48]
 340:	ldp	x25, x26, [sp, #64]
 344:	ldr	x27, [sp, #80]
 348:	ldp	x29, x30, [sp], #144
 34c:	ret

Disassembly of section .text._ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-432]!
   4:	subs	x5, x1, x0
   8:	csel	x1, x0, xzr, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x20, x8
  18:	add	x19, sp, #0x20
  1c:	mov	w4, w3
  20:	mov	x0, x19
  24:	mov	x3, x2
  28:	add	x2, x1, x5
  2c:	bl	0 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>
  30:	ldr	x0, [sp, #288]
  34:	str	x0, [x20]
  38:	ldr	x0, [sp, #296]
  3c:	str	x0, [x20, #8]
  40:	add	x0, x19, #0x130
  44:	stp	xzr, xzr, [sp, #288]
  48:	bl	0 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>
  4c:	add	x0, x19, #0x110
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  54:	add	x0, x19, #0x108
  58:	bl	0 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>
  5c:	add	x0, x19, #0xd0
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  64:	mov	x0, x20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #432
  70:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2EPKcNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC1EPKcNSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x20
  1c:	add	x22, sp, #0x48
  20:	mov	x0, x1
  24:	stp	x23, x24, [sp, #48]
  28:	mov	w24, w2
  2c:	bl	0 <strlen>
  30:	add	x23, x19, x0
  34:	mov	x0, x22
  38:	bl	0 <_ZNSt6localeC1Ev>
  3c:	str	w24, [x21], #8
  40:	mov	x1, x22
  44:	mov	x0, x21
  48:	bl	0 <_ZNSt6localeC1ERKS_>
  4c:	ldr	w3, [x20]
  50:	add	x8, x20, #0x10
  54:	mov	x2, x21
  58:	mov	x1, x23
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC1EPKcNSt15regex_constants18syntax_option_typeE>
  64:	mov	x0, x22
  68:	bl	0 <_ZNSt6localeD1Ev>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldp	x23, x24, [sp, #48]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	w1, #0x16                  	// #22
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  20:	ands	w19, w0, #0xff
  24:	b.eq	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x84>  // b.none
  28:	ldr	x23, [x20, #256]
  2c:	mov	w0, #0x4                   	// #4
  30:	add	x22, sp, #0x90
  34:	str	w0, [sp, #144]
  38:	mov	x1, x22
  3c:	mov	x0, #0xffffffffffffffff    	// #-1
  40:	str	x0, [sp, #152]
  44:	mov	x0, x23
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  4c:	mov	x21, x0
  50:	mov	x0, x22
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  58:	mov	x1, x22
  5c:	stp	x23, x21, [sp, #144]
  60:	str	x21, [sp, #160]
  64:	add	x0, x20, #0x130
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  6c:	mov	w0, w19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x21, x22, [sp, #32]
  78:	ldp	x23, x24, [sp, #48]
  7c:	ldp	x29, x30, [sp], #192
  80:	ret
  84:	mov	x0, x20
  88:	mov	w1, #0x17                  	// #23
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  90:	ands	w19, w0, #0xff
  94:	b.eq	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa4>  // b.none
  98:	mov	w0, #0x5                   	// #5
  9c:	ldr	x23, [x20, #256]
  a0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x30>
  a4:	mov	x0, x20
  a8:	mov	w1, #0x18                  	// #24
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  b0:	ands	w19, w0, #0xff
  b4:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x124>  // b.none
  b8:	ldr	x0, [x20, #272]
  bc:	mov	w1, #0x6                   	// #6
  c0:	ldr	x24, [x20, #256]
  c4:	ldrb	w0, [x0]
  c8:	str	w1, [sp, #96]
  cc:	mov	x1, #0xffffffffffffffff    	// #-1
  d0:	cmp	w0, #0x6e
  d4:	str	x1, [sp, #104]
  d8:	cset	w0, eq  // eq = none
  dc:	strb	w0, [sp, #120]
  e0:	add	x21, sp, #0x90
  e4:	add	x23, sp, #0x60
  e8:	mov	x1, x23
  ec:	mov	x0, x21
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  f4:	mov	x1, x21
  f8:	mov	x0, x24
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 100:	mov	x22, x0
 104:	mov	x0, x21
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 10c:	mov	x0, x23
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 114:	mov	x1, x21
 118:	stp	x24, x22, [sp, #144]
 11c:	str	x22, [sp, #160]
 120:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x64>
 124:	mov	x0, x20
 128:	mov	w1, #0x7                   	// #7
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 130:	ands	w19, w0, #0xff
 134:	b.eq	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x6c>  // b.none
 138:	ldr	x0, [x20, #272]
 13c:	ldrb	w0, [x0]
 140:	cmp	w0, #0x6e
 144:	mov	x0, x20
 148:	cset	w22, eq  // eq = none
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 150:	mov	x0, x20
 154:	mov	w1, #0x8                   	// #8
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 15c:	ands	w19, w0, #0xff
 160:	b.ne	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x168>  // b.any
 164:	bl	0 <abort>
 168:	add	x21, sp, #0x48
 16c:	mov	x0, x20
 170:	mov	x8, x21
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 178:	ldr	x0, [x20, #256]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 180:	mov	x1, x0
 184:	mov	x0, x21
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 18c:	mov	w0, #0x7                   	// #7
 190:	str	w0, [sp, #96]
 194:	mov	x0, #0xffffffffffffffff    	// #-1
 198:	str	x0, [sp, #104]
 19c:	ldr	x0, [sp, #80]
 1a0:	str	x0, [sp, #112]
 1a4:	strb	w22, [sp, #120]
 1a8:	ldr	x24, [x20, #256]
 1ac:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xe0>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>:
   0:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
   4:	add	x1, x1, #0x0
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZNSt6thread6_StateD2Ev>

0000000000000014 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED0Ev>:
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	str	x19, [sp, #16]
  20:	mov	x19, x0
  24:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  28:	mov	x0, x19
  2c:	mov	x1, #0x28                  	// #40
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZdlPvm>

000000000000003c <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv>:
  3c:	stp	x29, x30, [sp, #-48]!
  40:	mov	x29, sp
  44:	str	x21, [sp, #32]
  48:	ldr	x21, [x0, #16]
  4c:	stp	x19, x20, [sp, #16]
  50:	mov	x19, x0
  54:	mov	x0, x21
  58:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  5c:	mov	w1, #0x1                   	// #1
  60:	ldr	x0, [x19, #24]
  64:	strb	w1, [x0]
  68:	ldr	x0, [x19, #32]
  6c:	bl	0 <_ZNSt18condition_variable10notify_allEv>
  70:	adrp	x0, 0 <__pthread_key_create>
  74:	ldr	x0, [x0]
  78:	cbz	x0, 84 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x48>
  7c:	mov	x0, x21
  80:	bl	0 <pthread_mutex_unlock>
  84:	ldr	w0, [x19, #8]
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <close>

0000000000000098 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
  98:	stp	x29, x30, [sp, #-208]!
  9c:	mov	x29, sp
  a0:	stp	x0, x1, [sp, #64]
  a4:	adrp	x0, 0 <_ZN3lld14threadsEnabledE>
  a8:	ldr	x0, [x0]
  ac:	stp	x19, x20, [sp, #16]
  b0:	stp	x21, x22, [sp, #32]
  b4:	ldrb	w0, [x0]
  b8:	str	x23, [sp, #48]
  bc:	cbz	w0, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
  c0:	add	x20, sp, #0x70
  c4:	add	x21, sp, #0x40
  c8:	mov	x1, x21
  cc:	mov	x0, x20
  d0:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  d4:	mov	x0, x20
  d8:	mov	w1, #0x0                   	// #0
  dc:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  e0:	cbnz	w0, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
  e4:	add	x19, sp, #0xa0
  e8:	mov	x1, x21
  ec:	mov	x0, x19
  f0:	add	x22, sp, #0x60
  f4:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  f8:	mov	x1, x22
  fc:	mov	x0, x19
 100:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
 104:	cbnz	w0, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
 108:	ldrb	w0, [sp, #96]
 10c:	cbz	w0, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
 110:	mov	x1, x21
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 11c:	mov	x3, #0x0                   	// #0
 120:	mov	w2, #0x0                   	// #0
 124:	add	x1, sp, #0x54
 128:	mov	x0, x19
 12c:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
 130:	mov	x23, x0
 134:	mov	x1, x21
 138:	mov	x0, x19
 13c:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 140:	mov	x0, x19
 144:	mov	w1, #0x1                   	// #1
 148:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
 14c:	cbnz	w23, 238 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a0>
 150:	mov	x0, x19
 154:	stp	xzr, xzr, [sp, #112]
 158:	stp	xzr, xzr, [sp, #128]
 15c:	stp	xzr, xzr, [sp, #144]
 160:	bl	0 <_ZNSt18condition_variableC1Ev>
 164:	mov	x0, #0x28                  	// #40
 168:	ldr	w21, [sp, #84]
 16c:	strb	wzr, [sp, #83]
 170:	str	xzr, [sp, #88]
 174:	bl	0 <_Znwm>
 178:	adrp	x2, 0 <pthread_create>
 17c:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 180:	add	x1, x1, #0x0
 184:	str	w21, [x0, #8]
 188:	ldr	x2, [x2]
 18c:	add	x1, x1, #0x10
 190:	str	x1, [x0]
 194:	add	x1, sp, #0x53
 198:	str	x20, [x0, #16]
 19c:	add	x21, sp, #0x58
 1a0:	str	x1, [x0, #24]
 1a4:	mov	x1, x22
 1a8:	str	x19, [x0, #32]
 1ac:	str	x0, [sp, #96]
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 1b8:	ldr	x0, [sp, #96]
 1bc:	cbz	x0, 1cc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x134>
 1c0:	ldr	x1, [x0]
 1c4:	ldr	x1, [x1, #8]
 1c8:	blr	x1
 1cc:	mov	x0, x21
 1d0:	bl	0 <_ZNSt6thread6detachEv>
 1d4:	ldr	x0, [sp, #88]
 1d8:	cbz	x0, 1e0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x148>
 1dc:	bl	0 <_ZSt9terminatev>
 1e0:	mov	x0, x20
 1e4:	str	x20, [sp, #96]
 1e8:	strb	wzr, [sp, #104]
 1ec:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 1f0:	mov	w0, #0x1                   	// #1
 1f4:	strb	w0, [sp, #104]
 1f8:	ldrb	w0, [sp, #83]
 1fc:	cbnz	w0, 210 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x178>
 200:	mov	x1, x22
 204:	mov	x0, x19
 208:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 20c:	b	1f8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x160>
 210:	ldrb	w0, [sp, #104]
 214:	cbz	w0, 230 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 218:	ldr	x0, [sp, #96]
 21c:	cbz	x0, 230 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 220:	adrp	x1, 0 <__pthread_key_create>
 224:	ldr	x1, [x1]
 228:	cbz	x1, 230 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 22c:	bl	0 <pthread_mutex_unlock>
 230:	mov	x0, x19
 234:	bl	0 <_ZNSt18condition_variableD1Ev>
 238:	ldp	x19, x20, [sp, #16]
 23c:	ldp	x21, x22, [sp, #32]
 240:	ldr	x23, [sp, #48]
 244:	ldp	x29, x30, [sp], #208
 248:	ret

000000000000024c <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 24c:	stp	x29, x30, [sp, #-80]!
 250:	mov	x29, sp
 254:	stp	x19, x20, [sp, #16]
 258:	stp	x21, x22, [sp, #32]
 25c:	cbnz	x1, 284 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x38>
 260:	bl	0 <_ZNSt3_V215system_categoryEv>
 264:	mov	x19, x0
 268:	mov	x20, #0x0                   	// #0
 26c:	mov	x0, x20
 270:	mov	x1, x19
 274:	ldp	x19, x20, [sp, #16]
 278:	ldp	x21, x22, [sp, #32]
 27c:	ldp	x29, x30, [sp], #80
 280:	ret
 284:	cmp	x1, #0x1
 288:	b.eq	2c8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x7c>  // b.none
 28c:	add	x21, sp, #0x40
 290:	mov	w3, #0x0                   	// #0
 294:	mov	x8, x21
 298:	mov	x2, #0x1                   	// #1
 29c:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 2a0:	add	x19, sp, #0x38
 2a4:	ldrb	w0, [sp, #72]
 2a8:	and	w0, w0, #0xfffffffd
 2ac:	strb	w0, [sp, #72]
 2b0:	tbnz	w0, #0, 2d8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x8c>
 2b4:	mov	x0, #0x1                   	// #1
 2b8:	stp	x0, xzr, [sp, #48]
 2bc:	mov	x0, x19
 2c0:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 2c4:	b	2f8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xac>
 2c8:	ldrb	w2, [x0]
 2cc:	cmp	w2, #0x2d
 2d0:	b.ne	28c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x40>  // b.any
 2d4:	b	260 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x14>
 2d8:	mov	x0, x21
 2dc:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 2e0:	ldr	x1, [x0]
 2e4:	str	xzr, [x0]
 2e8:	orr	x0, x1, #0x1
 2ec:	stp	x0, xzr, [sp, #48]
 2f0:	mov	x0, x19
 2f4:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 2f8:	add	x22, sp, #0x30
 2fc:	mov	x0, x22
 300:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 304:	mov	x20, x0
 308:	mov	x19, x1
 30c:	mov	x0, x22
 310:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 314:	mov	x0, x21
 318:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 31c:	b	26c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x20>

Disassembly of section .text._ZNSt5mutex4lockEv:

0000000000000000 <_ZNSt5mutex4lockEv>:
   0:	adrp	x1, 0 <__pthread_key_create>
   4:	ldr	x1, [x1]
   8:	cbz	x1, 28 <_ZNSt5mutex4lockEv+0x28>
   c:	stp	x29, x30, [sp, #-16]!
  10:	mov	x29, sp
  14:	bl	0 <pthread_mutex_lock>
  18:	cbz	w0, 20 <_ZNSt5mutex4lockEv+0x20>
  1c:	bl	0 <_ZSt20__throw_system_errori>
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	mov	w2, #0x105                 	// #261
   4:	stp	x1, xzr, [x0]
   8:	strh	w2, [x0, #16]
   c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	x21, [sp, #32]
  14:	mov	x21, x1
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x20, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x1, x20
  34:	b.cs	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.hs, b.nlast
  38:	mov	x2, x20
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x20, #0x0                   	// #0
  58:	b	28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  5c:	cbz	x20, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x20
  64:	mov	x1, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [x19, #24]
  70:	add	x0, x0, x20
  74:	str	x0, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD1Ev>:
   0:	ldr	x1, [x0]
   4:	tbnz	w1, #0, 10 <_ZN4llvm5ErrorD1Ev+0x10>
   8:	tst	x1, #0xfffffffffffffffe
   c:	b.eq	1c <_ZN4llvm5ErrorD1Ev+0x1c>  // b.none
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, 18 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev+0x18>
   8:	ldr	x1, [x0]
   c:	ldr	x1, [x1, #8]
  10:	mov	x16, x1
  14:	br	x16
  18:	ret

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv>:
   0:	ldrb	w1, [x0, #8]
   4:	tbnz	w1, #0, 30 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv>
  10:	adrp	x1, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE15getErrorStorageEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x27c                 	// #636
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbnz	w0, #0, 60 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x60>
  40:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  4c:	add	x3, x3, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x0, x0, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	bl	0 <__assert_fail>
  60:	ldr	x19, [x19]
  64:	ldr	x0, [x19]
  68:	ldr	x20, [x0, #16]
  6c:	bl	0 <_ZN4llvm4dbgsEv>
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	blr	x20
  7c:	bl	0 <abort>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  90:	b	7c <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x7c>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w2, [x0, #8]
   c:	tbz	w2, #1, 14 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x14>
  10:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>
  14:	tbnz	w2, #0, 34 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x34>
  18:	ldr	x0, [x0]
  1c:	cbz	x0, 40 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x40>
  20:	ldr	x1, [x0]
  24:	ldp	x29, x30, [sp], #16
  28:	ldr	x1, [x1, #40]
  2c:	mov	x16, x1
  30:	br	x16
  34:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>
  38:	ldp	x29, x30, [sp], #16
  3c:	b	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
   8:	mov	x29, sp
   c:	ldr	x0, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	ldp	x19, x20, [x0]
  18:	str	x21, [sp, #32]
  1c:	cmp	x20, x19
  20:	b.eq	38 <_ZN3lld9freeArenaEv+0x38>  // b.none
  24:	ldr	x0, [x19], #8
  28:	ldr	x1, [x0]
  2c:	ldr	x1, [x1, #16]
  30:	blr	x1
  34:	b	1c <_ZN3lld9freeArenaEv+0x1c>
  38:	adrp	x19, 20 <_ZN3lld9freeArenaEv+0x20>
  3c:	ldr	x20, [x19]
  40:	mov	x0, x20
  44:	bl	0 <_ZN3lld9freeArenaEv>
  48:	ldr	w0, [x20, #24]
  4c:	str	wzr, [x20, #72]
  50:	cbz	w0, b0 <_ZN3lld9freeArenaEv+0xb0>
  54:	ldr	x2, [x20, #16]
  58:	mov	x21, x2
  5c:	ldr	x1, [x21], #8
  60:	str	x1, [x20]
  64:	str	xzr, [x20, #80]
  68:	add	x1, x1, #0x1, lsl #12
  6c:	str	x1, [x20, #8]
  70:	add	x20, x2, w0, uxtw #3
  74:	cmp	x20, x21
  78:	b.eq	88 <_ZN3lld9freeArenaEv+0x88>  // b.none
  7c:	ldr	x0, [x21], #8
  80:	bl	0 <free>
  84:	b	74 <_ZN3lld9freeArenaEv+0x74>
  88:	ldr	x0, [x19]
  8c:	ldp	x19, x20, [sp, #16]
  90:	add	x0, x0, #0x10
  94:	ldr	x21, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ldr	x1, [x0]
  a0:	ldr	w2, [x0, #8]
  a4:	add	x2, x1, x2, lsl #3
  a8:	add	x1, x1, #0x8
  ac:	b	0 <_ZN3lld9freeArenaEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldr	x21, [sp, #32]
  b8:	ldp	x29, x30, [sp], #48
  bc:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE26DeallocateCustomSizedSlabsEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE26DeallocateCustomSizedSlabsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	w20, [x0, #72]
  10:	ldr	x19, [x0, #64]
  14:	add	x20, x19, x20, lsl #4
  18:	cmp	x20, x19
  1c:	b.eq	2c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE26DeallocateCustomSizedSlabsEv+0x2c>  // b.none
  20:	ldr	x0, [x19], #16
  24:	bl	0 <free>
  28:	b	18 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE26DeallocateCustomSizedSlabsEv+0x18>
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0, #16]
  14:	str	x21, [sp, #32]
  18:	ldr	w21, [x0, #24]
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x21, x20
  24:	b.eq	34 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x34>  // b.none
  28:	ldr	x0, [x20], #8
  2c:	bl	0 <free>
  30:	b	20 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x20>
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev>
  3c:	ldr	x0, [x19, #64]
  40:	add	x1, x19, #0x50
  44:	cmp	x0, x1
  48:	b.eq	50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x50>  // b.none
  4c:	bl	0 <free>
  50:	ldr	x0, [x19, #16]
  54:	add	x19, x19, #0x20
  58:	cmp	x0, x19
  5c:	b.eq	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x70>  // b.none
  60:	ldp	x19, x20, [sp, #16]
  64:	ldr	x21, [sp, #32]
  68:	ldp	x29, x30, [sp], #48
  6c:	b	0 <free>
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x3, x1
   8:	mov	x1, x2
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	cmp	x3, x2
  1c:	b.cs	40 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x40>  // b.hs, b.nlast
  20:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  24:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x1c6                 	// #454
  3c:	bl	0 <__assert_fail>
  40:	cmp	x3, x1
  44:	b.ls	68 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x68>  // b.plast
  48:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  4c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  50:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  54:	add	x3, x3, #0x0
  58:	add	x1, x1, #0x0
  5c:	add	x0, x0, #0x0
  60:	mov	w2, #0x1c7                 	// #455
  64:	b	3c <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x3c>
  68:	ldr	w19, [x0, #8]
  6c:	mov	x20, x0
  70:	add	x19, x2, x19, lsl #3
  74:	cmp	x1, x19
  78:	b.ls	9c <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x9c>  // b.plast
  7c:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  80:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  84:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  88:	add	x3, x3, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x0, x0, #0x0
  94:	mov	w2, #0x1c8                 	// #456
  98:	b	3c <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x3c>
  9c:	sub	x19, x19, x1
  a0:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xb4>  // b.none
  a4:	mov	x0, x3
  a8:	mov	x2, x19
  ac:	bl	0 <memmove>
  b0:	mov	x3, x0
  b4:	ldr	x2, [x20]
  b8:	add	x19, x3, x19
  bc:	ldr	w1, [x20, #12]
  c0:	sub	x19, x19, x2
  c4:	asr	x0, x19, #3
  c8:	cmp	x1, x19, asr #3
  cc:	b.cs	f0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xf0>  // b.hs, b.nlast
  d0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d4:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  dc:	add	x3, x3, #0x0
  e0:	add	x1, x1, #0x0
  e4:	add	x0, x0, #0x0
  e8:	mov	w2, #0x43                  	// #67
  ec:	b	3c <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x3c>
  f0:	str	w0, [x20, #8]
  f4:	mov	x0, x3
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 20 <_GLOBAL__sub_I_Memory.cpp+0x20>
  10:	adrp	x20, 0 <__dso_handle>
  14:	ldr	x19, [x19]
  18:	add	x20, x20, #0x0
  1c:	mov	x2, x20
  20:	add	x0, x19, #0x20
  24:	mov	x1, x19
  28:	str	x0, [x19, #16]
  2c:	mov	x0, #0x400000000           	// #17179869184
  30:	str	x0, [x19, #24]
  34:	add	x0, x19, #0x50
  38:	stp	xzr, xzr, [x19]
  3c:	str	x0, [x19, #64]
  40:	mov	x0, #0x1                   	// #1
  44:	stp	xzr, xzr, [x19, #72]
  48:	str	x0, [x19, #88]
  4c:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  50:	add	x0, x0, #0x0
  54:	bl	0 <__cxa_atexit>
  58:	adrp	x0, 18 <_GLOBAL__sub_I_Memory.cpp+0x18>
  5c:	adrp	x1, 0 <_GLOBAL__sub_I_Memory.cpp>
  60:	mov	x2, x20
  64:	ldr	x0, [x0]
  68:	ldr	x1, [x1]
  6c:	str	x19, [x0]
  70:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  74:	ldp	x19, x20, [sp, #16]
  78:	stp	xzr, xzr, [x1]
  7c:	str	xzr, [x1, #16]
  80:	ldr	x0, [x0]
  84:	ldp	x29, x30, [sp], #32
  88:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #64]
   c:	ldr	x2, [sp, #72]
  10:	stp	x19, x20, [sp, #16]
  14:	add	x19, sp, #0x40
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x8
  20:	stp	x23, x24, [sp, #48]
  24:	cbz	x2, 17c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x17c>
  28:	ldr	x20, [sp, #64]
  2c:	mov	w1, #0x20                  	// #32
  30:	mov	x0, x20
  34:	bl	0 <memchr>
  38:	cbz	x0, 17c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x17c>
  3c:	sub	x0, x0, x20
  40:	cmn	x0, #0x1
  44:	b.eq	17c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x17c>  // b.none
  48:	mov	w0, #0x503                 	// #1283
  4c:	add	x20, sp, #0x58
  50:	adrp	x22, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  54:	add	x22, x22, #0x0
  58:	stp	x22, x19, [sp, #88]
  5c:	strh	w0, [sp, #104]
  60:	mov	x0, x20
  64:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  68:	tst	w0, #0xff
  6c:	b.ne	90 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>  // b.any
  70:	adrp	x3, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x169                 	// #361
  7c:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  80:	adrp	x0, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	bl	0 <__assert_fail>
  90:	add	x19, sp, #0x70
  94:	mov	x1, x22
  98:	mov	x0, x19
  9c:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
  a0:	ldrb	w23, [sp, #104]
  a4:	add	x24, sp, #0x88
  a8:	cbz	w23, b4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xb4>
  ac:	ldrb	w22, [sp, #128]
  b0:	cbnz	w22, e4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe4>
  b4:	mov	w0, #0x100                 	// #256
  b8:	stp	xzr, xzr, [sp, #136]
  bc:	strh	w0, [sp, #152]
  c0:	mov	x8, x21
  c4:	mov	x0, x24
  c8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
  cc:	mov	x0, x21
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldp	x29, x30, [sp], #160
  e0:	ret
  e4:	cmp	w23, #0x1
  e8:	b.ne	100 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x100>  // b.any
  ec:	ldp	x0, x1, [x19]
  f0:	stp	x0, x1, [sp, #136]
  f4:	ldr	x0, [x19, #16]
  f8:	str	x0, [sp, #152]
  fc:	b	c0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xc0>
 100:	cmp	w22, #0x1
 104:	b.ne	118 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x118>  // b.any
 108:	ldp	x0, x1, [x20]
 10c:	stp	x0, x1, [sp, #136]
 110:	ldr	x0, [x20, #16]
 114:	b	f8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf8>
 118:	mov	x0, x20
 11c:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 120:	tst	w0, #0xff
 124:	b.eq	16c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x16c>  // b.none
 128:	ldr	x20, [sp, #88]
 12c:	mov	x0, x19
 130:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 134:	tst	w0, #0xff
 138:	b.eq	174 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x174>  // b.none
 13c:	ldr	x19, [sp, #112]
 140:	mov	x0, x24
 144:	stp	x20, x19, [sp, #136]
 148:	strb	w23, [sp, #152]
 14c:	strb	w22, [sp, #153]
 150:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 154:	tst	w0, #0xff
 158:	b.ne	c0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xc0>  // b.any
 15c:	adrp	x3, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 160:	mov	w2, #0xb8                  	// #184
 164:	add	x3, x3, #0x0
 168:	b	7c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x7c>
 16c:	mov	w23, #0x2                   	// #2
 170:	b	12c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x12c>
 174:	mov	w22, #0x2                   	// #2
 178:	b	140 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x140>
 17c:	mov	x8, x21
 180:	mov	x0, x19
 184:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 188:	b	cc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xcc>

000000000000018c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 18c:	stp	x29, x30, [sp, #-160]!
 190:	mov	x29, sp
 194:	stp	x19, x20, [sp, #16]
 198:	mov	x20, x0
 19c:	mov	x19, x8
 1a0:	stp	x21, x22, [sp, #32]
 1a4:	add	x22, sp, #0x80
 1a8:	add	x21, sp, #0x40
 1ac:	stp	x23, x24, [sp, #48]
 1b0:	mov	x8, x21
 1b4:	ldr	x1, [x20, #24]
 1b8:	ldr	x0, [x0, #32]
 1bc:	stp	x1, x0, [sp, #128]
 1c0:	mov	x0, x22
 1c4:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 1c8:	ldr	w0, [x20, #56]
 1cc:	cbnz	w0, 1fc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x70>
 1d0:	mov	x1, x21
 1d4:	mov	x0, x19
 1d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 1dc:	mov	x0, x21
 1e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 1e4:	mov	x0, x19
 1e8:	ldp	x19, x20, [sp, #16]
 1ec:	ldp	x21, x22, [sp, #32]
 1f0:	ldp	x23, x24, [sp, #48]
 1f4:	ldp	x29, x30, [sp], #160
 1f8:	ret
 1fc:	ldr	x0, [x20, #48]
 200:	ldr	x24, [x0]
 204:	cbz	x24, 278 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xec>
 208:	mov	x0, x24
 20c:	bl	0 <strlen>
 210:	mov	x1, x0
 214:	add	x23, sp, #0x60
 218:	mov	x0, x24
 21c:	mov	x8, x23
 220:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 224:	ldr	x0, [x20]
 228:	ldrh	w1, [x0, #38]
 22c:	tbnz	w1, #2, 254 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xc8>
 230:	tbnz	w1, #3, 298 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x10c>
 234:	ldrb	w0, [x0, #36]
 238:	cmp	w0, #0xc
 23c:	b.hi	280 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xf4>  // b.pmore
 240:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 244:	add	x1, x1, #0x0
 248:	ldrb	w0, [x1, x0]
 24c:	cmp	w0, #0x1
 250:	b.ne	298 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x10c>  // b.any
 254:	mov	x1, x21
 258:	mov	x0, x19
 25c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 260:	mov	x1, x23
 264:	mov	x0, x19
 268:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 26c:	mov	x0, x23
 270:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 274:	b	1dc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x50>
 278:	mov	x1, #0x0                   	// #0
 27c:	b	214 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x88>
 280:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 284:	adrp	x0, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 288:	add	x1, x1, #0x0
 28c:	add	x0, x0, #0x0
 290:	mov	w2, #0xa6                  	// #166
 294:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 298:	mov	x1, x21
 29c:	mov	x0, x22
 2a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 2a4:	mov	x0, x22
 2a8:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 2ac:	add	x1, x1, #0x0
 2b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 2b4:	mov	x1, x23
 2b8:	mov	x0, x22
 2bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 2c0:	mov	x1, x0
 2c4:	mov	x0, x19
 2c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 2cc:	mov	x0, x22
 2d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 2d4:	b	26c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xe0>

00000000000002d8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
 2d8:	stp	x29, x30, [sp, #-496]!
 2dc:	mov	x29, sp
 2e0:	stp	x0, x1, [sp, #80]
 2e4:	mov	x1, x0
 2e8:	ldr	x2, [sp, #88]
 2ec:	stp	x19, x20, [sp, #16]
 2f0:	add	x19, sp, #0xd0
 2f4:	add	x2, x1, x2
 2f8:	add	x0, x19, #0x10
 2fc:	stp	x21, x22, [sp, #32]
 300:	mov	x21, #0x8000000000          	// #549755813888
 304:	stp	x23, x24, [sp, #48]
 308:	mov	x23, x8
 30c:	str	x25, [sp, #64]
 310:	stp	x0, x21, [sp, #208]
 314:	mov	x0, x19
 318:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 31c:	mov	x0, x19
 320:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
 324:	cbz	w0, 364 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x8c>
 328:	mov	x8, x23
 32c:	add	x0, sp, #0x50
 330:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 334:	ldr	x0, [sp, #208]
 338:	add	x19, x19, #0x10
 33c:	cmp	x0, x19
 340:	b.eq	348 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x70>  // b.none
 344:	bl	0 <free>
 348:	mov	x0, x23
 34c:	ldp	x19, x20, [sp, #16]
 350:	ldp	x21, x22, [sp, #32]
 354:	ldp	x23, x24, [sp, #48]
 358:	ldr	x25, [sp, #64]
 35c:	ldp	x29, x30, [sp], #496
 360:	ret
 364:	mov	w2, #0x2                   	// #2
 368:	mov	w1, #0x1                   	// #1
 36c:	mov	x0, x19
 370:	add	x20, sp, #0x160
 374:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
 378:	add	x0, x20, #0x10
 37c:	ldr	w1, [sp, #216]
 380:	stp	x0, x21, [sp, #352]
 384:	mov	w2, #0x2                   	// #2
 388:	ldr	x0, [sp, #208]
 38c:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 390:	mov	x21, x0
 394:	mov	x22, x1
 398:	cbz	x1, 3b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe0>
 39c:	sub	x1, x1, #0x1
 3a0:	add	x2, x21, x1
 3a4:	ldrb	w1, [x21, x1]
 3a8:	cmp	w1, #0x3a
 3ac:	b.eq	410 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x138>  // b.none
 3b0:	cmp	x22, #0x1
 3b4:	b.hi	424 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x14c>  // b.pmore
 3b8:	ldr	w1, [sp, #216]
 3bc:	mov	w2, #0x2                   	// #2
 3c0:	ldr	x0, [sp, #208]
 3c4:	add	x25, sp, #0x70
 3c8:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 3cc:	stp	x0, x1, [sp, #96]
 3d0:	mov	w0, #0x105                 	// #261
 3d4:	strh	w0, [sp, #128]
 3d8:	add	x0, sp, #0x60
 3dc:	stp	x0, xzr, [sp, #112]
 3e0:	mov	x0, x25
 3e4:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 3e8:	tst	w0, #0xff
 3ec:	b.ne	448 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x170>  // b.any
 3f0:	adrp	x3, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 3f4:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 3f8:	adrp	x0, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 3fc:	add	x3, x3, #0x0
 400:	add	x1, x1, #0x0
 404:	add	x0, x0, #0x0
 408:	mov	w2, #0x121                 	// #289
 40c:	bl	0 <__assert_fail>
 410:	mov	x1, x21
 414:	str	wzr, [sp, #360]
 418:	mov	x0, x20
 41c:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 420:	b	3b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe0>
 424:	adrp	x1, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 428:	mov	x2, #0x2                   	// #2
 42c:	add	x1, x1, #0x0
 430:	bl	0 <memcmp>
 434:	cbnz	w0, 3b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe0>
 438:	add	x2, x21, x22
 43c:	add	x1, x21, #0x2
 440:	str	wzr, [sp, #360]
 444:	b	418 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x140>
 448:	add	x22, sp, #0x88
 44c:	adrp	x21, 0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 450:	add	x21, x21, #0x0
 454:	mov	x0, x22
 458:	mov	x1, x21
 45c:	add	x24, sp, #0xa0
 460:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 464:	mov	x1, x21
 468:	mov	x0, x24
 46c:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 470:	add	x0, sp, #0xb8
 474:	mov	x1, x21
 478:	mov	x21, x0
 47c:	bl	0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 480:	mov	x0, x20
 484:	mov	x4, x21
 488:	mov	x3, x24
 48c:	mov	x2, x22
 490:	mov	x1, x25
 494:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 498:	ldr	w1, [sp, #360]
 49c:	mov	x8, x23
 4a0:	ldr	x0, [sp, #352]
 4a4:	mov	w2, #0x2                   	// #2
 4a8:	add	x20, x20, #0x10
 4ac:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 4b0:	ldr	x0, [sp, #352]
 4b4:	cmp	x0, x20
 4b8:	b.eq	334 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x5c>  // b.none
 4bc:	bl	0 <free>
 4c0:	b	334 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x5c>

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	add	x1, x8, #0x10
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	ldr	x20, [x0]
  18:	str	x21, [sp, #32]
  1c:	cbnz	x20, 3c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x3c>
  20:	stp	x1, xzr, [x8]
  24:	strb	wzr, [x8, #16]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldr	x21, [sp, #32]
  34:	ldp	x29, x30, [sp], #64
  38:	ret
  3c:	ldr	x0, [x0, #8]
  40:	str	x1, [x8]
  44:	str	x0, [sp, #56]
  48:	add	x21, x20, x0
  4c:	cmp	x0, #0xf
  50:	b.ls	70 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x70>  // b.plast
  54:	add	x1, sp, #0x38
  58:	mov	x0, x8
  5c:	mov	x2, #0x0                   	// #0
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  64:	str	x0, [x19]
  68:	ldr	x0, [sp, #56]
  6c:	str	x0, [x19, #16]
  70:	ldr	x0, [x19]
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  80:	ldr	x1, [x19]
  84:	ldr	x0, [sp, #56]
  88:	str	x0, [x19, #8]
  8c:	strb	wzr, [x1, x0]
  90:	b	28 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x28>

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w2, #0x101                 	// #257
   8:	mov	x29, sp
   c:	strh	w2, [x0, #16]
  10:	ldrb	w2, [x1]
  14:	stp	xzr, xzr, [x0]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	bl	0 <_ZN4llvm5TwineC1EPKc>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm5TwineC1EPKc+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKc>
  38:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKc>
  3c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x112                 	// #274
  50:	bl	0 <__assert_fail>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	sub	x21, x2, x1
  1c:	mov	x22, x2
  20:	ldp	w2, w1, [x0, #8]
  24:	sub	x1, x1, x2
  28:	cmp	x1, x21
  2c:	b.cs	40 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x40>  // b.hs, b.nlast
  30:	add	x2, x21, x2
  34:	add	x1, x0, #0x10
  38:	mov	x3, #0x1                   	// #1
  3c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  40:	cmp	x20, x22
  44:	b.eq	60 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x60>  // b.none
  48:	ldr	x3, [x19]
  4c:	mov	x2, x21
  50:	ldr	w0, [x19, #8]
  54:	mov	x1, x20
  58:	add	x0, x3, x0
  5c:	bl	0 <memcpy>
  60:	ldp	w2, w0, [x19, #8]
  64:	add	x2, x2, x21
  68:	cmp	x2, x0
  6c:	b.ls	90 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x90>  // b.plast
  70:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  74:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  78:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  7c:	add	x3, x3, #0x0
  80:	add	x1, x1, #0x0
  84:	add	x0, x0, #0x0
  88:	mov	w2, #0x43                  	// #67
  8c:	bl	0 <__assert_fail>
  90:	ldp	x21, x22, [sp, #32]
  94:	str	w2, [x19, #8]
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>:
   0:	cbz	x0, 14 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0+0x14>
   4:	ldr	x1, [x0]
   8:	ldr	x1, [x1, #8]
   c:	mov	x16, x1
  10:	br	x16
  14:	ret

0000000000000018 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>:
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x5f
  20:	b.eq	4c <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0+0x34>  // b.none
  24:	and	w1, w0, #0xffffffdf
  28:	sub	w1, w1, #0x41
  2c:	and	w1, w1, #0xff
  30:	cmp	w1, #0x19
  34:	b.ls	4c <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0+0x34>  // b.plast
  38:	sub	w0, w0, #0x30
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x9
  44:	cset	w0, ls  // ls = plast
  48:	ret
  4c:	mov	w0, #0x1                   	// #1
  50:	b	48 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0+0x30>

0000000000000054 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
  54:	stp	x29, x30, [sp, #-48]!
  58:	mov	x29, sp
  5c:	stp	x19, x20, [sp, #16]
  60:	mov	x20, x2
  64:	stp	x21, x22, [sp, #32]
  68:	mov	x21, x1
  6c:	ldp	x19, x22, [x0]
  70:	cmp	x22, x19
  74:	b.eq	a4 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x50>  // b.none
  78:	mov	x0, x19
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	add	x19, x19, #0x60
  88:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
  8c:	ands	w0, w0, #0xff
  90:	b.eq	70 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x1c>  // b.none
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	mov	w0, #0x0                   	// #0
  a8:	b	94 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x40>

00000000000000ac <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
  ac:	cbz	x1, 1c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x114>
  b0:	ldrb	w3, [x0]
  b4:	and	w2, w3, #0xffffffdf
  b8:	sub	w2, w2, #0x41
  bc:	and	w2, w2, #0xff
  c0:	cmp	w2, #0x19
  c4:	b.ls	d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x24>  // b.plast
  c8:	cmp	w3, #0x5f
  cc:	b.ne	1c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x114>  // b.any
  d0:	add	x4, x0, x1
  d4:	sub	x1, x1, #0x1
  d8:	add	x2, x0, #0x1
  dc:	stp	x29, x30, [sp, #-16]!
  e0:	asr	x3, x1, #2
  e4:	mov	x29, sp
  e8:	cmp	x3, #0x0
  ec:	b.le	15c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb0>
  f0:	ldrb	w0, [x2]
  f4:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
  f8:	tst	w0, #0xff
  fc:	b.eq	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>  // b.none
 100:	ldrb	w0, [x2, #1]
 104:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 108:	tst	w0, #0xff
 10c:	b.ne	120 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x74>  // b.any
 110:	add	x2, x2, #0x1
 114:	cmp	x4, x2
 118:	cset	w0, eq  // eq = none
 11c:	b	1b8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x10c>
 120:	ldrb	w0, [x2, #2]
 124:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 128:	tst	w0, #0xff
 12c:	b.ne	138 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x8c>  // b.any
 130:	add	x2, x2, #0x2
 134:	b	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>
 138:	ldrb	w0, [x2, #3]
 13c:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 140:	tst	w0, #0xff
 144:	b.ne	150 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa4>  // b.any
 148:	add	x2, x2, #0x3
 14c:	b	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>
 150:	add	x2, x2, #0x4
 154:	sub	x3, x3, #0x1
 158:	b	e8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x3c>
 15c:	sub	x0, x4, x2
 160:	cmp	x0, #0x2
 164:	b.eq	194 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xe8>  // b.none
 168:	cmp	x0, #0x3
 16c:	b.eq	180 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xd4>  // b.none
 170:	cmp	x0, #0x1
 174:	b.eq	1a8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.none
 178:	mov	x2, x4
 17c:	b	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>
 180:	ldrb	w0, [x2]
 184:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 188:	tst	w0, #0xff
 18c:	b.eq	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>  // b.none
 190:	add	x2, x2, #0x1
 194:	ldrb	w0, [x2]
 198:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 19c:	tst	w0, #0xff
 1a0:	b.eq	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>  // b.none
 1a4:	add	x2, x2, #0x1
 1a8:	ldrb	w0, [x2]
 1ac:	bl	18 <_ZZN3lld18isValidCIdentifierEN4llvm9StringRefEENKUlcE_clEc.isra.0>
 1b0:	ands	w0, w0, #0xff
 1b4:	b.eq	114 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x68>  // b.none
 1b8:	ldp	x29, x30, [sp], #16
 1bc:	ret
 1c0:	mov	w0, #0x0                   	// #0
 1c4:	ret

00000000000001c8 <_ZN3lld8parseHexEN4llvm9StringRefE>:
 1c8:	stp	x29, x30, [sp, #-144]!
 1cc:	mov	x29, sp
 1d0:	stp	x19, x20, [sp, #16]
 1d4:	mov	x19, x8
 1d8:	mov	x20, x1
 1dc:	stp	x21, x22, [sp, #32]
 1e0:	mov	x21, x0
 1e4:	add	x22, sp, #0x78
 1e8:	stp	x23, x24, [sp, #48]
 1ec:	add	x24, sp, #0x4f
 1f0:	add	x23, sp, #0x60
 1f4:	stp	xzr, xzr, [sp, #96]
 1f8:	str	xzr, [sp, #112]
 1fc:	cbz	x20, 2f4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x12c>
 200:	cmp	x20, #0x1
 204:	mov	x3, x22
 208:	cset	x0, hi  // hi = pmore
 20c:	mov	w2, #0x10                  	// #16
 210:	add	x0, x0, #0x1
 214:	stp	x21, x0, [sp, #80]
 218:	sub	x20, x20, x0
 21c:	add	x21, x21, x0
 220:	ldp	x0, x1, [sp, #80]
 224:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 228:	tst	w0, #0xff
 22c:	b.eq	27c <_ZN3lld8parseHexEN4llvm9StringRefE+0xb4>  // b.none
 230:	mov	w0, #0x503                 	// #1283
 234:	strh	w0, [sp, #136]
 238:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 23c:	add	x0, x0, #0x0
 240:	str	x0, [sp, #120]
 244:	add	x0, sp, #0x50
 248:	str	x0, [sp, #128]
 24c:	mov	x0, x22
 250:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 254:	tst	w0, #0xff
 258:	b.ne	2ac <_ZN3lld8parseHexEN4llvm9StringRefE+0xe4>  // b.any
 25c:	adrp	x3, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 260:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 264:	adrp	x0, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 268:	add	x3, x3, #0x0
 26c:	add	x1, x1, #0x0
 270:	add	x0, x0, #0x0
 274:	mov	w2, #0x169                 	// #361
 278:	bl	0 <__assert_fail>
 27c:	ldr	x1, [sp, #120]
 280:	and	w0, w1, #0xff
 284:	tst	x1, #0xffffffffffffff00
 288:	b.ne	230 <_ZN3lld8parseHexEN4llvm9StringRefE+0x68>  // b.any
 28c:	ldp	x1, x2, [sp, #104]
 290:	strb	w0, [sp, #79]
 294:	cmp	x1, x2
 298:	b.ne	2e0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x118>  // b.any
 29c:	mov	x2, x24
 2a0:	mov	x0, x23
 2a4:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 2a8:	b	1fc <_ZN3lld8parseHexEN4llvm9StringRefE+0x34>
 2ac:	mov	x0, x22
 2b0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 2b4:	stp	xzr, xzr, [x19]
 2b8:	str	xzr, [x19, #16]
 2bc:	ldr	x0, [sp, #96]
 2c0:	cbz	x0, 2c8 <_ZN3lld8parseHexEN4llvm9StringRefE+0x100>
 2c4:	bl	0 <_ZdlPv>
 2c8:	mov	x0, x19
 2cc:	ldp	x19, x20, [sp, #16]
 2d0:	ldp	x21, x22, [sp, #32]
 2d4:	ldp	x23, x24, [sp, #48]
 2d8:	ldp	x29, x30, [sp], #144
 2dc:	ret
 2e0:	strb	w0, [x1]
 2e4:	ldr	x0, [sp, #104]
 2e8:	add	x0, x0, #0x1
 2ec:	str	x0, [sp, #104]
 2f0:	b	1fc <_ZN3lld8parseHexEN4llvm9StringRefE+0x34>
 2f4:	ldr	x0, [sp, #96]
 2f8:	str	x0, [x19]
 2fc:	ldr	x0, [sp, #104]
 300:	str	x0, [x19, #8]
 304:	ldr	x0, [sp, #112]
 308:	str	x0, [x19, #16]
 30c:	stp	xzr, xzr, [sp, #96]
 310:	str	xzr, [sp, #112]
 314:	b	2bc <_ZN3lld8parseHexEN4llvm9StringRefE+0xf4>

0000000000000318 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
 318:	stp	x29, x30, [sp, #-80]!
 31c:	cmp	x1, #0x1
 320:	mov	x29, sp
 324:	stp	x19, x20, [sp, #16]
 328:	mov	x19, x8
 32c:	mov	x20, x0
 330:	stp	x21, x22, [sp, #32]
 334:	mov	x21, x1
 338:	b.hi	350 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x38>  // b.pmore
 33c:	add	x0, x19, #0x10
 340:	cbnz	x20, 3ac <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x94>
 344:	stp	x0, xzr, [x19]
 348:	strb	wzr, [x19, #16]
 34c:	b	398 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x80>
 350:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 354:	mov	x2, #0x2                   	// #2
 358:	add	x1, x1, #0x0
 35c:	bl	0 <memcmp>
 360:	cbnz	w0, 33c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x24>
 364:	add	x22, sp, #0x30
 368:	add	x0, sp, #0x40
 36c:	add	x2, x20, x21
 370:	mov	x1, x20
 374:	mov	w3, #0x0                   	// #0
 378:	str	x0, [sp, #48]
 37c:	mov	x0, x22
 380:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 384:	mov	x8, x19
 388:	mov	x0, x22
 38c:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 390:	mov	x0, x22
 394:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 398:	mov	x0, x19
 39c:	ldp	x19, x20, [sp, #16]
 3a0:	ldp	x21, x22, [sp, #32]
 3a4:	ldp	x29, x30, [sp], #80
 3a8:	ret
 3ac:	str	x0, [x19]
 3b0:	add	x2, x20, x21
 3b4:	mov	x1, x20
 3b8:	mov	x0, x19
 3bc:	mov	w3, #0x0                   	// #0
 3c0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 3c4:	b	398 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x80>

00000000000003c8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 3c8:	stp	x29, x30, [sp, #-432]!
 3cc:	mov	x29, sp
 3d0:	stp	x19, x20, [sp, #16]
 3d4:	mov	x19, x0
 3d8:	add	x0, x1, x2, lsl #4
 3dc:	stp	x21, x22, [sp, #32]
 3e0:	add	x22, sp, #0xc8
 3e4:	mov	x21, x1
 3e8:	stp	x23, x24, [sp, #48]
 3ec:	add	x23, sp, #0xf8
 3f0:	add	x24, sp, #0x148
 3f4:	stp	x25, x26, [sp, #64]
 3f8:	stp	x27, x28, [sp, #80]
 3fc:	add	x27, x22, #0x10
 400:	stp	xzr, xzr, [x19]
 404:	str	xzr, [x19, #16]
 408:	str	x0, [sp, #104]
 40c:	add	x0, x23, #0x10
 410:	str	x0, [sp, #112]
 414:	ldr	x0, [sp, #104]
 418:	cmp	x0, x21
 41c:	b.eq	764 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x39c>  // b.none
 420:	ldp	x0, x1, [x21]
 424:	mov	x8, x24
 428:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 42c:	ldrb	w0, [sp, #424]
 430:	and	w1, w0, #0x1
 434:	bfi	w0, w1, #1, #1
 438:	strb	w0, [sp, #424]
 43c:	cbz	w1, 698 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2d0>
 440:	and	w0, w0, #0xfffffffd
 444:	strb	w0, [sp, #424]
 448:	mov	x0, x24
 44c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 450:	ldr	x1, [x0]
 454:	str	xzr, [x0]
 458:	str	x1, [sp, #248]
 45c:	mov	x1, x23
 460:	add	x28, sp, #0x80
 464:	add	x20, sp, #0x90
 468:	mov	x0, x28
 46c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 470:	mov	x0, x23
 474:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 478:	ldr	x0, [sp, #112]
 47c:	str	x0, [sp, #248]
 480:	mov	x0, #0x200000000           	// #8589934592
 484:	add	x25, sp, #0x98
 488:	mov	x1, x28
 48c:	str	x0, [sp, #256]
 490:	mov	x0, x20
 494:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 498:	add	x26, sp, #0xa0
 49c:	mov	x1, x20
 4a0:	mov	x0, x25
 4a4:	str	x23, [sp, #136]
 4a8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 4ac:	mov	x8, x26
 4b0:	add	x1, sp, #0x88
 4b4:	mov	x0, x25
 4b8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 4bc:	mov	x0, x26
 4c0:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 4c4:	tst	w0, #0xff
 4c8:	b.eq	57c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1b4>  // b.none
 4cc:	add	x0, sp, #0xb8
 4d0:	stp	x0, xzr, [sp, #168]
 4d4:	mov	w0, #0x1                   	// #1
 4d8:	str	w0, [sp, #232]
 4dc:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
 4e0:	add	x1, sp, #0xa8
 4e4:	strb	wzr, [sp, #184]
 4e8:	ldr	x0, [x0]
 4ec:	stp	xzr, xzr, [sp, #208]
 4f0:	add	x0, x0, #0x10
 4f4:	str	x0, [sp, #200]
 4f8:	mov	x0, x22
 4fc:	str	xzr, [sp, #224]
 500:	str	x1, [sp, #240]
 504:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 508:	add	x1, x1, #0x0
 50c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 510:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 514:	add	x1, x1, #0x0
 518:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 51c:	mov	x1, x0
 520:	ldr	x2, [sp, #160]
 524:	ands	x2, x2, #0xfffffffffffffffe
 528:	b.eq	56c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1a4>  // b.none
 52c:	ldr	x0, [x2]
 530:	ldr	x3, [x0, #16]
 534:	mov	x0, x2
 538:	blr	x3
 53c:	ldr	x0, [sp, #208]
 540:	ldr	x1, [sp, #224]
 544:	cmp	x1, x0
 548:	b.eq	554 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x18c>  // b.none
 54c:	mov	x0, x22
 550:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 554:	ldr	x0, [sp, #240]
 558:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 55c:	mov	w2, #0x2c9                 	// #713
 560:	add	x1, x1, #0x0
 564:	ldr	x0, [x0]
 568:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 56c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 570:	add	x1, x1, #0x0
 574:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 578:	b	53c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x174>
 57c:	mov	x0, x26
 580:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 584:	mov	x0, x25
 588:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 58c:	mov	x0, x20
 590:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 594:	ldr	x20, [sp, #248]
 598:	stp	x27, xzr, [sp, #200]
 59c:	ldr	w3, [sp, #256]
 5a0:	strb	wzr, [sp, #216]
 5a4:	add	x25, x20, x3, lsl #5
 5a8:	lsl	x0, x3, #5
 5ac:	cmp	x20, x25
 5b0:	b.eq	624 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x25c>  // b.none
 5b4:	sub	x1, x25, x20
 5b8:	asr	x0, x0, #5
 5bc:	ldr	x2, [x20, #8]
 5c0:	sub	x1, x1, #0x20
 5c4:	sub	x0, x0, #0x1
 5c8:	add	x0, x0, x2
 5cc:	lsr	x1, x1, #5
 5d0:	madd	x1, x1, x2, x0
 5d4:	mov	x0, x22
 5d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
 5dc:	mov	x1, x20
 5e0:	mov	x0, x22
 5e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 5e8:	adrp	x4, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 5ec:	add	x4, x4, #0x0
 5f0:	add	x20, x20, #0x20
 5f4:	cmp	x25, x20
 5f8:	b.eq	624 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x25c>  // b.none
 5fc:	mov	x2, #0x1                   	// #1
 600:	mov	x1, x4
 604:	mov	x0, x22
 608:	str	x4, [sp, #120]
 60c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
 610:	mov	x1, x20
 614:	mov	x0, x22
 618:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 61c:	ldr	x4, [sp, #120]
 620:	b	5f0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x228>
 624:	ldr	x1, [sp, #248]
 628:	ldr	w20, [sp, #256]
 62c:	add	x20, x1, x20, lsl #5
 630:	str	x1, [sp, #120]
 634:	cmp	x1, x20
 638:	b.eq	650 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x288>  // b.none
 63c:	sub	x20, x20, #0x20
 640:	mov	x0, x20
 644:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 648:	ldr	x1, [sp, #120]
 64c:	b	630 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x268>
 650:	ldr	x0, [sp, #248]
 654:	add	x1, x23, #0x10
 658:	cmp	x0, x1
 65c:	b.eq	664 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x29c>  // b.none
 660:	bl	0 <free>
 664:	mov	x1, x22
 668:	mov	x0, x23
 66c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 670:	mov	x0, x23
 674:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 678:	mov	x0, x22
 67c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 680:	mov	x0, x28
 684:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 688:	ldrb	w0, [sp, #424]
 68c:	tbz	w0, #1, 710 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x348>
 690:	mov	x0, x24
 694:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 698:	mov	x0, x24
 69c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 6a0:	mov	x20, x0
 6a4:	ldp	x28, x0, [x19, #8]
 6a8:	cmp	x28, x0
 6ac:	b.eq	6fc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x334>  // b.none
 6b0:	mov	x1, x20
 6b4:	mov	x0, x28
 6b8:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 6bc:	ldp	x0, x1, [x20, #24]
 6c0:	stp	x0, x1, [x28, #24]
 6c4:	ldr	x0, [x20, #40]
 6c8:	str	x0, [x28, #40]
 6cc:	ldp	x0, x1, [x20, #48]
 6d0:	stp	x0, x1, [x28, #48]
 6d4:	ldr	x0, [x20, #64]
 6d8:	str	x0, [x28, #64]
 6dc:	ldp	x0, x1, [x20, #72]
 6e0:	stp	x0, x1, [x28, #72]
 6e4:	ldr	x0, [x20, #88]
 6e8:	str	x0, [x28, #88]
 6ec:	ldr	x0, [x19, #8]
 6f0:	add	x0, x0, #0x60
 6f4:	str	x0, [x19, #8]
 6f8:	b	688 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2c0>
 6fc:	mov	x2, x20
 700:	mov	x1, x28
 704:	mov	x0, x19
 708:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 70c:	b	688 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2c0>
 710:	tbnz	w0, #0, 754 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x38c>
 714:	mov	x0, x24
 718:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 71c:	ldp	x28, x1, [x0]
 720:	mov	x20, x0
 724:	str	x1, [sp, #120]
 728:	cmp	x1, x28
 72c:	b.eq	740 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x378>  // b.none
 730:	ldr	x0, [x28], #24
 734:	bl	0 <free>
 738:	ldr	x1, [sp, #120]
 73c:	b	724 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x35c>
 740:	ldr	x0, [x20]
 744:	cbz	x0, 74c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x384>
 748:	bl	0 <_ZdlPv>
 74c:	add	x21, x21, #0x10
 750:	b	414 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4c>
 754:	mov	x0, x24
 758:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 75c:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 760:	b	74c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x384>
 764:	ldp	x19, x20, [sp, #16]
 768:	ldp	x21, x22, [sp, #32]
 76c:	ldp	x23, x24, [sp, #48]
 770:	ldp	x25, x26, [sp, #64]
 774:	ldp	x27, x28, [sp, #80]
 778:	ldp	x29, x30, [sp], #432
 77c:	ret

0000000000000780 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 780:	stp	x29, x30, [sp, #-352]!
 784:	mov	x29, sp
 788:	stp	x19, x20, [sp, #16]
 78c:	add	x19, sp, #0xf8
 790:	stp	x21, x22, [sp, #32]
 794:	mov	x21, x2
 798:	mov	x22, x1
 79c:	stp	x23, x24, [sp, #48]
 7a0:	mov	x23, x0
 7a4:	add	x24, sp, #0x118
 7a8:	stp	x25, x26, [sp, #64]
 7ac:	str	wzr, [sp, #88]
 7b0:	bl	0 <_ZNSt3_V215system_categoryEv>
 7b4:	mov	x8, x19
 7b8:	str	x0, [sp, #96]
 7bc:	mov	x0, x21
 7c0:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 7c4:	ldp	x1, x2, [sp, #248]
 7c8:	add	x3, sp, #0x58
 7cc:	mov	w4, #0x0                   	// #0
 7d0:	mov	x0, x24
 7d4:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 7d8:	mov	x0, x19
 7dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 7e0:	ldr	w0, [sp, #88]
 7e4:	cbz	w0, 884 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x104>
 7e8:	add	x20, sp, #0x68
 7ec:	add	x26, sp, #0x80
 7f0:	mov	x0, x20
 7f4:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 7f8:	add	x1, x1, #0x0
 7fc:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 800:	mov	x8, x26
 804:	mov	x1, x21
 808:	mov	x0, x20
 80c:	add	x20, sp, #0x98
 810:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 814:	add	x25, sp, #0xb0
 818:	mov	x0, x20
 81c:	adrp	x1, 0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 820:	add	x1, x1, #0x0
 824:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 828:	mov	x1, x20
 82c:	mov	x8, x25
 830:	mov	x0, x26
 834:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 838:	ldr	x0, [sp, #96]
 83c:	mov	x8, x19
 840:	add	x20, sp, #0xc8
 844:	add	x21, sp, #0xe0
 848:	ldr	x1, [x0]
 84c:	ldr	x2, [x1, #32]
 850:	ldr	w1, [sp, #88]
 854:	blr	x2
 858:	mov	x1, x19
 85c:	mov	x0, x20
 860:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 864:	mov	x8, x21
 868:	mov	x1, x20
 86c:	mov	x0, x25
 870:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 874:	mov	x0, x21
 878:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 87c:	mov	x0, x19
 880:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 884:	mov	x1, x23
 888:	mov	x2, x22
 88c:	mov	x0, x24
 890:	bl	0 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_.isra.0>
 894:	mov	x0, x24
 898:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 89c:	ldp	x19, x20, [sp, #16]
 8a0:	ldp	x21, x22, [sp, #32]
 8a4:	ldp	x23, x24, [sp, #48]
 8a8:	ldp	x25, x26, [sp, #64]
 8ac:	ldp	x29, x30, [sp], #352
 8b0:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm11GlobPatternES2_SaIS1_EET0_T_S5_S4_RT1_.isra.0:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm11GlobPatternES2_SaIS1_EET0_T_S5_S4_RT1_.isra.0>:
   0:	mov	x4, x2
   4:	mov	x3, x0
   8:	cmp	x3, x1
   c:	b.eq	64 <_ZSt14__relocate_a_1IPN4llvm11GlobPatternES2_SaIS1_EET0_T_S5_S4_RT1_.isra.0+0x64>  // b.none
  10:	ldr	x5, [x3]
  14:	add	x4, x4, #0x60
  18:	ldp	x6, x7, [x3, #24]
  1c:	stur	x5, [x4, #-96]
  20:	add	x3, x3, #0x60
  24:	ldur	x5, [x3, #-88]
  28:	stur	x5, [x4, #-88]
  2c:	ldur	x5, [x3, #-80]
  30:	stp	x6, x7, [x4, #-72]
  34:	stur	x5, [x4, #-80]
  38:	ldur	x5, [x3, #-56]
  3c:	stur	x5, [x4, #-56]
  40:	ldp	x6, x7, [x3, #-48]
  44:	stp	x6, x7, [x4, #-48]
  48:	ldur	x5, [x3, #-32]
  4c:	stur	x5, [x4, #-32]
  50:	ldp	x6, x7, [x3, #-24]
  54:	stp	x6, x7, [x4, #-24]
  58:	ldur	x5, [x3, #-8]
  5c:	stur	x5, [x4, #-8]
  60:	b	8 <_ZSt14__relocate_a_1IPN4llvm11GlobPatternES2_SaIS1_EET0_T_S5_S4_RT1_.isra.0+0x8>
  64:	sub	x3, x3, x0
  68:	mov	x0, #0xaaab                	// #43691
  6c:	movk	x0, #0xaaaa, lsl #16
  70:	lsr	x3, x3, #5
  74:	movk	x0, #0xaaaa, lsl #32
  78:	movk	x0, #0x2aa, lsl #48
  7c:	mul	x3, x3, x0
  80:	mov	x0, #0x60                  	// #96
  84:	and	x3, x3, #0x7ffffffffffffff
  88:	madd	x0, x3, x0, x2
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x0, x19
  14:	bl	0 <malloc>
  18:	mov	x20, x0
  1c:	cbnz	x0, 34 <_ZN4llvm11safe_mallocEm+0x34>
  20:	cbz	x19, 44 <_ZN4llvm11safe_mallocEm+0x44>
  24:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  28:	mov	w1, #0x1                   	// #1
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	mov	x0, x20
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x19, #0x1                   	// #1
  48:	b	10 <_ZN4llvm11safe_mallocEm+0x10>

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w2, #0x101                 	// #257
   8:	mov	x29, sp
   c:	strh	w2, [x0, #16]
  10:	ldrb	w2, [x1]
  14:	stp	xzr, xzr, [x0]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	bl	0 <_ZN4llvm5TwineC1EPKc>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm5TwineC1EPKc+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKc>
  38:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKc>
  3c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x112                 	// #274
  50:	bl	0 <__assert_fail>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, #0x104                 	// #260
   8:	mov	x29, sp
   c:	stp	x1, xzr, [x0]
  10:	strh	w3, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x11b                 	// #283
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	ldrb	w23, [x0, #16]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	stp	x21, x22, [sp, #32]
  1c:	cbz	w23, 2c <_ZNK4llvm5Twine6concatERKS0_+0x2c>
  20:	ldrb	w22, [x1, #16]
  24:	mov	x20, x1
  28:	cbnz	w22, 4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  2c:	mov	w0, #0x100                 	// #256
  30:	stp	xzr, xzr, [x19]
  34:	strh	w0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x21, x22, [sp, #32]
  40:	ldr	x23, [sp, #48]
  44:	ldp	x29, x30, [sp], #64
  48:	ret
  4c:	cmp	w23, #0x1
  50:	b.ne	68 <_ZNK4llvm5Twine6concatERKS0_+0x68>  // b.any
  54:	ldp	x0, x1, [x1]
  58:	stp	x0, x1, [x8]
  5c:	ldr	x0, [x20, #16]
  60:	str	x0, [x19, #16]
  64:	b	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>
  68:	mov	x21, x0
  6c:	cmp	w22, #0x1
  70:	b.ne	84 <_ZNK4llvm5Twine6concatERKS0_+0x84>  // b.any
  74:	ldp	x0, x1, [x0]
  78:	stp	x0, x1, [x8]
  7c:	ldr	x0, [x21, #16]
  80:	b	60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  84:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  88:	tst	w0, #0xff
  8c:	b.eq	e4 <_ZNK4llvm5Twine6concatERKS0_+0xe4>  // b.none
  90:	ldr	x21, [x21]
  94:	mov	x0, x20
  98:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  9c:	tst	w0, #0xff
  a0:	b.eq	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>  // b.none
  a4:	ldr	x20, [x20]
  a8:	stp	x21, x20, [x19]
  ac:	mov	x0, x19
  b0:	strb	w23, [x19, #16]
  b4:	strb	w22, [x19, #17]
  b8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  bc:	tst	w0, #0xff
  c0:	b.ne	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>  // b.any
  c4:	adrp	x3, 0 <_ZNK4llvm5Twine6concatERKS0_>
  c8:	adrp	x1, 0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	adrp	x0, 0 <_ZNK4llvm5Twine6concatERKS0_>
  d0:	add	x3, x3, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x0, x0, #0x0
  dc:	mov	w2, #0xb8                  	// #184
  e0:	bl	0 <__assert_fail>
  e4:	mov	w23, #0x2                   	// #2
  e8:	b	94 <_ZNK4llvm5Twine6concatERKS0_+0x94>
  ec:	mov	w22, #0x2                   	// #2
  f0:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cs	14 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x14>  // b.hs, b.nlast
  10:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  14:	stp	x29, x30, [sp, #-32]!
  18:	mov	x29, sp
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	mov	x20, x2
  28:	cbz	x2, 40 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x40>
  2c:	mov	x0, x4
  30:	bl	0 <memcpy>
  34:	ldr	x2, [x19, #24]
  38:	add	x20, x2, x20
  3c:	str	x20, [x19, #24]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	cbz	x1, 38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	mov	x1, x19
  28:	mov	x0, x20
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>
  38:	mov	x2, #0x0                   	// #0
  3c:	b	24 <_ZN4llvm11raw_ostreamlsEPKc+0x24>

Disassembly of section .text._ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE:

0000000000000000 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>:
   0:	ldr	x2, [x1]
   4:	str	xzr, [x1]
   8:	orr	x1, x2, #0x1
   c:	str	x1, [x0]
  10:	ret

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	ldr	x1, [x0]
   4:	ands	x2, x1, #0xfffffffffffffffe
   8:	cset	x1, ne  // ne = any
   c:	orr	x1, x1, x2
  10:	str	x1, [x0]
  14:	tst	x1, #0xfffffffffffffffe
  18:	cset	w0, ne  // ne = any
  1c:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	ldr	x1, [x0]
   4:	tbnz	w1, #0, 10 <_ZN4llvm5Error15assertIsCheckedEv+0x10>
   8:	tst	x1, #0xfffffffffffffffe
   c:	b.eq	1c <_ZN4llvm5Error15assertIsCheckedEv+0x1c>  // b.none
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  1c:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm5ErrorD1Ev>
  14:	ldr	x0, [x19]
  18:	ands	x0, x0, #0xfffffffffffffffe
  1c:	b.eq	38 <_ZN4llvm5ErrorD1Ev+0x38>  // b.none
  20:	ldr	x1, [x0]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ldr	x1, [x1, #8]
  30:	mov	x16, x1
  34:	br	x16
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  18:	ldr	x0, [x20]
  1c:	orr	x0, x0, #0x1
  20:	str	x0, [x19]
  24:	str	xzr, [x20]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC1EOS0_>:
   0:	str	xzr, [x0]
   4:	b	0 <_ZN4llvm5ErrorC1EOS0_>

Disassembly of section .text._ZN3lld5errorERKN4llvm5TwineE:

0000000000000000 <_ZN3lld5errorERKN4llvm5TwineE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN3lld12errorHandlerEv>
  14:	mov	x1, x19
  18:	ldr	x19, [sp, #16]
  1c:	ldp	x29, x30, [sp], #32
  20:	b	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev+0xc>
   8:	b	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
   c:	ret

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAINS_9ErrorListEEEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZNK4llvm5Error3isAINS_9ErrorListEEEbv:

0000000000000000 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv>:
   0:	ldr	x0, [x0]
   4:	ands	x0, x0, #0xfffffffffffffffe
   8:	b.eq	24 <_ZNK4llvm5Error3isAINS_9ErrorListEEEbv+0x24>  // b.none
   c:	ldr	x1, [x0]
  10:	ldr	x2, [x1, #48]
  14:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  18:	ldr	x1, [x1]
  1c:	mov	x16, x2
  20:	br	x16
  24:	mov	w0, #0x0                   	// #0
  28:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv>:
   0:	ldrb	w1, [x0, #96]
   4:	tbz	w1, #0, 30 <_ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv>
  10:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE10getStorageEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x272                 	// #626
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv>:
   0:	ldrb	w1, [x0, #96]
   4:	tbnz	w1, #0, 30 <_ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv>
  10:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEE15getErrorStorageEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x27c                 	// #636
  2c:	bl	0 <__assert_fail>
  30:	ret

Disassembly of section .text._ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldp	x24, x23, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x20, x23, x24
  28:	cmp	x20, x0
  2c:	b.ne	3c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x3c>  // b.any
  30:	adrp	x0, 0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
  34:	add	x0, x0, #0x0
  38:	bl	0 <_ZSt20__throw_length_errorPKc>
  3c:	cmp	x20, #0x0
  40:	mov	x25, x1
  44:	csinc	x21, x20, xzr, ne  // ne = any
  48:	mov	x26, x2
  4c:	adds	x20, x20, x21
  50:	sub	x19, x1, x24
  54:	mov	x21, x20
  58:	b.cs	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	cmp	x20, #0x0
  60:	b.lt	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>  // b.tstop
  64:	mov	x20, #0x0                   	// #0
  68:	b.eq	78 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x78>  // b.none
  6c:	mov	x0, x21
  70:	bl	0 <_Znwm>
  74:	mov	x20, x0
  78:	ldrb	w0, [x26]
  7c:	cmp	x19, #0x0
  80:	strb	w0, [x20, x19]
  84:	b.le	98 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x98>
  88:	mov	x2, x19
  8c:	mov	x1, x24
  90:	mov	x0, x20
  94:	bl	0 <memmove>
  98:	add	x19, x19, #0x1
  9c:	sub	x23, x23, x25
  a0:	add	x19, x20, x19
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x19
  b8:	bl	0 <memcpy>
  bc:	add	x19, x19, x23
  c0:	cbz	x24, cc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x25, x26, [sp, #64]
  d4:	stp	x20, x19, [x22]
  d8:	add	x20, x20, x21
  dc:	str	x20, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x21, x0
  f4:	b	6c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x25, x26, [sp, #64]
   c:	ldp	x26, x25, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x0
  24:	sub	x2, x25, x26
  28:	str	x27, [sp, #80]
  2c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  30:	cmp	x0, x2, asr #3
  34:	b.ne	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	mov	x20, x1
  48:	asr	x1, x2, #3
  4c:	cmp	x1, #0x0
  50:	sub	x24, x20, x26
  54:	csinc	x19, x1, xzr, ne  // ne = any
  58:	adds	x19, x19, x1
  5c:	b.cs	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.hs, b.nlast
  60:	mov	x22, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #3
  74:	bl	0 <_Znwm>
  78:	mov	x22, x0
  7c:	ldr	x0, [x21]
  80:	str	x0, [x22, x24]
  84:	mov	x24, x22
  88:	str	xzr, [x21]
  8c:	mov	x21, x26
  90:	add	x24, x24, #0x8
  94:	cmp	x20, x21
  98:	b.ne	d4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
  9c:	sub	x24, x21, x26
  a0:	mov	x20, x21
  a4:	add	x24, x24, #0x8
  a8:	add	x24, x22, x24
  ac:	mov	x27, x24
  b0:	cmp	x20, x25
  b4:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  b8:	ldr	x0, [x20]
  bc:	str	xzr, [x20]
  c0:	str	x0, [x27], #8
  c4:	mov	x0, x20
  c8:	add	x20, x20, #0x8
  cc:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	b	b0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d4:	ldr	x0, [x21]
  d8:	str	xzr, [x21]
  dc:	stur	x0, [x24, #-8]
  e0:	mov	x0, x21
  e4:	add	x21, x21, #0x8
  e8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  ec:	b	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  f0:	sub	x20, x20, x21
  f4:	add	x20, x24, x20
  f8:	cbz	x26, 104 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>
  fc:	mov	x0, x26
 100:	bl	0 <_ZdlPv>
 104:	add	x19, x22, x19, lsl #3
 108:	ldp	x25, x26, [sp, #64]
 10c:	ldr	x27, [sp, #80]
 110:	stp	x22, x20, [x23]
 114:	str	x19, [x23, #16]
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x23, x24, [sp, #48]
 124:	ldp	x29, x30, [sp], #96
 128:	ret
 12c:	mov	x19, x0
 130:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	28 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x28>  // b.none
  14:	ldr	x0, [x2]
  18:	str	xzr, [x2]
  1c:	str	x0, [x1], #8
  20:	str	x1, [x3, #8]
  24:	ret
  28:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x8
  1c:	str	x23, [sp, #48]
  20:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  24:	tst	w0, #0xff
  28:	b.ne	34 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x34>  // b.any
  2c:	mov	x1, x19
  30:	b	48 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x48>
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  3c:	tst	w0, #0xff
  40:	b.ne	68 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x68>  // b.any
  44:	mov	x1, x20
  48:	mov	x0, x21
  4c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  50:	mov	x0, x21
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldr	x23, [sp, #48]
  60:	ldp	x29, x30, [sp], #96
  64:	ret
  68:	mov	x0, x20
  6c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  70:	tst	w0, #0xff
  74:	b.eq	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.none
  78:	mov	x0, x19
  7c:	ldr	x22, [x20]
  80:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  84:	ldr	x1, [x19]
  88:	and	x22, x22, #0xfffffffffffffffe
  8c:	tst	w0, #0xff
  90:	and	x1, x1, #0xfffffffffffffffe
  94:	str	x1, [sp, #88]
  98:	str	xzr, [x19]
  9c:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  a0:	ldp	x19, x23, [x1, #8]
  a4:	add	x22, x22, #0x8
  a8:	cmp	x23, x19
  ac:	b.eq	c4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc4>  // b.none
  b0:	mov	x1, x19
  b4:	mov	x0, x22
  b8:	add	x19, x19, #0x8
  bc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  c0:	b	a8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xa8>
  c4:	add	x0, sp, #0x58
  c8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  cc:	b	44 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x44>
  d0:	add	x19, sp, #0x58
  d4:	add	x0, x22, #0x8
  d8:	mov	x1, x19
  dc:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  e0:	mov	x0, x19
  e4:	b	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  f0:	tst	w0, #0xff
  f4:	ldr	x2, [x19]
  f8:	ldr	x3, [x20]
  fc:	b.eq	1b0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1b0>  // b.none
 100:	and	x2, x2, #0xfffffffffffffffe
 104:	and	x3, x3, #0xfffffffffffffffe
 108:	mov	x0, x2
 10c:	ldr	x22, [x0, #8]!
 110:	ldp	x4, x1, [x0, #8]
 114:	str	xzr, [x20]
 118:	str	x3, [sp, #88]
 11c:	cmp	x4, x1
 120:	b.eq	1a0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1a0>  // b.none
 124:	add	x1, x4, #0x8
 128:	cmp	x22, x4
 12c:	b.ne	148 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x148>  // b.any
 130:	str	xzr, [sp, #88]
 134:	str	x3, [x22]
 138:	str	x1, [x0, #8]
 13c:	add	x0, sp, #0x58
 140:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 144:	b	2c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2c>
 148:	sub	x20, x4, #0x8
 14c:	sub	x23, x20, x22
 150:	ldur	x0, [x4, #-8]
 154:	asr	x23, x23, #3
 158:	stp	xzr, x0, [x4, #-8]
 15c:	str	x1, [x2, #16]
 160:	cmp	x23, #0x0
 164:	b.le	184 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x184>
 168:	ldr	x1, [x20, #-8]!
 16c:	ldr	x0, [x20, #8]
 170:	stp	xzr, x1, [x20]
 174:	cbz	x0, 17c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x17c>
 178:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 17c:	sub	x23, x23, #0x1
 180:	b	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 184:	ldr	x1, [sp, #88]
 188:	str	xzr, [sp, #88]
 18c:	ldr	x0, [x22]
 190:	str	x1, [x22]
 194:	cbz	x0, 13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 198:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 19c:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1a0:	add	x2, sp, #0x58
 1a4:	mov	x1, x22
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	b	13c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x13c>
 1b0:	and	x3, x3, #0xfffffffffffffffe
 1b4:	and	x2, x2, #0xfffffffffffffffe
 1b8:	str	xzr, [x19]
 1bc:	mov	x0, #0x20                  	// #32
 1c0:	str	xzr, [x20]
 1c4:	stp	x3, x2, [sp, #72]
 1c8:	bl	0 <_Znwm>
 1cc:	mov	x19, x0
 1d0:	mov	x20, x0
 1d4:	adrp	x0, 0 <_ZTVN4llvm9ErrorListE>
 1d8:	ldr	x0, [x0]
 1dc:	add	x0, x0, #0x10
 1e0:	str	x0, [x19], #8
 1e4:	ldr	x0, [sp, #72]
 1e8:	str	xzr, [x20, #8]
 1ec:	stp	xzr, xzr, [x19, #8]
 1f0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f4:	tst	w0, #0xff
 1f8:	b.eq	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>  // b.none
 1fc:	adrp	x3, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 200:	adrp	x1, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 204:	adrp	x0, 0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 208:	add	x3, x3, #0x0
 20c:	add	x1, x1, #0x0
 210:	add	x0, x0, #0x0
 214:	mov	w2, #0x181                 	// #385
 218:	bl	0 <__assert_fail>
 21c:	ldr	x0, [sp, #80]
 220:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 224:	tst	w0, #0xff
 228:	b.ne	1fc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1fc>  // b.any
 22c:	add	x22, sp, #0x48
 230:	mov	x0, x19
 234:	mov	x1, x22
 238:	add	x23, sp, #0x50
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	mov	x1, x23
 244:	mov	x0, x19
 248:	add	x19, sp, #0x58
 24c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 250:	mov	x1, x19
 254:	mov	x0, x21
 258:	str	x20, [sp, #88]
 25c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 260:	mov	x0, x19
 264:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 268:	mov	x0, x23
 26c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 270:	mov	x0, x22
 274:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 278:	b	50 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x50>

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #96]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #96]
  3c:	tbnz	w0, #0, 60 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x60>
  40:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  4c:	add	x3, x3, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x0, x0, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	bl	0 <__assert_fail>
  60:	ldr	x19, [x19]
  64:	ldr	x0, [x19]
  68:	ldr	x20, [x0, #16]
  6c:	bl	0 <_ZN4llvm4dbgsEv>
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	blr	x20
  7c:	bl	0 <abort>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  90:	b	7c <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x7c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldp	x0, x19, [x1]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x1
  1c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	stp	x23, x24, [sp, #48]
  24:	movk	x1, #0xaaab
  28:	stp	x25, x26, [sp, #64]
  2c:	sub	x19, x19, x0
  30:	stp	xzr, xzr, [x20]
  34:	asr	x0, x19, #3
  38:	str	xzr, [x20, #16]
  3c:	mul	x0, x0, x1
  40:	cbz	x0, c8 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0xc8>
  44:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x1, #0x555, lsl #48
  4c:	cmp	x0, x1
  50:	b.ls	58 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0x58>  // b.plast
  54:	bl	0 <_ZSt17__throw_bad_allocv>
  58:	mov	x0, x19
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	ldr	x25, [x22]
  68:	add	x19, x21, x19
  6c:	str	x19, [x20, #16]
  70:	mov	x23, x21
  74:	ldr	x19, [x22, #8]
  78:	mov	x24, x25
  7c:	stp	x21, x21, [x20]
  80:	cmp	x19, x24
  84:	b.eq	d0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0xd0>  // b.none
  88:	ldr	w0, [x24, #16]
  8c:	stp	xzr, xzr, [x23]
  90:	str	w0, [x23, #16]
  94:	cbz	w0, bc <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0xbc>
  98:	add	w0, w0, #0x3f
  9c:	lsr	w22, w0, #6
  a0:	lsl	x26, x22, #3
  a4:	mov	x0, x26
  a8:	bl	0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_>
  ac:	stp	x0, x22, [x23]
  b0:	mov	x2, x26
  b4:	ldr	x1, [x24]
  b8:	bl	0 <memcpy>
  bc:	add	x23, x23, #0x18
  c0:	add	x24, x24, #0x18
  c4:	b	80 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0x80>
  c8:	mov	x21, #0x0                   	// #0
  cc:	b	64 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC1ERKS3_+0x64>
  d0:	sub	x1, x19, x25
  d4:	mov	x19, #0xaaab                	// #43691
  d8:	movk	x19, #0xaaaa, lsl #16
  dc:	mov	x0, #0x18                  	// #24
  e0:	lsr	x1, x1, #3
  e4:	movk	x19, #0xaaaa, lsl #32
  e8:	movk	x19, #0xaaa, lsl #48
  ec:	ldp	x23, x24, [sp, #48]
  f0:	mul	x1, x1, x19
  f4:	ldp	x25, x26, [sp, #64]
  f8:	and	x1, x1, #0x1fffffffffffffff
  fc:	madd	x1, x1, x0, x21
 100:	ldp	x21, x22, [sp, #32]
 104:	str	x1, [x20, #8]
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldp	x29, x30, [sp], #80
 110:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	stp	x25, x26, [sp, #64]
  10:	mov	x25, x0
  14:	ldp	x26, x23, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x0, #0xaaab
  24:	stp	x21, x22, [sp, #32]
  28:	sub	x19, x23, x26
  2c:	asr	x19, x19, #5
  30:	mul	x19, x19, x0
  34:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  38:	movk	x0, #0x155, lsl #48
  3c:	cmp	x19, x0
  40:	b.ne	50 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x50>  // b.any
  44:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	cmp	x19, #0x0
  54:	mov	x22, x1
  58:	csinc	x1, x19, xzr, ne  // ne = any
  5c:	mov	x21, x2
  60:	adds	x19, x19, x1
  64:	sub	x20, x22, x26
  68:	b.cs	124 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x124>  // b.hs, b.nlast
  6c:	mov	x24, #0x0                   	// #0
  70:	cbz	x19, 8c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x8c>
  74:	cmp	x19, x0
  78:	csel	x19, x19, x0, ls  // ls = plast
  7c:	mov	x0, #0x60                  	// #96
  80:	mul	x0, x19, x0
  84:	bl	0 <_Znwm>
  88:	mov	x24, x0
  8c:	add	x20, x24, x20
  90:	mov	x1, x21
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  9c:	ldp	x2, x3, [x21, #24]
  a0:	stp	x2, x3, [x20, #24]
  a4:	mov	x1, x22
  a8:	ldp	x2, x3, [x21, #48]
  ac:	stp	x2, x3, [x20, #48]
  b0:	ldp	x2, x3, [x21, #72]
  b4:	stp	x2, x3, [x20, #72]
  b8:	ldr	x0, [x21, #40]
  bc:	str	x0, [x20, #40]
  c0:	ldr	x0, [x21, #64]
  c4:	str	x0, [x20, #64]
  c8:	ldr	x0, [x21, #88]
  cc:	str	x0, [x20, #88]
  d0:	mov	x2, x24
  d4:	mov	x0, x26
  d8:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  dc:	add	x2, x0, #0x60
  e0:	mov	x1, x23
  e4:	mov	x0, x22
  e8:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  ec:	mov	x20, x0
  f0:	cbz	x26, fc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xfc>
  f4:	mov	x0, x26
  f8:	bl	0 <_ZdlPv>
  fc:	mov	x0, #0x60                  	// #96
 100:	ldp	x21, x22, [sp, #32]
 104:	madd	x19, x19, x0, x24
 108:	stp	x24, x20, [x25]
 10c:	str	x19, [x25, #16]
 110:	ldp	x19, x20, [sp, #16]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldp	x29, x30, [sp], #80
 120:	ret
 124:	mov	x19, x0
 128:	b	7c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase3isAIS0_EEbv:

0000000000000000 <_ZNK4llvm13ErrorInfoBase3isAIS0_EEbv>:
   0:	ldr	x1, [x0]
   4:	ldr	x2, [x1, #48]
   8:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
   c:	ldr	x1, [x1]
  10:	mov	x16, x2
  14:	br	x16

Disassembly of section .text._ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x1]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x8
  1c:	mov	x19, x1
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  38:	adrp	x1, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  3c:	adrp	x0, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x329                 	// #809
  50:	bl	0 <__assert_fail>
  54:	ldr	x0, [x19]
  58:	add	x19, sp, #0x60
  5c:	ldr	x21, [x21]
  60:	mov	x8, x19
  64:	ldr	x1, [x0]
  68:	ldr	x1, [x1, #24]
  6c:	blr	x1
  70:	ldp	w1, w0, [x21, #8]
  74:	cmp	w1, w0
  78:	b.cc	138 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x138>  // b.lo, b.ul, b.last
  7c:	mov	w0, w0
  80:	add	x0, x0, #0x2
  84:	orr	x0, x0, x0, lsr #1
  88:	orr	x0, x0, x0, lsr #2
  8c:	orr	x0, x0, x0, lsr #4
  90:	orr	x0, x0, x0, lsr #8
  94:	orr	x1, x0, x0, lsr #16
  98:	orr	x0, x1, x0, lsr #32
  9c:	mov	x1, #0xffffffff            	// #4294967295
  a0:	add	x0, x0, #0x1
  a4:	stp	x0, x1, [sp, #80]
  a8:	cmp	x0, x1
  ac:	add	x1, sp, #0x58
  b0:	add	x0, sp, #0x50
  b4:	csel	x0, x0, x1, ls  // ls = plast
  b8:	ldr	x24, [x0]
  bc:	lsl	x0, x24, #5
  c0:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  c4:	ldr	x22, [x21]
  c8:	mov	x23, x0
  cc:	ldr	w26, [x21, #8]
  d0:	mov	x25, x0
  d4:	add	x26, x22, x26, lsl #5
  d8:	cmp	x26, x22
  dc:	b.eq	f8 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0xf8>  // b.none
  e0:	mov	x1, x22
  e4:	mov	x0, x25
  e8:	add	x22, x22, #0x20
  ec:	add	x25, x25, #0x20
  f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  f4:	b	d8 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0xd8>
  f8:	ldr	x25, [x21]
  fc:	ldr	w22, [x21, #8]
 100:	add	x22, x25, x22, lsl #5
 104:	cmp	x25, x22
 108:	b.eq	11c <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x11c>  // b.none
 10c:	sub	x22, x22, #0x20
 110:	mov	x0, x22
 114:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 118:	b	104 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x104>
 11c:	mov	x1, x21
 120:	ldr	x0, [x1], #16
 124:	cmp	x0, x1
 128:	b.eq	130 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x130>  // b.none
 12c:	bl	0 <free>
 130:	str	x23, [x21]
 134:	str	w24, [x21, #12]
 138:	ldr	w2, [x21, #8]
 13c:	mov	x1, x19
 140:	ldr	x0, [x21]
 144:	add	x0, x0, x2, lsl #5
 148:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 14c:	ldp	w0, w2, [x21, #8]
 150:	mov	w1, w0
 154:	add	x1, x1, #0x1
 158:	cmp	x1, x2
 15c:	b.ls	180 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x180>  // b.plast
 160:	adrp	x3, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
 164:	adrp	x1, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
 168:	adrp	x0, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
 16c:	add	x3, x3, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x0, x0, #0x0
 178:	mov	w2, #0x43                  	// #67
 17c:	b	50 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x50>
 180:	add	w0, w0, #0x1
 184:	str	w0, [x21, #8]
 188:	mov	x0, x19
 18c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 190:	mov	x1, x19
 194:	mov	x0, #0x1                   	// #1
 198:	str	x0, [sp, #96]
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
 1a4:	mov	x0, x19
 1a8:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
 1ac:	mov	x0, x20
 1b0:	ldp	x19, x20, [sp, #16]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldp	x23, x24, [sp, #48]
 1bc:	ldp	x25, x26, [sp, #64]
 1c0:	ldp	x29, x30, [sp], #128
 1c4:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x8
  14:	ldr	x0, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x1
  20:	add	x21, sp, #0x38
  24:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  28:	tst	w0, #0xff
  2c:	ldr	x0, [x19]
  30:	str	xzr, [x19]
  34:	b.eq	68 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x68>  // b.none
  38:	mov	x8, x20
  3c:	mov	x1, x21
  40:	str	x0, [sp, #56]
  44:	mov	x0, x22
  48:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  4c:	mov	x0, x21
  50:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  54:	mov	x0, x20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	mov	x1, x21
  6c:	stp	xzr, x0, [sp, #48]
  70:	mov	x0, x20
  74:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  78:	mov	x0, x21
  7c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  80:	add	x0, sp, #0x30
  84:	b	50 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x50>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	mov	x20, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x1
  1c:	stp	x23, x24, [sp, #48]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  2c:	tst	w0, #0xff
  30:	b.ne	74 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x74>  // b.any
  34:	add	x20, sp, #0x88
  38:	mov	x0, #0x1                   	// #1
  3c:	mov	x1, x20
  40:	str	x0, [sp, #136]
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  4c:	mov	x0, x20
  50:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  54:	mov	x0, x19
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldp	x23, x24, [sp, #48]
  64:	ldp	x25, x26, [sp, #64]
  68:	ldr	x27, [sp, #80]
  6c:	ldp	x29, x30, [sp], #144
  70:	ret
  74:	ldr	x0, [x20]
  78:	str	xzr, [x20]
  7c:	and	x0, x0, #0xfffffffffffffffe
  80:	str	x0, [sp, #96]
  84:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  88:	tst	w0, #0xff
  8c:	ldr	x0, [sp, #96]
  90:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  94:	ldp	x22, x27, [x0, #8]
  98:	add	x20, sp, #0x68
  9c:	add	x23, sp, #0x80
  a0:	add	x26, sp, #0x70
  a4:	add	x24, sp, #0x78
  a8:	add	x25, sp, #0x88
  ac:	mov	x1, #0x1                   	// #1
  b0:	str	x1, [sp, #104]
  b4:	mov	x1, x20
  b8:	cmp	x27, x22
  bc:	b.eq	124 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x124>  // b.none
  c0:	mov	x0, x23
  c4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  c8:	ldr	x0, [x22]
  cc:	str	xzr, [x22], #8
  d0:	mov	x8, x24
  d4:	mov	x1, x21
  d8:	str	x0, [sp, #112]
  dc:	mov	x0, x26
  e0:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  e4:	mov	x8, x25
  e8:	mov	x1, x24
  ec:	mov	x0, x23
  f0:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  f4:	mov	x1, x25
  f8:	mov	x0, x20
  fc:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 100:	mov	x0, x25
 104:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 108:	mov	x0, x24
 10c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 110:	mov	x0, x26
 114:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 118:	mov	x0, x23
 11c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 120:	b	b4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xb4>
 124:	mov	x0, x19
 128:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 12c:	mov	x0, x20
 130:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 134:	add	x0, sp, #0x60
 138:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 13c:	b	54 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x54>
 140:	mov	x8, x19
 144:	mov	x1, x21
 148:	add	x20, sp, #0x88
 14c:	str	xzr, [sp, #96]
 150:	str	x0, [sp, #136]
 154:	mov	x0, x20
 158:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 15c:	mov	x0, x20
 160:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 164:	b	134 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x134>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld24getRelocModelFromCMModelEv>:
   0:	adrp	x0, 0 <_ZN3lld24getRelocModelFromCMModelEv>
   4:	add	x0, x0, #0x0
   8:	ldrh	w1, [x0, #8]
   c:	cbz	w1, 28 <_ZN3lld24getRelocModelFromCMModelEv+0x28>
  10:	ldr	w1, [x0, #136]
  14:	mov	x0, #0x0                   	// #0
  18:	bfxil	x0, x1, #0, #32
  1c:	mov	w1, #0x1                   	// #1
  20:	bfi	x0, x1, #32, #8
  24:	ret
  28:	mov	x0, #0x0                   	// #0
  2c:	mov	w1, #0x0                   	// #0
  30:	b	20 <_ZN3lld24getRelocModelFromCMModelEv+0x20>

0000000000000034 <_ZN3lld23getCodeModelFromCMModelEv>:
  34:	adrp	x0, 0 <_ZN3lld24getRelocModelFromCMModelEv>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x0, #0x260
  40:	ldrh	w0, [x0, #616]
  44:	cbz	w0, 60 <_ZN3lld23getCodeModelFromCMModelEv+0x2c>
  48:	ldr	w1, [x1, #136]
  4c:	mov	x0, #0x0                   	// #0
  50:	bfxil	x0, x1, #0, #32
  54:	mov	w1, #0x1                   	// #1
  58:	bfi	x0, x1, #32, #8
  5c:	ret
  60:	mov	x0, #0x0                   	// #0
  64:	mov	w1, #0x0                   	// #0
  68:	b	58 <_ZN3lld23getCodeModelFromCMModelEv+0x24>

000000000000006c <_ZN3lld9getMAttrsB5cxx11Ev>:
  6c:	stp	x29, x30, [sp, #-64]!
  70:	adrp	x0, 0 <_ZN3lld24getRelocModelFromCMModelEv>
  74:	add	x1, x0, #0x0
  78:	mov	x29, sp
  7c:	add	x1, x1, #0x4c0
  80:	stp	x21, x22, [sp, #32]
  84:	mov	x21, x0
  88:	ldr	x22, [x1, #144]
  8c:	stp	x19, x20, [sp, #16]
  90:	mov	x19, x8
  94:	ldr	x1, [x1, #136]
  98:	stp	x23, x24, [sp, #48]
  9c:	sub	x22, x22, x1
  a0:	stp	xzr, xzr, [x8]
  a4:	str	xzr, [x8, #16]
  a8:	cmp	xzr, x22, asr #5
  ac:	b.eq	110 <_ZN3lld9getMAttrsB5cxx11Ev+0xa4>  // b.none
  b0:	asr	x1, x22, #5
  b4:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  b8:	cmp	x1, x0
  bc:	b.ls	c4 <_ZN3lld9getMAttrsB5cxx11Ev+0x58>  // b.plast
  c0:	bl	0 <_ZSt17__throw_bad_allocv>
  c4:	mov	x0, x22
  c8:	bl	0 <_Znwm>
  cc:	mov	x20, x0
  d0:	add	x0, x21, #0x0
  d4:	add	x22, x20, x22
  d8:	stp	x20, x20, [x19]
  dc:	mov	x23, x20
  e0:	str	x22, [x19, #16]
  e4:	ldr	x24, [x0, #1352]
  e8:	ldr	x21, [x0, #1360]
  ec:	mov	x22, x24
  f0:	cmp	x21, x22
  f4:	b.eq	118 <_ZN3lld9getMAttrsB5cxx11Ev+0xac>  // b.none
  f8:	mov	x1, x22
  fc:	mov	x0, x23
 100:	add	x22, x22, #0x20
 104:	add	x23, x23, #0x20
 108:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 10c:	b	f0 <_ZN3lld9getMAttrsB5cxx11Ev+0x84>
 110:	mov	x20, #0x0                   	// #0
 114:	b	d0 <_ZN3lld9getMAttrsB5cxx11Ev+0x64>
 118:	sub	x21, x21, x24
 11c:	mov	x0, x19
 120:	add	x20, x20, x21
 124:	ldp	x21, x22, [sp, #32]
 128:	ldp	x23, x24, [sp, #48]
 12c:	str	x20, [x19, #8]
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x29, x30, [sp], #64
 138:	ret

000000000000013c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
 13c:	stp	x29, x30, [sp, #-192]!
 140:	mov	x29, sp
 144:	ldrh	w0, [x8]
 148:	stp	x19, x20, [sp, #16]
 14c:	mov	x19, x8
 150:	and	w0, w0, #0xfffffe00
 154:	orr	w0, w0, #0x10
 158:	stp	x21, x22, [sp, #32]
 15c:	add	x21, x8, #0x38
 160:	stp	x23, x24, [sp, #48]
 164:	strh	w0, [x8]
 168:	ldrb	w0, [x8, #8]
 16c:	str	wzr, [x8, #4]
 170:	and	w0, w0, #0xfffffff8
 174:	str	wzr, [x8, #20]
 178:	orr	w0, w0, #0x1
 17c:	strb	w0, [x8, #8]
 180:	mov	w0, #0x1                   	// #1
 184:	str	w0, [x8, #12]
 188:	ldrb	w0, [x8, #16]
 18c:	str	xzr, [x8, #48]
 190:	and	w0, w0, #0xfffffffc
 194:	strb	w0, [x8, #16]
 198:	ldr	x0, [x8, #24]
 19c:	and	x0, x0, #0xff800000
 1a0:	orr	x0, x0, #0x8
 1a4:	str	x0, [x8, #24]
 1a8:	mov	x0, #0x1                   	// #1
 1ac:	stp	x0, x0, [x8, #32]
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 1b8:	adrp	x1, 0 <_ZN3lld24getRelocModelFromCMModelEv>
 1bc:	add	x1, x1, #0x0
 1c0:	ldr	w0, [x1, #1576]
 1c4:	ldrb	w2, [x1, #2384]
 1c8:	str	w0, [x19, #32]
 1cc:	ldrb	w0, [x1, #2184]
 1d0:	ubfiz	w2, w2, #1, #7
 1d4:	ubfiz	w0, w0, #2, #6
 1d8:	orr	w0, w0, w2
 1dc:	ldrb	w2, [x1, #2584]
 1e0:	ubfiz	w2, w2, #3, #5
 1e4:	orr	w0, w0, w2
 1e8:	ldrb	w2, [x1, #2784]
 1ec:	ubfiz	w2, w2, #4, #4
 1f0:	orr	w0, w0, w2
 1f4:	ldrb	w2, [x1, #2984]
 1f8:	ubfiz	w2, w2, #5, #3
 1fc:	orr	w0, w0, w2
 200:	ldrb	w2, [x19]
 204:	and	w0, w0, #0x3e
 208:	and	w2, w2, #0xffffffc1
 20c:	orr	w0, w0, w2
 210:	strb	w0, [x19]
 214:	ldr	w2, [x1, #3184]
 218:	str	w2, [x19, #48]
 21c:	ldrb	w2, [x1, #3792]
 220:	bfi	w0, w2, #6, #1
 224:	strb	w0, [x19]
 228:	ldr	w0, [x1, #3992]
 22c:	cbz	w0, 234 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0xf8>
 230:	str	w0, [x19, #28]
 234:	adrp	x20, 0 <_ZN3lld24getRelocModelFromCMModelEv>
 238:	add	x20, x20, #0x0
 23c:	mov	w2, #0xffffff8d            	// #-115
 240:	add	x22, sp, #0x60
 244:	add	x23, x22, #0x8
 248:	ldrb	w0, [x20, #248]
 24c:	ldrb	w1, [x20, #448]
 250:	ubfiz	w0, w0, #8, #8
 254:	ubfiz	w1, w1, #7, #9
 258:	orr	w0, w0, w1
 25c:	ldrh	w1, [x19]
 260:	and	w0, w0, #0x180
 264:	and	w1, w1, #0xfffffe7f
 268:	orr	w0, w0, w1
 26c:	strh	w0, [x19]
 270:	ldrb	w1, [x20, #848]
 274:	ldr	w0, [x20, #648]
 278:	str	w0, [x19, #4]
 27c:	ldrb	w0, [x19, #8]
 280:	bfxil	w0, w1, #0, #1
 284:	strb	w0, [x19, #8]
 288:	ldrb	w0, [x20, #1048]
 28c:	ldrb	w1, [x19, #16]
 290:	eor	w0, w0, #0x1
 294:	bfxil	w1, w0, #0, #1
 298:	ldrb	w0, [x20, #1248]
 29c:	strb	w1, [x19, #16]
 2a0:	ldrb	w1, [x20, #1448]
 2a4:	ubfiz	w0, w0, #1, #7
 2a8:	orr	w0, w0, w1
 2ac:	ldrb	w1, [x20, #1648]
 2b0:	ubfiz	w1, w1, #2, #6
 2b4:	orr	w0, w0, w1
 2b8:	ldrb	w1, [x20, #1848]
 2bc:	ubfiz	w1, w1, #3, #5
 2c0:	orr	w0, w0, w1
 2c4:	ldrb	w1, [x19, #24]
 2c8:	bfxil	w1, w0, #0, #4
 2cc:	strb	w1, [x19, #24]
 2d0:	ldrb	w1, [x20, #2248]
 2d4:	ldrb	w0, [x20, #2048]
 2d8:	ubfiz	w1, w1, #14, #2
 2dc:	orr	w1, w1, w0, lsl #6
 2e0:	ldrh	w0, [x20, #2120]
 2e4:	cmp	w0, #0x0
 2e8:	cset	w0, ne  // ne = any
 2ec:	orr	w0, w1, w0, lsl #15
 2f0:	ldrh	w1, [x19, #24]
 2f4:	and	w1, w1, #0x3f
 2f8:	orr	w0, w0, w1
 2fc:	strh	w0, [x19, #24]
 300:	ldrb	w1, [x20, #3256]
 304:	ldr	w0, [x20, #2448]
 308:	str	w0, [x19, #52]
 30c:	ldrb	w0, [x20, #3056]
 310:	ubfiz	w1, w1, #1, #7
 314:	ubfiz	w0, w0, #4, #4
 318:	orr	w0, w0, w1
 31c:	ldrb	w1, [x20, #3456]
 320:	ubfiz	w1, w1, #5, #3
 324:	orr	w0, w0, w1
 328:	ldrb	w1, [x20, #3656]
 32c:	ubfiz	w1, w1, #6, #2
 330:	orr	w0, w0, w1
 334:	mov	w1, #0x72                  	// #114
 338:	and	w0, w0, w1
 33c:	ldrb	w1, [x19, #26]
 340:	and	w1, w1, w2
 344:	orr	w0, w0, w1
 348:	strb	w0, [x19, #26]
 34c:	mov	x0, x22
 350:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 354:	ldrb	w2, [x20, #3856]
 358:	ldrb	w0, [x20, #4056]
 35c:	adrp	x20, 0 <_ZN3lld24getRelocModelFromCMModelEv>
 360:	add	x20, x20, #0x0
 364:	orr	w0, w2, w0, lsl #7
 368:	mov	w2, #0xfffffd7e            	// #-642
 36c:	ldur	w1, [x20, #-96]
 370:	str	w1, [sp, #100]
 374:	ldrb	w1, [x20, #104]
 378:	ubfiz	w1, w1, #9, #7
 37c:	orr	w0, w0, w1
 380:	mov	w1, #0x281                 	// #641
 384:	and	w0, w0, w1
 388:	ldrh	w1, [sp, #96]
 38c:	and	w1, w1, w2
 390:	orr	w0, w0, w1
 394:	add	x1, x20, #0x130
 398:	strh	w0, [sp, #96]
 39c:	mov	x0, x23
 3a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3a4:	ldrb	w4, [x20, #560]
 3a8:	ldrb	w0, [sp, #96]
 3ac:	ldrb	w3, [x20, #760]
 3b0:	ldrb	w1, [x20, #960]
 3b4:	bfi	w0, w4, #2, #1
 3b8:	bfi	w0, w3, #3, #1
 3bc:	bfi	w0, w1, #4, #1
 3c0:	strb	w0, [sp, #96]
 3c4:	and	x5, x0, #0x1
 3c8:	ubfx	x2, x0, #1, #1
 3cc:	ubfiz	w2, w2, #1, #15
 3d0:	orr	w2, w2, w5
 3d4:	orr	w2, w2, w4, lsl #2
 3d8:	orr	w3, w2, w3, lsl #3
 3dc:	ubfx	x2, x0, #5, #1
 3e0:	orr	w1, w3, w1, lsl #4
 3e4:	ubfiz	w2, w2, #5, #11
 3e8:	orr	w1, w1, w2
 3ec:	ubfx	x2, x0, #6, #1
 3f0:	ubfx	x0, x0, #7, #1
 3f4:	and	w0, w0, #0xff
 3f8:	ubfiz	w2, w2, #6, #10
 3fc:	orr	w1, w1, w2
 400:	ubfiz	w0, w0, #7, #9
 404:	orr	w0, w1, w0
 408:	ldrb	w1, [sp, #97]
 40c:	and	x2, x1, #0x1
 410:	ubfiz	w2, w2, #8, #8
 414:	orr	w0, w0, w2
 418:	ubfx	x2, x1, #1, #1
 41c:	ubfiz	w2, w2, #9, #7
 420:	orr	w0, w0, w2
 424:	ubfx	x2, x1, #2, #1
 428:	ubfx	x1, x1, #3, #1
 42c:	ubfiz	w2, w2, #10, #6
 430:	orr	w0, w0, w2
 434:	ubfiz	w1, w1, #11, #5
 438:	orr	w0, w0, w1
 43c:	ldrh	w1, [x19, #56]
 440:	bfxil	w1, w0, #0, #12
 444:	ldr	w0, [sp, #100]
 448:	strh	w1, [x19, #56]
 44c:	mov	x1, x23
 450:	str	w0, [x21, #4]
 454:	add	x21, x22, #0x28
 458:	add	x0, x19, #0x40
 45c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 460:	mov	x1, x21
 464:	add	x0, x19, #0x60
 468:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 46c:	ldp	x3, x2, [x19, #128]
 470:	add	x0, sp, #0x48
 474:	ldr	x4, [sp, #168]
 478:	str	x4, [x19, #128]
 47c:	ldr	x4, [sp, #176]
 480:	str	x4, [x19, #136]
 484:	ldr	x1, [x19, #144]
 488:	stp	x3, x2, [sp, #72]
 48c:	ldr	x4, [sp, #184]
 490:	str	x4, [x19, #144]
 494:	str	x1, [sp, #88]
 498:	stp	xzr, xzr, [sp, #168]
 49c:	str	xzr, [sp, #184]
 4a0:	bl	0 <_ZN3lld24getRelocModelFromCMModelEv>
 4a4:	add	x0, x22, #0x48
 4a8:	bl	0 <_ZN3lld24getRelocModelFromCMModelEv>
 4ac:	mov	x0, x21
 4b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 4b4:	mov	x0, x23
 4b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 4bc:	ldr	w0, [x20, #1160]
 4c0:	ldp	x21, x22, [sp, #32]
 4c4:	ldp	x23, x24, [sp, #48]
 4c8:	str	w0, [x19, #36]
 4cc:	ldr	w0, [x20, #1768]
 4d0:	str	w0, [x19, #40]
 4d4:	ldr	w0, [x20, #2376]
 4d8:	str	w0, [x19, #44]
 4dc:	mov	x0, x19
 4e0:	ldp	x19, x20, [sp, #16]
 4e4:	ldp	x29, x30, [sp], #192
 4e8:	ret

00000000000004ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>:
 4ec:	stp	x29, x30, [sp, #-32]!
 4f0:	mov	x29, sp
 4f4:	stp	x19, x20, [sp, #16]
 4f8:	mov	x20, x0
 4fc:	add	x0, x0, #0x10
 500:	mov	x19, x1
 504:	str	x0, [x20]
 508:	cbz	x1, 530 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x44>
 50c:	mov	x0, x1
 510:	bl	0 <strlen>
 514:	add	x2, x19, x0
 518:	mov	x1, x19
 51c:	mov	x0, x20
 520:	ldp	x19, x20, [sp, #16]
 524:	mov	w3, #0x0                   	// #0
 528:	ldp	x29, x30, [sp], #32
 52c:	b	0 <_ZN3lld24getRelocModelFromCMModelEv>
 530:	mov	x2, #0xffffffffffffffff    	// #-1
 534:	b	518 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x2c>

0000000000000538 <_ZN3lld9getCPUStrB5cxx11Ev>:
 538:	stp	x29, x30, [sp, #-32]!
 53c:	adrp	x1, 0 <_ZN3lld24getRelocModelFromCMModelEv>
 540:	add	x1, x1, #0x0
 544:	mov	x29, sp
 548:	stp	x19, x20, [sp, #16]
 54c:	adrp	x20, 0 <_ZN3lld24getRelocModelFromCMModelEv>
 550:	add	x20, x20, #0x0
 554:	add	x20, x20, #0xba8
 558:	mov	x19, x8
 55c:	mov	x0, x20
 560:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 564:	cbnz	w0, 5a8 <_ZN3lld9getCPUStrB5cxx11Ev+0x70>
 568:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 56c:	add	x2, x19, #0x10
 570:	str	x2, [x19]
 574:	cbnz	x0, 590 <_ZN3lld9getCPUStrB5cxx11Ev+0x58>
 578:	str	xzr, [x19, #8]
 57c:	strb	wzr, [x19, #16]
 580:	mov	x0, x19
 584:	ldp	x19, x20, [sp, #16]
 588:	ldp	x29, x30, [sp], #32
 58c:	ret
 590:	add	x2, x0, x1
 594:	mov	w3, #0x0                   	// #0
 598:	mov	x1, x0
 59c:	mov	x0, x19
 5a0:	bl	0 <_ZN3lld24getRelocModelFromCMModelEv>
 5a4:	b	580 <_ZN3lld9getCPUStrB5cxx11Ev+0x48>
 5a8:	mov	x1, x20
 5ac:	mov	x0, x19
 5b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 5b4:	b	580 <_ZN3lld9getCPUStrB5cxx11Ev+0x48>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, #0x0                   	// #0
  10:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x0, #16]
   8:	add	x1, x1, #0x20
   c:	cmp	x0, x1
  10:	b.eq	18 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x18>  // b.none
  14:	b	0 <free>
  18:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x1a0                 	// #416
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  24:	cbz	x2, 4c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x4c>
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	ldr	x1, [x1, #8]
  34:	ldr	x0, [x3, #8]
  38:	bl	0 <memcmp>
  3c:	cmp	w0, #0x0
  40:	cset	w0, ne  // ne = any
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	mov	w0, #0x0                   	// #0
  50:	ret
  54:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #160]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x21, x22, [x19, #136]
  2c:	cmp	x21, x22
  30:	b.eq	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>  // b.none
  34:	mov	x20, x21
  38:	mov	x0, x20
  3c:	add	x20, x20, #0x20
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  44:	cmp	x22, x20
  48:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  4c:	str	x21, [x19, #144]
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x21, x22, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	ldr	w1, [x0, #136]
   c:	add	x3, x0, #0x90
  10:	b.ne	28 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x28>  // b.any
  14:	ldrb	w2, [x3, #12]
  18:	cbz	w2, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  1c:	ldr	w2, [x3, #8]
  20:	cmp	w1, w2
  24:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  28:	stp	x29, x30, [sp, #-32]!
  2c:	adrp	x2, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  30:	mov	x29, sp
  34:	ldr	x2, [x2]
  38:	str	w1, [sp, #24]
  3c:	mov	x1, x0
  40:	add	x0, x0, #0xa0
  44:	add	x2, x2, #0x10
  48:	str	x2, [sp, #16]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [sp, #28]
  54:	add	x2, sp, #0x10
  58:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	orr	x0, x0, x0, lsr #1
   4:	orr	x0, x0, x0, lsr #2
   8:	orr	x0, x0, x0, lsr #4
   c:	orr	x0, x0, x0, lsr #8
  10:	orr	x0, x0, x0, lsr #16
  14:	orr	x0, x0, x0, lsr #32
  18:	add	x0, x0, #0x1
  1c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x0, x19
  14:	bl	0 <malloc>
  18:	mov	x20, x0
  1c:	cbnz	x0, 34 <_ZN4llvm11safe_mallocEm+0x34>
  20:	cbz	x19, 44 <_ZN4llvm11safe_mallocEm+0x44>
  24:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  28:	mov	w1, #0x1                   	// #1
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	mov	x0, x20
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x19, #0x1                   	// #1
  48:	b	10 <_ZN4llvm11safe_mallocEm+0x10>

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	ldr	w2, [x0, #12]
   4:	cmp	x1, x2
   8:	b.ls	34 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x34>  // b.plast
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  14:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x43                  	// #67
  30:	bl	0 <__assert_fail>
  34:	str	w1, [x0, #8]
  38:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD1Ev>:
   0:	ldr	x3, [x0, #16]
   4:	mov	x1, x0
   8:	cbz	x3, 18 <_ZNSt14_Function_baseD1Ev+0x18>
   c:	mov	x16, x3
  10:	mov	w2, #0x3                   	// #3
  14:	br	x16
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	ldr	x3, [x0, #8]
   4:	cmp	x3, x2
   8:	b.ne	30 <_ZNK4llvm9StringRef6equalsES0_+0x30>  // b.any
   c:	cbz	x3, 38 <_ZNK4llvm9StringRef6equalsES0_+0x38>
  10:	stp	x29, x30, [sp, #-16]!
  14:	mov	x29, sp
  18:	ldr	x0, [x0]
  1c:	bl	0 <memcmp>
  20:	cmp	w0, #0x0
  24:	cset	w0, eq  // eq = none
  28:	ldp	x29, x30, [sp], #16
  2c:	ret
  30:	mov	w0, #0x0                   	// #0
  34:	ret
  38:	mov	w0, #0x1                   	// #1
  3c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	ldrb	w1, [x0, #17]
   4:	cmp	w1, #0x1
   8:	b.ne	1c <_ZNK4llvm5Twine7isUnaryEv+0x1c>  // b.any
   c:	ldrb	w0, [x0, #16]
  10:	cmp	w0, #0x1
  14:	cset	w0, hi  // hi = pmore
  18:	ret
  1c:	mov	w0, #0x0                   	// #0
  20:	b	18 <_ZNK4llvm5Twine7isUnaryEv+0x18>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w2, #0x101                 	// #257
   8:	mov	x29, sp
   c:	strh	w2, [x0, #16]
  10:	ldrb	w2, [x1]
  14:	stp	xzr, xzr, [x0]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	bl	0 <_ZN4llvm5TwineC1EPKc>
  2c:	tst	w0, #0xff
  30:	b.ne	54 <_ZN4llvm5TwineC1EPKc+0x54>  // b.any
  34:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKc>
  38:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKc>
  3c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  40:	add	x3, x3, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x0, x0, #0x0
  4c:	mov	w2, #0x112                 	// #274
  50:	bl	0 <__assert_fail>
  54:	ldp	x29, x30, [sp], #16
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w4, #0x503                 	// #1283
   8:	mov	x29, sp
   c:	stp	x1, x2, [x0]
  10:	strh	w4, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  18:	tst	w0, #0xff
  1c:	b.ne	40 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE+0x40>  // b.any
  20:	adrp	x3, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  24:	adrp	x1, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  28:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x169                 	// #361
  3c:	bl	0 <__assert_fail>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x23, [sp, #48]
   c:	ldrb	w23, [x0, #16]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	stp	x21, x22, [sp, #32]
  1c:	cbz	w23, 2c <_ZNK4llvm5Twine6concatERKS0_+0x2c>
  20:	ldrb	w22, [x1, #16]
  24:	mov	x20, x1
  28:	cbnz	w22, 4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  2c:	mov	w0, #0x100                 	// #256
  30:	stp	xzr, xzr, [x19]
  34:	strh	w0, [x19, #16]
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x21, x22, [sp, #32]
  40:	ldr	x23, [sp, #48]
  44:	ldp	x29, x30, [sp], #64
  48:	ret
  4c:	cmp	w23, #0x1
  50:	b.ne	68 <_ZNK4llvm5Twine6concatERKS0_+0x68>  // b.any
  54:	ldp	x0, x1, [x1]
  58:	stp	x0, x1, [x8]
  5c:	ldr	x0, [x20, #16]
  60:	str	x0, [x19, #16]
  64:	b	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>
  68:	mov	x21, x0
  6c:	cmp	w22, #0x1
  70:	b.ne	84 <_ZNK4llvm5Twine6concatERKS0_+0x84>  // b.any
  74:	ldp	x0, x1, [x0]
  78:	stp	x0, x1, [x8]
  7c:	ldr	x0, [x21, #16]
  80:	b	60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  84:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  88:	tst	w0, #0xff
  8c:	b.eq	e4 <_ZNK4llvm5Twine6concatERKS0_+0xe4>  // b.none
  90:	ldr	x21, [x21]
  94:	mov	x0, x20
  98:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  9c:	tst	w0, #0xff
  a0:	b.eq	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>  // b.none
  a4:	ldr	x20, [x20]
  a8:	stp	x21, x20, [x19]
  ac:	mov	x0, x19
  b0:	strb	w23, [x19, #16]
  b4:	strb	w22, [x19, #17]
  b8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  bc:	tst	w0, #0xff
  c0:	b.ne	38 <_ZNK4llvm5Twine6concatERKS0_+0x38>  // b.any
  c4:	adrp	x3, 0 <_ZNK4llvm5Twine6concatERKS0_>
  c8:	adrp	x1, 0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	adrp	x0, 0 <_ZNK4llvm5Twine6concatERKS0_>
  d0:	add	x3, x3, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x0, x0, #0x0
  dc:	mov	w2, #0xb8                  	// #184
  e0:	bl	0 <__assert_fail>
  e4:	mov	w23, #0x2                   	// #2
  e8:	b	94 <_ZNK4llvm5Twine6concatERKS0_+0x94>
  ec:	mov	w22, #0x2                   	// #2
  f0:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	ubfiz	x1, x1, #16, #3
   4:	ubfiz	x2, x2, #21, #2
   8:	orr	x2, x2, x1
   c:	adrp	x3, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x1, [x0, #8]
  14:	stp	xzr, xzr, [x0, #16]
  18:	ldr	x3, [x3]
  1c:	and	x1, x1, #0x80000000
  20:	orr	x2, x2, x1
  24:	add	x1, x0, #0x50
  28:	add	x3, x3, #0x10
  2c:	stp	x3, x2, [x0]
  30:	adrp	x2, 0 <_ZN4llvm2cl15GeneralCategoryE>
  34:	str	x1, [x0, #64]
  38:	mov	x1, #0x100000000           	// #4294967296
  3c:	ldr	x2, [x2]
  40:	stp	x1, x2, [x0, #72]
  44:	add	x1, x0, #0x80
  48:	stp	xzr, xzr, [x0, #32]
  4c:	stp	xzr, xzr, [x0, #48]
  50:	str	xzr, [x0, #88]
  54:	stp	x1, x1, [x0, #96]
  58:	mov	x1, #0x1                   	// #1
  5c:	add	x0, x0, #0x40
  60:	str	x1, [x0, #48]
  64:	str	wzr, [x0, #56]
  68:	b	0 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	ldr	x1, [x1, #24]
  20:	str	x25, [sp, #64]
  24:	cbnz	x1, b0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb0>
  28:	ldr	x1, [x0]
  2c:	mov	x20, x0
  30:	add	x25, x19, #0x10
  34:	mov	w21, #0x0                   	// #0
  38:	ldr	x1, [x1, #16]
  3c:	blr	x1
  40:	mov	w24, w0
  44:	cmp	w24, w21
  48:	b.eq	b0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb0>  // b.none
  4c:	ldr	x0, [x20]
  50:	mov	w1, w21
  54:	ldr	x2, [x0, #24]
  58:	mov	x0, x20
  5c:	blr	x2
  60:	mov	x23, x0
  64:	mov	x22, x1
  68:	ldp	w1, w0, [x19, #8]
  6c:	cmp	w1, w0
  70:	b.cc	88 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x88>  // b.lo, b.ul, b.last
  74:	mov	x1, x25
  78:	mov	x0, x19
  7c:	mov	x3, #0x10                  	// #16
  80:	mov	x2, #0x0                   	// #0
  84:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  88:	ldr	x0, [x19]
  8c:	add	w21, w21, #0x1
  90:	ldr	w2, [x19, #8]
  94:	add	x2, x0, x2, lsl #4
  98:	mov	x0, x19
  9c:	stp	x23, x22, [x2]
  a0:	ldr	w1, [x19, #8]
  a4:	add	x1, x1, #0x1
  a8:	bl	0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ac:	b	44 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x23, x24, [sp, #48]
  bc:	ldr	x25, [sp, #64]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0]
  14:	str	x21, [sp, #32]
  18:	ldr	x21, [x0, #8]
  1c:	cmp	x21, x20
  20:	b.eq	34 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x34>  // b.none
  24:	mov	x0, x20
  28:	add	x20, x20, #0x20
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  30:	b	1c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x1c>
  34:	ldr	x0, [x19]
  38:	cbz	x0, 4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x4c>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldr	x21, [sp, #32]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC2ESt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x3, #0x400000000           	// #17179869184
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x1
  1c:	add	x1, x0, #0x10
  20:	stp	x1, x3, [x0]
  24:	mov	x3, #0x28                  	// #40
  28:	mul	x21, x2, x3
  2c:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  30:	movk	x2, #0xcccd
  34:	asr	x20, x21, #3
  38:	mul	x20, x20, x2
  3c:	cmp	x20, #0x4
  40:	b.ls	4c <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E+0x4c>  // b.plast
  44:	mov	x2, x20
  48:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  4c:	cbz	x21, 6c <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E+0x6c>
  50:	ldr	w4, [x19, #8]
  54:	mov	w0, #0x28                  	// #40
  58:	ldr	x3, [x19]
  5c:	mov	x2, x21
  60:	mov	x1, x22
  64:	umaddl	x0, w4, w0, x3
  68:	bl	0 <memcpy>
  6c:	ldr	w1, [x19, #8]
  70:	mov	x0, x19
  74:	ldp	x21, x22, [sp, #32]
  78:	add	x1, x1, x20
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	b	0 <_ZN4llvm11SmallVectorINS_2cl15OptionEnumValueELj4EEC1ESt16initializer_listIS2_E>

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6OptionD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	40 <_ZN4llvm2cl6OptionD1Ev+0x40>  // b.none
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <free>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	adrp	x1, 0 <_ZTVN4llvm2cl5aliasE>
   4:	ldr	x1, [x1]
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZN4llvm2cl5aliasD1Ev>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #168
  20:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #224
  20:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  24:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  28:	ldr	x0, [x0]
  2c:	add	x0, x0, #0x10
  30:	str	x0, [x19, #168]
  34:	add	x0, x19, #0xb0
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  3c:	add	x0, x19, #0x88
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	b	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x29, sp
   c:	ldr	x1, [x1]
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0], #192
  20:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  24:	ldr	x0, [x19, #160]
  28:	cbz	x0, 30 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x30>
  2c:	bl	0 <_ZdlPv>
  30:	add	x0, x19, #0x88
  34:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xe0                  	// #224
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	add	x0, x19, #0x240
  24:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  28:	add	x0, x19, #0xa0
  2c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x260                 	// #608
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6OptionD0Ev:

0000000000000000 <_ZN4llvm2cl6OptionD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl6OptionD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x88                  	// #136
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl11opt_storageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ELb1EEC2Ev:

0000000000000000 <_ZN4llvm2cl11opt_storageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ELb1EEC1Ev>:
   0:	add	x1, x0, #0x10
   4:	stp	x1, xzr, [x0]
   8:	add	x1, x0, #0x38
   c:	str	x1, [x0, #40]
  10:	adrp	x1, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  14:	strb	wzr, [x0, #16]
  18:	ldr	x1, [x1]
  1c:	str	xzr, [x0, #48]
  20:	strb	wzr, [x0, #56]
  24:	add	x1, x1, #0x10
  28:	str	x1, [x0, #32]
  2c:	strb	wzr, [x0, #72]
  30:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x29, sp
   8:	ldp	x6, x7, [x0]
   c:	stp	x6, x7, [sp, #32]
  10:	ldp	x6, x7, [x0, #16]
  14:	stp	x6, x7, [sp, #48]
  18:	ldr	x0, [x0, #32]
  1c:	str	x0, [sp, #64]
  20:	ldp	x6, x7, [x1]
  24:	stp	x6, x7, [sp, #72]
  28:	ldr	x0, [x1, #32]
  2c:	str	x0, [sp, #104]
  30:	ldp	x6, x7, [x1, #16]
  34:	str	x19, [sp, #16]
  38:	ldp	x0, x1, [x2]
  3c:	stp	x0, x1, [sp, #112]
  40:	mov	x19, x8
  44:	ldp	x0, x1, [x2, #16]
  48:	stp	x0, x1, [sp, #128]
  4c:	ldr	x0, [x2, #32]
  50:	str	x0, [sp, #144]
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [sp, #152]
  5c:	mov	x2, #0x6                   	// #6
  60:	ldp	x0, x1, [x3, #16]
  64:	stp	x0, x1, [sp, #168]
  68:	ldr	x0, [x3, #32]
  6c:	str	x0, [sp, #184]
  70:	ldp	x0, x1, [x4]
  74:	stp	x0, x1, [sp, #192]
  78:	ldp	x0, x1, [x4, #16]
  7c:	stp	x6, x7, [sp, #88]
  80:	stp	x0, x1, [sp, #208]
  84:	ldr	x0, [x4, #32]
  88:	str	x0, [sp, #224]
  8c:	ldp	x0, x1, [x5]
  90:	stp	x0, x1, [sp, #232]
  94:	ldp	x0, x1, [x5, #16]
  98:	stp	x0, x1, [sp, #248]
  9c:	ldr	x0, [x5, #32]
  a0:	add	x1, sp, #0x20
  a4:	str	x0, [sp, #264]
  a8:	mov	x0, x8
  ac:	bl	0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
  b0:	mov	x0, x19
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #272
  bc:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldp	x4, x5, [x0]
   c:	stp	x4, x5, [sp, #40]
  10:	ldp	x4, x5, [x0, #16]
  14:	stp	x4, x5, [sp, #56]
  18:	ldp	x4, x5, [x1]
  1c:	stp	x4, x5, [sp, #80]
  20:	ldp	x4, x5, [x1, #16]
  24:	stp	x4, x5, [sp, #96]
  28:	ldr	x0, [x0, #32]
  2c:	str	x0, [sp, #72]
  30:	ldr	x0, [x1, #32]
  34:	str	x0, [sp, #112]
  38:	ldp	x0, x1, [x2]
  3c:	stp	x0, x1, [sp, #120]
  40:	ldp	x0, x1, [x2, #16]
  44:	stp	x0, x1, [sp, #136]
  48:	ldr	x0, [x2, #32]
  4c:	add	x1, sp, #0x28
  50:	mov	x2, #0x3                   	// #3
  54:	str	x19, [sp, #16]
  58:	mov	x19, x8
  5c:	str	x0, [sp, #152]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>
  68:	mov	x0, x19
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #160
  74:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED1Ev>:
   0:	mov	x1, x0
   4:	ldr	x0, [x1], #16
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	b.eq	50 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x50>  // b.none
  1c:	ldr	w20, [x0, #8]
  20:	mov	x21, x1
  24:	ldr	w22, [x1, #8]
  28:	cmp	x22, x20
  2c:	b.hi	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>  // b.pmore
  30:	cbz	x22, 44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>
  34:	ldr	x0, [x0]
  38:	lsl	x2, x22, #3
  3c:	ldr	x1, [x1]
  40:	bl	0 <memmove>
  44:	mov	x1, x22
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  50:	mov	x0, x19
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	ldr	w1, [x0, #12]
  68:	cmp	x22, x1
  6c:	b.ls	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.plast
  70:	mov	x20, #0x0                   	// #0
  74:	mov	x1, #0x0                   	// #0
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  7c:	mov	x2, x22
  80:	add	x1, x19, #0x10
  84:	mov	x0, x19
  88:	mov	x3, #0x8                   	// #8
  8c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  90:	ldr	x4, [x21]
  94:	lsl	x0, x20, #3
  98:	ldr	w3, [x21, #8]
  9c:	add	x1, x4, x20, lsl #3
  a0:	lsl	x2, x3, #3
  a4:	add	x3, x4, x3, lsl #3
  a8:	cmp	x1, x3
  ac:	b.eq	44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>  // b.none
  b0:	ldr	x3, [x19]
  b4:	sub	x2, x2, x0
  b8:	add	x0, x3, x0
  bc:	bl	0 <memcpy>
  c0:	b	44 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x44>
  c4:	cbz	x20, 90 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x90>
  c8:	ldr	x1, [x21]
  cc:	lsl	x2, x20, #3
  d0:	ldr	x0, [x0]
  d4:	bl	0 <memmove>
  d8:	b	90 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x90>

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #24]
  14:	str	x21, [sp, #32]
  18:	cbnz	x0, 4c <_ZN4llvm2cl5alias4doneEv+0x4c>
  1c:	add	x20, sp, #0x38
  20:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  24:	mov	x0, x20
  28:	add	x1, x1, #0x0
  2c:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  30:	bl	0 <_ZN4llvm4errsEv>
  34:	mov	x4, x0
  38:	mov	x1, x20
  3c:	mov	x0, x19
  40:	mov	x2, #0x0                   	// #0
  44:	mov	x3, #0x0                   	// #0
  48:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  4c:	ldr	x0, [x19, #136]
  50:	cbnz	x0, 84 <_ZN4llvm2cl5alias4doneEv+0x84>
  54:	add	x20, sp, #0x38
  58:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  5c:	mov	x0, x20
  60:	add	x1, x1, #0x0
  64:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  68:	bl	0 <_ZN4llvm4errsEv>
  6c:	mov	x4, x0
  70:	mov	x1, x20
  74:	mov	x0, x19
  78:	mov	x2, #0x0                   	// #0
  7c:	mov	x3, #0x0                   	// #0
  80:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  84:	add	x21, x19, #0x58
  88:	ldp	w1, w0, [x21, #28]
  8c:	cmp	w1, w0
  90:	b.eq	c4 <_ZN4llvm2cl5alias4doneEv+0xc4>  // b.none
  94:	add	x20, sp, #0x38
  98:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  9c:	mov	x0, x20
  a0:	add	x1, x1, #0x0
  a4:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  a8:	bl	0 <_ZN4llvm4errsEv>
  ac:	mov	x4, x0
  b0:	mov	x1, x20
  b4:	mov	x0, x19
  b8:	mov	x2, #0x0                   	// #0
  bc:	mov	x3, #0x0                   	// #0
  c0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  c4:	ldr	x1, [x19, #136]
  c8:	cmp	x1, x19
  cc:	b.eq	dc <_ZN4llvm2cl5alias4doneEv+0xdc>  // b.none
  d0:	add	x1, x1, #0x58
  d4:	mov	x0, x21
  d8:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  dc:	ldr	x1, [x19, #136]
  e0:	add	x0, x19, #0x40
  e4:	add	x1, x1, #0x40
  e8:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldr	x21, [sp, #32]
  fc:	ldp	x29, x30, [sp], #80
 100:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	ldp	x3, x1, [x1]
   4:	stp	x3, x1, [x0, #32]
   8:	ldr	x1, [x2]
   c:	ldrb	w2, [x1]
  10:	strb	w2, [x0, #136]
  14:	mov	w2, #0x1                   	// #1
  18:	strb	w2, [x0, #153]
  1c:	ldrb	w1, [x1]
  20:	strb	w1, [x0, #152]
  24:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x2
  14:	mov	w2, #0x0                   	// #0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x3
  20:	mov	x22, x1
  24:	mov	w1, #0x0                   	// #0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x19, #136]
  30:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	mov	x1, x22
  38:	ldr	x0, [x0]
  3c:	add	x0, x0, #0x10
  40:	str	x0, [x19, #144]
  44:	mov	w0, #0x100                 	// #256
  48:	strh	w0, [x19, #152]
  4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  50:	ldr	x0, [x0]
  54:	add	x0, x0, #0x10
  58:	str	x0, [x19]
  5c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  60:	ldr	x0, [x0]
  64:	add	x0, x0, #0x10
  68:	str	x0, [x19, #160]
  6c:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x0, [x0]
  74:	str	x0, [x19, #192]
  78:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  7c:	ldr	x0, [x0]
  80:	str	x0, [x19, #184]
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  8c:	ldp	x1, x2, [sp, #48]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  98:	mov	x2, x21
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	add	x19, sp, #0x20
  14:	ldp	x3, x0, [x1]
  18:	ldr	x1, [x2]
  1c:	stp	x3, x0, [x20, #32]
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_4descEJNS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  28:	mov	x1, x19
  2c:	mov	x0, x20
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEE15setInitialValueERKS7_>
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	adrp	x24, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	w21, [x0, #8]
  18:	ldr	x22, [x24]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x28, x1
  24:	ldr	x4, [x0]
  28:	mov	w0, #0x28                  	// #40
  2c:	add	x22, x22, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x27, x4
  38:	umaddl	x21, w21, w0, x4
  3c:	add	x0, sp, #0xa0
  40:	stp	x25, x26, [sp, #64]
  44:	str	x0, [sp, #128]
  48:	cmp	x21, x27
  4c:	b.eq	1e4 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x1e4>  // b.none
  50:	ldp	x19, x0, [x27]
  54:	stp	x19, x0, [sp, #168]
  58:	add	x23, x28, #0xa0
  5c:	ldp	x0, x1, [x27, #16]
  60:	stp	x0, x1, [sp, #184]
  64:	ldr	w1, [x27, #16]
  68:	ldr	x20, [sp, #176]
  6c:	str	w1, [sp, #124]
  70:	ldr	x0, [x27, #32]
  74:	mov	x2, x20
  78:	ldr	x1, [sp, #192]
  7c:	str	x1, [sp, #104]
  80:	mov	x1, x19
  84:	str	x0, [sp, #112]
  88:	str	x0, [sp, #200]
  8c:	mov	x0, x23
  90:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  94:	ldr	w1, [x28, #184]
  98:	cmp	w0, w1
  9c:	b.eq	c0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0xc0>  // b.none
  a0:	adrp	x3, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  a4:	adrp	x1, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  a8:	adrp	x0, 0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  ac:	add	x3, x3, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x0, x0, #0x0
  b8:	mov	w2, #0x355                 	// #853
  bc:	bl	0 <__assert_fail>
  c0:	ldr	w1, [x28, #188]
  c4:	add	x26, x28, #0xb0
  c8:	cmp	w0, w1
  cc:	b.cc	178 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x178>  // b.lo, b.ul, b.last
  d0:	mov	w0, w1
  d4:	add	x0, x0, #0x2
  d8:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  dc:	mov	x1, #0xffffffff            	// #4294967295
  e0:	cmp	x0, x1
  e4:	stp	x0, x1, [sp, #152]
  e8:	add	x0, sp, #0x98
  ec:	ldr	x1, [sp, #128]
  f0:	csel	x0, x0, x1, ls  // ls = plast
  f4:	mov	x1, #0x30                  	// #48
  f8:	ldr	x25, [x0]
  fc:	mul	x0, x25, x1
 100:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
 104:	mov	x5, x0
 108:	ldr	w8, [x28, #184]
 10c:	mov	x2, x0
 110:	ldr	x0, [x28, #176]
 114:	mov	x1, #0x30                  	// #48
 118:	madd	x8, x8, x1, x0
 11c:	mov	x1, x0
 120:	cmp	x8, x1
 124:	b.eq	158 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x158>  // b.none
 128:	ldp	x6, x7, [x1]
 12c:	stp	x6, x7, [x2]
 130:	add	x1, x1, #0x30
 134:	ldp	x6, x7, [x1, #-32]
 138:	stp	x6, x7, [x2, #16]
 13c:	ldur	w6, [x1, #-8]
 140:	str	w6, [x2, #40]
 144:	add	x2, x2, #0x30
 148:	ldurb	w6, [x1, #-4]
 14c:	stur	x22, [x2, #-16]
 150:	sturb	w6, [x2, #-4]
 154:	b	120 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x120>
 158:	add	x1, x28, #0xc0
 15c:	cmp	x0, x1
 160:	b.eq	170 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x170>  // b.none
 164:	str	x5, [sp, #136]
 168:	bl	0 <free>
 16c:	ldr	x5, [sp, #136]
 170:	str	x5, [x28, #176]
 174:	str	w25, [x28, #188]
 178:	ldr	w1, [x28, #184]
 17c:	mov	w2, #0x30                  	// #48
 180:	ldr	x5, [x28, #176]
 184:	add	x27, x27, #0x28
 188:	ldr	w3, [sp, #124]
 18c:	umull	x2, w1, w2
 190:	mov	w1, w1
 194:	add	x1, x1, #0x1
 198:	add	x0, x5, x2
 19c:	str	x19, [x5, x2]
 1a0:	mov	w5, #0x1                   	// #1
 1a4:	ldr	x2, [sp, #104]
 1a8:	stp	x20, x2, [x0, #8]
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	x2, [x24]
 1b8:	str	w3, [x0, #40]
 1bc:	strb	w5, [x0, #44]
 1c0:	add	x2, x2, #0x10
 1c4:	str	x2, [x0, #32]
 1c8:	mov	x0, x26
 1cc:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
 1d0:	ldr	x0, [x23, #8]
 1d4:	mov	x1, x19
 1d8:	mov	x2, x20
 1dc:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1e0:	b	48 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x48>
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x21, x22, [sp, #32]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldp	x27, x28, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #208
 1fc:	ret

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa60
       4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	add	x1, x1, #0x0
       c:	stp	x29, x30, [sp]
      10:	mov	x29, sp
      14:	stp	x27, x28, [sp, #80]
      18:	add	x28, sp, #0x8e8
      1c:	mov	x0, x28
      20:	stp	x19, x20, [sp, #16]
      24:	adrp	x20, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      28:	add	x20, x20, #0x0
      2c:	stp	x21, x22, [sp, #32]
      30:	adrp	x22, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      34:	adrp	x21, 0 <_ZTVN4llvm2cl6parserIbEE>
      38:	stp	x23, x24, [sp, #48]
      3c:	adrp	x23, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      40:	add	x19, x20, #0xe88
      44:	stp	x25, x26, [sp, #64]
      48:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      4c:	mov	x0, x19
      50:	ldr	x4, [sp, #2280]
      54:	mov	w2, #0x0                   	// #0
      58:	mov	w1, #0x0                   	// #0
      5c:	adrp	x25, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      60:	adrp	x24, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      64:	str	x4, [sp, #112]
      68:	ldr	x26, [sp, #2288]
      6c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      70:	ldr	x21, [x21]
      74:	mov	w0, #0x100                 	// #256
      78:	ldr	x23, [x23]
      7c:	strb	wzr, [x20, #3856]
      80:	ldr	x22, [x22]
      84:	add	x23, x23, #0x10
      88:	ldr	x25, [x25]
      8c:	add	x22, x22, #0x10
      90:	ldr	x24, [x24]
      94:	str	x22, [x20, #3720]
      98:	str	x23, [x20, #3864]
      9c:	add	x27, sp, #0x998
      a0:	strh	w0, [x20, #3872]
      a4:	add	x0, x21, #0x10
      a8:	str	x0, [x20, #3880]
      ac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      b0:	str	x24, [x20, #3904]
      b4:	add	x1, x1, #0x0
      b8:	str	x25, [x20, #3912]
      bc:	str	x0, [sp, #104]
      c0:	mov	x0, x27
      c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      c8:	add	x0, sp, #0x8c0
      cc:	ldp	x1, x2, [x0, #216]
      d0:	mov	x0, x19
      d4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
      d8:	str	x26, [x20, #3760]
      dc:	ldr	x4, [sp, #112]
      e0:	str	x4, [x20, #3752]
      e4:	mov	x0, x19
      e8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
      ec:	adrp	x3, 0 <__dso_handle>
      f0:	add	x21, x3, #0x0
      f4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      f8:	mov	x2, x21
      fc:	add	x26, x4, #0x0
     100:	mov	x1, x19
     104:	mov	x0, x26
     108:	bl	0 <__cxa_atexit>
     10c:	mov	x0, x28
     110:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     114:	add	x1, x1, #0x0
     118:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     11c:	ldr	x6, [sp, #2280]
     120:	add	x19, x20, #0xf50
     124:	ldr	x5, [sp, #2288]
     128:	mov	x0, x19
     12c:	mov	w2, #0x0                   	// #0
     130:	mov	w1, #0x0                   	// #0
     134:	str	x5, [sp, #112]
     138:	str	x6, [sp, #144]
     13c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     140:	mov	w0, #0x100                 	// #256
     144:	strh	w0, [x20, #4072]
     148:	ldr	x0, [sp, #104]
     14c:	str	x22, [x20, #3920]
     150:	strb	wzr, [x20, #4056]
     154:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     158:	str	x23, [x20, #4064]
     15c:	add	x1, x1, #0x0
     160:	str	x0, [x20, #4080]
     164:	mov	x0, x27
     168:	str	x24, [x20, #4104]
     16c:	str	x25, [x20, #4112]
     170:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     174:	add	x0, sp, #0x8c0
     178:	ldp	x1, x2, [x0, #216]
     17c:	mov	x0, x19
     180:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     184:	ldr	x5, [sp, #112]
     188:	str	x5, [x20, #3960]
     18c:	ldr	x6, [sp, #144]
     190:	str	x6, [x20, #3952]
     194:	mov	x0, x19
     198:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     19c:	mov	x2, x21
     1a0:	mov	x1, x19
     1a4:	mov	x0, x26
     1a8:	bl	0 <__cxa_atexit>
     1ac:	mov	x0, x28
     1b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1b4:	add	x1, x1, #0x0
     1b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1bc:	ldr	x7, [sp, #2280]
     1c0:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1c4:	ldr	x6, [sp, #2288]
     1c8:	add	x19, x5, #0x0
     1cc:	sub	x20, x19, #0xe8
     1d0:	mov	w2, #0x0                   	// #0
     1d4:	mov	x0, x20
     1d8:	mov	w1, #0x0                   	// #0
     1dc:	str	x7, [sp, #128]
     1e0:	str	x6, [sp, #144]
     1e4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1ec:	mov	w8, #0x1                   	// #1
     1f0:	stur	wzr, [x19, #-96]
     1f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f8:	ldr	x0, [x0]
     1fc:	stur	wzr, [x19, #-80]
     200:	sturb	w8, [x19, #-76]
     204:	add	x1, x1, #0x0
     208:	add	x0, x0, #0x10
     20c:	stur	x0, [x19, #-88]
     210:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     214:	str	w8, [sp, #112]
     218:	ldr	x0, [x0]
     21c:	add	x0, x0, #0x10
     220:	stur	x0, [x19, #-232]
     224:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIiEE>
     228:	ldr	x0, [x0]
     22c:	add	x0, x0, #0x10
     230:	stur	x0, [x19, #-72]
     234:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     238:	ldr	x0, [x0]
     23c:	stur	x0, [x19, #-40]
     240:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     244:	ldr	x0, [x0]
     248:	stur	x0, [x19, #-48]
     24c:	mov	x0, x27
     250:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     254:	add	x0, sp, #0x8c0
     258:	ldp	x1, x2, [x0, #216]
     25c:	mov	x0, x20
     260:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     264:	stur	wzr, [x19, #-96]
     268:	ldr	w8, [sp, #112]
     26c:	mov	x0, x20
     270:	ldr	x7, [sp, #128]
     274:	stur	wzr, [x19, #-80]
     278:	ldr	x6, [sp, #144]
     27c:	stp	x7, x6, [x19, #-200]
     280:	sturb	w8, [x19, #-76]
     284:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     288:	mov	x2, x21
     28c:	mov	x1, x20
     290:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     294:	add	x0, x0, #0x0
     298:	bl	0 <__cxa_atexit>
     29c:	sub	x20, x19, #0x20
     2a0:	mov	x0, x28
     2a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2a8:	add	x1, x1, #0x0
     2ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2b0:	ldr	x7, [sp, #2280]
     2b4:	mov	x0, x20
     2b8:	ldr	x6, [sp, #2288]
     2bc:	mov	w2, #0x0                   	// #0
     2c0:	mov	w1, #0x0                   	// #0
     2c4:	str	x6, [sp, #112]
     2c8:	str	x7, [sp, #144]
     2cc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2d0:	stur	x22, [x19, #-32]
     2d4:	mov	w0, #0x100                 	// #256
     2d8:	strh	w0, [x19, #120]
     2dc:	ldr	x0, [sp, #104]
     2e0:	strb	wzr, [x19, #104]
     2e4:	str	x23, [x19, #112]
     2e8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2ec:	str	x0, [x19, #128]
     2f0:	add	x1, x1, #0x0
     2f4:	stp	x24, x25, [x19, #152]
     2f8:	mov	x0, x27
     2fc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     300:	add	x0, sp, #0x8c0
     304:	ldp	x1, x2, [x0, #216]
     308:	mov	x0, x20
     30c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     310:	ldr	x6, [sp, #112]
     314:	mov	x0, x20
     318:	ldr	x7, [sp, #144]
     31c:	stp	x7, x6, [x19]
     320:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     324:	mov	x2, x21
     328:	mov	x1, x20
     32c:	mov	x0, x26
     330:	bl	0 <__cxa_atexit>
     334:	mov	x0, x28
     338:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     33c:	add	x1, x1, #0x0
     340:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     344:	ldr	x7, [sp, #2280]
     348:	add	x20, x19, #0x1a8
     34c:	ldr	x6, [sp, #2288]
     350:	mov	x0, x20
     354:	mov	w2, #0x0                   	// #0
     358:	mov	w1, #0x0                   	// #0
     35c:	str	x6, [sp, #112]
     360:	str	x7, [sp, #144]
     364:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     368:	mov	w0, #0x100                 	// #256
     36c:	strh	w0, [x19, #576]
     370:	ldr	x0, [sp, #104]
     374:	str	x22, [x19, #424]
     378:	strb	wzr, [x19, #560]
     37c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     380:	str	x23, [x19, #568]
     384:	add	x1, x1, #0x0
     388:	str	x0, [x19, #584]
     38c:	mov	x0, x27
     390:	str	x24, [x19, #608]
     394:	str	x25, [x19, #616]
     398:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     39c:	add	x0, sp, #0x8c0
     3a0:	ldp	x1, x2, [x0, #216]
     3a4:	mov	x0, x20
     3a8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     3ac:	ldr	x6, [sp, #112]
     3b0:	mov	x0, x20
     3b4:	ldr	x7, [sp, #144]
     3b8:	stp	x7, x6, [x19, #456]
     3bc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     3c0:	mov	x2, x21
     3c4:	mov	x1, x20
     3c8:	mov	x0, x26
     3cc:	bl	0 <__cxa_atexit>
     3d0:	mov	x0, x28
     3d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3d8:	add	x1, x1, #0x0
     3dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3e0:	ldr	x7, [sp, #2280]
     3e4:	add	x20, x19, #0x270
     3e8:	ldr	x6, [sp, #2288]
     3ec:	mov	x0, x20
     3f0:	mov	w2, #0x0                   	// #0
     3f4:	mov	w1, #0x0                   	// #0
     3f8:	str	x6, [sp, #112]
     3fc:	str	x7, [sp, #144]
     400:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     404:	mov	w0, #0x100                 	// #256
     408:	strh	w0, [x19, #776]
     40c:	ldr	x0, [sp, #104]
     410:	str	x22, [x19, #624]
     414:	strb	wzr, [x19, #760]
     418:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     41c:	str	x23, [x19, #768]
     420:	add	x1, x1, #0x0
     424:	str	x0, [x19, #784]
     428:	mov	x0, x27
     42c:	str	x24, [x19, #808]
     430:	str	x25, [x19, #816]
     434:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     438:	add	x0, sp, #0x8c0
     43c:	ldp	x1, x2, [x0, #216]
     440:	mov	x0, x20
     444:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     448:	ldr	x6, [sp, #112]
     44c:	str	x6, [x19, #664]
     450:	ldr	x7, [sp, #144]
     454:	str	x7, [x19, #656]
     458:	mov	x0, x20
     45c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     460:	mov	x2, x21
     464:	mov	x1, x20
     468:	mov	x0, x26
     46c:	bl	0 <__cxa_atexit>
     470:	add	x20, x19, #0xc20
     474:	mov	x0, x28
     478:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     47c:	add	x1, x1, #0x0
     480:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     484:	mov	w2, #0x1                   	// #1
     488:	mov	x0, x20
     48c:	mov	w1, #0x0                   	// #0
     490:	ldr	x22, [sp, #2280]
     494:	ldr	x21, [sp, #2288]
     498:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     49c:	adrp	x0, 0 <_ZTVN4llvm2cl5aliasE>
     4a0:	str	xzr, [x19, #3240]
     4a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4a8:	add	x1, x1, #0x0
     4ac:	ldr	x0, [x0]
     4b0:	add	x0, x0, #0x10
     4b4:	str	x0, [x19, #3104]
     4b8:	mov	x0, x27
     4bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4c0:	add	x0, sp, #0x8c0
     4c4:	ldp	x1, x2, [x0, #216]
     4c8:	mov	x0, x20
     4cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     4d0:	str	x22, [x19, #3136]
     4d4:	ldr	x0, [x19, #3240]
     4d8:	str	x21, [x19, #3144]
     4dc:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4e0:	mov	x19, x5
     4e4:	cbz	x0, 514 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x514>
     4e8:	mov	x0, x27
     4ec:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4f0:	add	x1, x1, #0x0
     4f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4f8:	bl	0 <_ZN4llvm4errsEv>
     4fc:	mov	x4, x0
     500:	mov	x1, x27
     504:	mov	x0, x20
     508:	mov	x2, #0x0                   	// #0
     50c:	mov	x3, #0x0                   	// #0
     510:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
     514:	add	x0, x19, #0x0
     518:	str	x0, [sp, #104]
     51c:	add	x19, x0, #0xc20
     520:	add	x23, x0, #0x400
     524:	add	x0, x0, #0x270
     528:	adrp	x21, 0 <__dso_handle>
     52c:	add	x21, x21, #0x0
     530:	add	x22, sp, #0x8e8
     534:	str	x0, [x19, #136]
     538:	mov	x0, x19
     53c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     540:	add	x26, sp, #0x8c0
     544:	mov	x2, x21
     548:	mov	x1, x19
     54c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     550:	add	x0, x0, #0x0
     554:	bl	0 <__cxa_atexit>
     558:	add	x19, sp, #0x998
     55c:	mov	x0, x22
     560:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     564:	add	x1, x1, #0x0
     568:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     56c:	ldr	x0, [sp, #104]
     570:	mov	w2, #0x0                   	// #0
     574:	mov	w1, #0x0                   	// #0
     578:	add	x20, x0, #0x338
     57c:	mov	x0, x20
     580:	ldr	x25, [sp, #2280]
     584:	ldr	x24, [sp, #2288]
     588:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     58c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     590:	strb	wzr, [x20, #136]
     594:	ldr	x1, [sp, #104]
     598:	ldr	x0, [x0]
     59c:	add	x0, x0, #0x10
     5a0:	str	x0, [x20, #144]
     5a4:	mov	w0, #0x100                 	// #256
     5a8:	strh	w0, [x20, #152]
     5ac:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
     5b0:	ldr	x0, [x0]
     5b4:	add	x0, x0, #0x10
     5b8:	str	x0, [x1, #824]
     5bc:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
     5c0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5c4:	add	x1, x1, #0x0
     5c8:	ldr	x0, [x0]
     5cc:	add	x0, x0, #0x10
     5d0:	str	x0, [x20, #160]
     5d4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5d8:	ldr	x0, [x0]
     5dc:	str	x0, [x20, #192]
     5e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5e4:	ldr	x0, [x0]
     5e8:	str	x0, [x20, #184]
     5ec:	mov	x0, x19
     5f0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5f4:	add	x0, sp, #0x8c0
     5f8:	ldp	x1, x2, [x0, #216]
     5fc:	mov	x0, x20
     600:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     604:	stp	x25, x24, [x20, #32]
     608:	mov	x0, x20
     60c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     610:	adrp	x24, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     614:	mov	x2, x21
     618:	add	x24, x24, #0x0
     61c:	mov	x1, x20
     620:	mov	x0, x24
     624:	bl	0 <__cxa_atexit>
     628:	str	x26, [sp, #144]
     62c:	mov	x0, x26
     630:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     634:	add	x1, x1, #0x0
     638:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     63c:	ldr	x0, [sp, #2240]
     640:	str	x0, [sp, #2280]
     644:	ldr	x0, [sp, #2248]
     648:	str	x0, [sp, #2288]
     64c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     650:	add	x0, x0, #0x0
     654:	str	x0, [sp, #184]
     658:	mov	w2, #0x0                   	// #0
     65c:	str	x0, [sp, #2200]
     660:	mov	w1, #0x0                   	// #0
     664:	ldr	x0, [sp, #104]
     668:	add	x25, x0, #0xa8
     66c:	mov	x0, x25
     670:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     674:	ldr	x0, [sp, #104]
     678:	add	x0, x0, #0x130
     67c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     680:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     684:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     688:	add	x1, x1, #0x0
     68c:	ldr	x26, [x0]
     690:	ldr	x0, [sp, #104]
     694:	add	x26, x26, #0x10
     698:	str	x26, [x0, #168]
     69c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     6a0:	ldr	x20, [x0]
     6a4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6a8:	ldr	x28, [x0]
     6ac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6b0:	add	x20, x20, #0x10
     6b4:	str	x20, [x25, #216]
     6b8:	ldr	x27, [x0]
     6bc:	stp	x27, x28, [x25, #240]
     6c0:	mov	x0, x19
     6c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6c8:	add	x0, sp, #0x8c0
     6cc:	ldp	x1, x2, [x0, #216]
     6d0:	mov	x0, x25
     6d4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     6d8:	ldrb	w0, [x25, #10]
     6dc:	mov	w1, #0x1                   	// #1
     6e0:	bfi	w0, w1, #5, #2
     6e4:	strb	w0, [x25, #10]
     6e8:	add	x0, sp, #0x898
     6ec:	mov	x1, x22
     6f0:	mov	x2, x0
     6f4:	str	x0, [sp, #112]
     6f8:	mov	x0, x25
     6fc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     700:	mov	x0, x25
     704:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     708:	mov	x2, x21
     70c:	mov	x1, x25
     710:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     714:	add	x0, x0, #0x0
     718:	str	x0, [sp, #176]
     71c:	bl	0 <__cxa_atexit>
     720:	mov	x0, x22
     724:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     728:	add	x1, x1, #0x0
     72c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     730:	ldr	x0, [sp, #104]
     734:	mov	w2, #0x0                   	// #0
     738:	ldr	x4, [sp, #2280]
     73c:	add	x25, x0, #0xcb0
     740:	ldr	x3, [sp, #2288]
     744:	mov	x0, x25
     748:	mov	w1, #0x0                   	// #0
     74c:	str	x3, [sp, #128]
     750:	str	x4, [sp, #152]
     754:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     758:	ldr	x0, [sp, #104]
     75c:	add	x0, x0, #0xd38
     760:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     764:	ldr	x0, [sp, #104]
     768:	str	x20, [x25, #216]
     76c:	stp	x27, x28, [x25, #240]
     770:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     774:	add	x1, x1, #0x0
     778:	str	x26, [x0, #3248]
     77c:	mov	x0, x19
     780:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     784:	add	x0, sp, #0x8c0
     788:	ldp	x1, x2, [x0, #216]
     78c:	mov	x0, x25
     790:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     794:	ldr	x3, [sp, #128]
     798:	mov	x0, x25
     79c:	ldr	x4, [sp, #152]
     7a0:	stp	x4, x3, [x25, #32]
     7a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     7a8:	ldr	x0, [sp, #176]
     7ac:	mov	x2, x21
     7b0:	mov	x1, x25
     7b4:	bl	0 <__cxa_atexit>
     7b8:	mov	x0, x22
     7bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7c0:	add	x1, x1, #0x0
     7c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7c8:	ldr	x0, [sp, #144]
     7cc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7d0:	ldr	x6, [sp, #2280]
     7d4:	add	x1, x1, #0x0
     7d8:	ldr	x5, [sp, #2288]
     7dc:	stp	x5, x6, [sp, #160]
     7e0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7e4:	ldr	x0, [sp, #104]
     7e8:	mov	w2, #0x0                   	// #0
     7ec:	ldr	x4, [sp, #2240]
     7f0:	add	x25, x0, #0xb20
     7f4:	ldr	x3, [sp, #2248]
     7f8:	mov	x0, x25
     7fc:	mov	w1, #0x0                   	// #0
     800:	str	x3, [sp, #128]
     804:	str	x4, [sp, #152]
     808:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     80c:	ldr	x0, [sp, #104]
     810:	add	x0, x0, #0xba8
     814:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     818:	ldr	x0, [sp, #104]
     81c:	str	x20, [x25, #216]
     820:	stp	x27, x28, [x25, #240]
     824:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     828:	add	x1, x1, #0x0
     82c:	str	x26, [x0, #2848]
     830:	mov	x0, x19
     834:	adrp	x26, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     838:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     83c:	add	x0, sp, #0x8c0
     840:	ldp	x1, x2, [x0, #216]
     844:	mov	x0, x25
     848:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     84c:	ldp	x4, x5, [sp, #152]
     850:	mov	x0, x19
     854:	ldr	x3, [sp, #128]
     858:	stp	x4, x3, [x25, #48]
     85c:	ldr	x6, [sp, #168]
     860:	stp	x6, x5, [x25, #32]
     864:	ldr	x1, [sp, #184]
     868:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     86c:	mov	x1, x19
     870:	mov	x0, x25
     874:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEE15setInitialValueERKS7_>
     878:	mov	x0, x19
     87c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
     880:	mov	x0, x25
     884:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     888:	ldr	x0, [sp, #176]
     88c:	mov	x2, x21
     890:	mov	x1, x25
     894:	add	x25, x26, #0x0
     898:	add	x27, x25, #0x4c0
     89c:	bl	0 <__cxa_atexit>
     8a0:	mov	x0, x22
     8a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a8:	add	x1, x1, #0x0
     8ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8b0:	ldr	x0, [sp, #144]
     8b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8b8:	ldr	x5, [sp, #2280]
     8bc:	add	x1, x1, #0x0
     8c0:	ldr	x4, [sp, #2288]
     8c4:	stp	x4, x5, [sp, #152]
     8c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8cc:	ldr	x3, [sp, #2240]
     8d0:	mov	x0, x27
     8d4:	mov	w2, #0x0                   	// #0
     8d8:	mov	w1, #0x1                   	// #1
     8dc:	str	x3, [sp, #128]
     8e0:	ldr	x28, [sp, #2248]
     8e4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8ec:	stp	xzr, xzr, [x27, #136]
     8f0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8f4:	ldr	x0, [x0]
     8f8:	stp	xzr, xzr, [x27, #152]
     8fc:	add	x1, x1, #0x0
     900:	add	x0, x0, #0x10
     904:	str	x0, [x25, #1216]
     908:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     90c:	stp	xzr, xzr, [x27, #168]
     910:	ldr	x0, [x0]
     914:	str	x0, [x27, #216]
     918:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     91c:	str	x20, [x27, #184]
     920:	adrp	x20, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     924:	add	x20, x20, #0x0
     928:	ldr	x0, [x0]
     92c:	str	x0, [x27, #208]
     930:	mov	x0, x19
     934:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     938:	add	x0, sp, #0x8c0
     93c:	ldp	x1, x2, [x0, #216]
     940:	mov	x0, x27
     944:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     948:	ldrb	w0, [x27, #11]
     94c:	orr	w0, w0, #0x2
     950:	strb	w0, [x27, #11]
     954:	mov	x0, x27
     958:	ldp	x4, x5, [sp, #152]
     95c:	stp	x5, x4, [x27, #32]
     960:	ldr	x3, [sp, #128]
     964:	stp	x3, x28, [x27, #48]
     968:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     96c:	mov	x2, x21
     970:	mov	x1, x27
     974:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     978:	add	x0, x0, #0x0
     97c:	bl	0 <__cxa_atexit>
     980:	ldr	x0, [sp, #144]
     984:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     988:	add	x1, x1, #0x0
     98c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     990:	add	x12, sp, #0x200
     994:	add	x10, sp, #0x210
     998:	ldr	x0, [sp, #2248]
     99c:	str	x0, [sp, #168]
     9a0:	ldp	x0, x1, [x20, #136]
     9a4:	stp	x0, x1, [sp, #128]
     9a8:	ldp	x0, x1, [x20]
     9ac:	ldr	x27, [sp, #2240]
     9b0:	stp	x0, x1, [x12, #16]
     9b4:	ldp	x0, x1, [x20, #16]
     9b8:	stp	x0, x1, [x12, #32]
     9bc:	ldp	x0, x1, [x20, #40]
     9c0:	stp	x0, x1, [sp, #480]
     9c4:	ldp	x0, x1, [x20, #80]
     9c8:	stp	x0, x1, [sp, #432]
     9cc:	ldp	x0, x1, [x20, #120]
     9d0:	stp	x0, x1, [sp, #384]
     9d4:	ldr	x11, [x20, #32]
     9d8:	str	x11, [sp, #560]
     9dc:	ldp	x4, x5, [x20, #56]
     9e0:	stp	x4, x5, [sp, #496]
     9e4:	add	x11, sp, #0x1e0
     9e8:	ldr	x13, [x20, #72]
     9ec:	str	x13, [sp, #512]
     9f0:	ldp	x2, x3, [x20, #96]
     9f4:	stp	x2, x3, [sp, #448]
     9f8:	add	x13, sp, #0x1b0
     9fc:	ldr	x17, [x20, #112]
     a00:	str	x17, [sp, #464]
     a04:	ldp	x0, x1, [sp, #128]
     a08:	stp	x0, x1, [sp, #400]
     a0c:	add	x3, sp, #0x180
     a10:	ldp	x6, x7, [x20, #176]
     a14:	add	x4, sp, #0x150
     a18:	ldp	x8, x9, [x20, #216]
     a1c:	add	x5, sp, #0x120
     a20:	ldr	x16, [x20, #152]
     a24:	mov	x28, x5
     a28:	ldr	x15, [x20, #192]
     a2c:	mov	x2, x13
     a30:	ldr	x14, [x20, #232]
     a34:	str	x16, [sp, #416]
     a38:	ldp	x0, x1, [x20, #160]
     a3c:	stp	x0, x1, [sp, #336]
     a40:	ldp	x0, x1, [x20, #200]
     a44:	stp	x8, x9, [sp, #304]
     a48:	mov	x8, x19
     a4c:	str	x10, [sp, #128]
     a50:	stp	x11, x13, [sp, #152]
     a54:	stp	x3, x4, [sp, #272]
     a58:	stp	x0, x1, [sp, #288]
     a5c:	mov	x1, x11
     a60:	mov	x0, x10
     a64:	str	x14, [sp, #320]
     a68:	stp	x6, x7, [sp, #352]
     a6c:	str	x15, [sp, #368]
     a70:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a74:	mov	x0, x25
     a78:	mov	w2, #0x0                   	// #0
     a7c:	mov	w1, #0x0                   	// #0
     a80:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a84:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a88:	str	wzr, [x25, #136]
     a8c:	str	wzr, [x25, #152]
     a90:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a94:	ldr	x0, [x0]
     a98:	str	x25, [x25, #168]
     a9c:	add	x1, x1, #0x0
     aa0:	add	x0, x0, #0x10
     aa4:	str	x0, [x25, #144]
     aa8:	mov	w0, #0x1                   	// #1
     aac:	strb	w0, [x25, #156]
     ab0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ab4:	ldr	x0, [x0]
     ab8:	add	x0, x0, #0x10
     abc:	str	x0, [x26]
     ac0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ac4:	ldr	x0, [x0]
     ac8:	add	x0, x0, #0x10
     acc:	str	x0, [x25, #160]
     ad0:	add	x0, x25, #0xc0
     ad4:	str	x0, [x25, #176]
     ad8:	mov	x0, #0x800000000           	// #34359738368
     adc:	str	x0, [x25, #184]
     ae0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ae4:	ldr	x0, [x0]
     ae8:	str	x0, [x25, #600]
     aec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     af0:	ldr	x0, [x0]
     af4:	str	x0, [x25, #592]
     af8:	mov	x0, x22
     afc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b00:	add	x0, sp, #0x8c0
     b04:	ldp	x1, x2, [x0, #40]
     b08:	mov	x0, x25
     b0c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     b10:	ldr	x0, [sp, #168]
     b14:	mov	x1, x25
     b18:	stp	x27, x0, [x25, #32]
     b1c:	mov	x0, x19
     b20:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b24:	mov	x0, x25
     b28:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     b2c:	mov	x0, x19
     b30:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b34:	mov	x2, x21
     b38:	mov	x1, x25
     b3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b40:	add	x0, x0, #0x0
     b44:	bl	0 <__cxa_atexit>
     b48:	add	x0, sp, #0x870
     b4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b50:	add	x1, x1, #0x0
     b54:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b58:	add	x8, x20, #0x118
     b5c:	add	x10, sp, #0x8c0
     b60:	ldp	x6, x7, [x20, #240]
     b64:	ldp	x2, x3, [x8]
     b68:	stp	x6, x7, [x10, #-40]
     b6c:	ldp	x4, x5, [x20, #256]
     b70:	stp	x4, x5, [x10, #-24]
     b74:	ldp	x0, x1, [x8, #16]
     b78:	stp	x2, x3, [x10]
     b7c:	ldr	x9, [x20, #272]
     b80:	stp	x0, x1, [x10, #16]
     b84:	ldr	x8, [x20, #312]
     b88:	stp	x6, x7, [x10, #40]
     b8c:	stp	x4, x5, [x10, #56]
     b90:	stp	x2, x3, [x10, #80]
     b94:	mov	x2, #0x2                   	// #2
     b98:	stp	x0, x1, [x10, #96]
     b9c:	mov	x1, x22
     ba0:	mov	x0, x19
     ba4:	str	x9, [sp, #2232]
     ba8:	str	x8, [sp, #2272]
     bac:	str	x9, [sp, #2312]
     bb0:	str	x8, [sp, #2352]
     bb4:	ldr	x27, [sp, #2160]
     bb8:	ldr	x26, [sp, #2168]
     bbc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bc0:	mov	x0, x23
     bc4:	mov	w2, #0x0                   	// #0
     bc8:	mov	w1, #0x0                   	// #0
     bcc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bd0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bd4:	str	wzr, [x23, #136]
     bd8:	ldr	x1, [sp, #104]
     bdc:	str	wzr, [x23, #152]
     be0:	ldr	x0, [x0]
     be4:	str	x23, [x23, #168]
     be8:	add	x0, x0, #0x10
     bec:	str	x0, [x23, #144]
     bf0:	mov	w0, #0x1                   	// #1
     bf4:	strb	w0, [x23, #156]
     bf8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bfc:	ldr	x0, [x0]
     c00:	add	x0, x0, #0x10
     c04:	str	x0, [x1, #1024]
     c08:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c0c:	ldr	x0, [x0]
     c10:	add	x0, x0, #0x10
     c14:	str	x0, [x23, #160]
     c18:	add	x0, x1, #0x4c0
     c1c:	str	x0, [x23, #176]
     c20:	mov	x0, #0x800000000           	// #34359738368
     c24:	str	x0, [x23, #184]
     c28:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c2c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c30:	add	x1, x1, #0x0
     c34:	ldr	x0, [x0]
     c38:	str	x0, [x23, #600]
     c3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c40:	ldr	x0, [x0]
     c44:	str	x0, [x23, #592]
     c48:	mov	x0, x22
     c4c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c50:	add	x0, sp, #0x8c0
     c54:	ldp	x1, x2, [x0, #40]
     c58:	mov	x0, x23
     c5c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     c60:	stp	x27, x26, [x23, #32]
     c64:	mov	x1, x23
     c68:	mov	w0, #0x1                   	// #1
     c6c:	str	wzr, [x23, #136]
     c70:	str	wzr, [x23, #152]
     c74:	strb	w0, [x23, #156]
     c78:	mov	x0, x19
     c7c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c80:	mov	x0, x23
     c84:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     c88:	mov	x0, x19
     c8c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c90:	mov	x2, x21
     c94:	mov	x1, x23
     c98:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c9c:	add	x0, x0, #0x0
     ca0:	bl	0 <__cxa_atexit>
     ca4:	add	x0, sp, #0x5f0
     ca8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     cac:	add	x1, x1, #0x0
     cb0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     cb4:	ldr	x0, [sp, #1528]
     cb8:	str	x0, [sp, #168]
     cbc:	add	x0, x20, #0x168
     cc0:	add	x12, sp, #0x8c0
     cc4:	ldp	x2, x3, [x20, #336]
     cc8:	stp	x2, x3, [sp, #192]
     ccc:	ldp	x8, x9, [x0]
     cd0:	stp	x8, x9, [x12, #-120]
     cd4:	ldp	x10, x11, [x0, #16]
     cd8:	add	x0, x20, #0x1b8
     cdc:	ldp	x26, x27, [x20, #400]
     ce0:	stp	x26, x27, [x12, #-80]
     ce4:	ldp	x26, x27, [x20, #480]
     ce8:	stp	x26, x27, [x12]
     cec:	ldp	x4, x5, [x0]
     cf0:	stp	x10, x11, [x12, #-104]
     cf4:	ldp	x2, x3, [x0, #16]
     cf8:	stp	x4, x5, [x12, #-40]
     cfc:	ldp	x26, x27, [x20, #320]
     d00:	stp	x2, x3, [x12, #-24]
     d04:	ldr	x16, [x20, #392]
     d08:	stp	x26, x27, [x12, #216]
     d0c:	ldp	x6, x7, [x20, #416]
     d10:	stp	x6, x7, [x12, #-64]
     d14:	ldr	x15, [x20, #432]
     d18:	str	x16, [sp, #2152]
     d1c:	ldr	x14, [x20, #472]
     d20:	str	x15, [sp, #2192]
     d24:	ldp	x0, x1, [x20, #496]
     d28:	stp	x0, x1, [x12, #16]
     d2c:	ldr	x13, [x20, #512]
     d30:	str	x14, [sp, #2232]
     d34:	str	x13, [sp, #2272]
     d38:	ldr	x17, [x20, #352]
     d3c:	ldr	x23, [sp, #1520]
     d40:	ldp	x26, x27, [sp, #192]
     d44:	stp	x26, x27, [x12, #232]
     d48:	add	x12, sp, #0xac0
     d4c:	add	x27, x25, #0x260
     d50:	str	x17, [sp, #2488]
     d54:	str	x16, [sp, #2528]
     d58:	stp	x8, x9, [x12, #-256]
     d5c:	stp	x2, x3, [x12, #-160]
     d60:	ldp	x8, x9, [x20, #400]
     d64:	stp	x10, x11, [x12, #-240]
     d68:	ldp	x2, x3, [x20, #480]
     d6c:	stp	x8, x9, [x12, #-216]
     d70:	stp	x6, x7, [x12, #-200]
     d74:	stp	x4, x5, [x12, #-176]
     d78:	stp	x2, x3, [x12, #-136]
     d7c:	mov	x2, #0x5                   	// #5
     d80:	stp	x0, x1, [x12, #-120]
     d84:	mov	x1, x19
     d88:	mov	x0, x22
     d8c:	str	x15, [sp, #2568]
     d90:	str	x14, [sp, #2608]
     d94:	str	x13, [sp, #2648]
     d98:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     d9c:	mov	x0, x27
     da0:	mov	w2, #0x0                   	// #0
     da4:	mov	w1, #0x0                   	// #0
     da8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     db0:	str	wzr, [x27, #136]
     db4:	str	wzr, [x27, #152]
     db8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dbc:	ldr	x0, [x0]
     dc0:	str	x27, [x27, #168]
     dc4:	add	x1, x1, #0x0
     dc8:	add	x0, x0, #0x10
     dcc:	str	x0, [x27, #144]
     dd0:	mov	w0, #0x1                   	// #1
     dd4:	strb	w0, [x27, #156]
     dd8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ddc:	ldr	x0, [x0]
     de0:	add	x0, x0, #0x10
     de4:	str	x0, [x25, #608]
     de8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dec:	ldr	x0, [x0]
     df0:	add	x0, x0, #0x10
     df4:	str	x0, [x27, #160]
     df8:	add	x0, x25, #0x320
     dfc:	str	x0, [x27, #176]
     e00:	mov	x0, #0x800000000           	// #34359738368
     e04:	str	x0, [x27, #184]
     e08:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e0c:	ldr	x0, [x0]
     e10:	str	x0, [x27, #600]
     e14:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e18:	ldr	x0, [x0]
     e1c:	str	x0, [x27, #592]
     e20:	mov	x0, x19
     e24:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e28:	add	x0, sp, #0x8c0
     e2c:	ldp	x1, x2, [x0, #216]
     e30:	mov	x0, x27
     e34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     e38:	ldr	x0, [sp, #168]
     e3c:	mov	x1, x27
     e40:	stp	x23, x0, [x27, #32]
     e44:	mov	x0, x22
     e48:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e4c:	mov	x0, x27
     e50:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     e54:	mov	x0, x22
     e58:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e5c:	mov	x2, x21
     e60:	mov	x1, x27
     e64:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e68:	add	x0, x0, #0x0
     e6c:	bl	0 <__cxa_atexit>
     e70:	ldr	x0, [sp, #144]
     e74:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e78:	add	x1, x1, #0x0
     e7c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e80:	ldr	x0, [sp, #2248]
     e84:	str	x0, [sp, #168]
     e88:	add	x0, x20, #0x208
     e8c:	add	x4, x20, #0x230
     e90:	add	x5, sp, #0x6c0
     e94:	add	x13, x20, #0x2d0
     e98:	add	x18, sp, #0x200
     e9c:	ldp	x2, x3, [x0]
     ea0:	stp	x2, x3, [sp, #192]
     ea4:	ldp	x2, x3, [x0, #16]
     ea8:	add	x0, sp, #0x6c0
     eac:	stp	x2, x3, [sp, #208]
     eb0:	ldp	x2, x3, [x4]
     eb4:	stp	x2, x3, [x0, #-208]
     eb8:	ldp	x0, x1, [x4, #16]
     ebc:	add	x4, x20, #0x258
     ec0:	stp	x0, x1, [x5, #-192]
     ec4:	ldp	x6, x7, [x4]
     ec8:	stp	x6, x7, [sp, #224]
     ecc:	ldp	x6, x7, [x4, #16]
     ed0:	add	x4, x20, #0x280
     ed4:	stp	x6, x7, [sp, #240]
     ed8:	ldp	x14, x15, [x4]
     edc:	ldp	x6, x7, [x4, #16]
     ee0:	add	x4, x20, #0x2a8
     ee4:	ldr	x16, [x20, #592]
     ee8:	stp	x6, x7, [sp, #256]
     eec:	ldr	x12, [x20, #752]
     ef0:	str	x12, [sp, #320]
     ef4:	str	x16, [sp, #1552]
     ef8:	ldp	x8, x9, [x4]
     efc:	ldp	x6, x7, [x13]
     f00:	ldp	x10, x11, [x4, #16]
     f04:	ldp	x4, x5, [x13, #16]
     f08:	ldp	x12, x13, [sp, #192]
     f0c:	ldr	x26, [x20, #552]
     f10:	ldr	x23, [x20, #632]
     f14:	ldr	x30, [x20, #672]
     f18:	ldr	x17, [x20, #712]
     f1c:	ldr	x27, [sp, #2240]
     f20:	stp	x12, x13, [x18, #16]
     f24:	ldp	x12, x13, [sp, #208]
     f28:	stp	x12, x13, [x18, #32]
     f2c:	stp	x0, x1, [sp, #496]
     f30:	ldp	x0, x1, [sp, #224]
     f34:	stp	x0, x1, [sp, #432]
     f38:	ldp	x0, x1, [sp, #240]
     f3c:	stp	x0, x1, [sp, #448]
     f40:	ldp	x12, x18, [sp, #272]
     f44:	stp	x2, x3, [sp, #480]
     f48:	ldp	x0, x1, [sp, #256]
     f4c:	stp	x0, x1, [sp, #400]
     f50:	ldp	x1, x2, [sp, #152]
     f54:	mov	x3, x12
     f58:	ldr	x0, [sp, #128]
     f5c:	stp	x4, x5, [sp, #304]
     f60:	mov	x4, x18
     f64:	mov	x5, x28
     f68:	stp	x8, x9, [sp, #336]
     f6c:	mov	x8, x19
     f70:	str	x23, [sp, #464]
     f74:	adrp	x23, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f78:	add	x23, x23, #0x0
     f7c:	stp	x6, x7, [sp, #288]
     f80:	stp	x10, x11, [sp, #352]
     f84:	str	x17, [sp, #368]
     f88:	stp	x14, x15, [sp, #384]
     f8c:	str	x30, [sp, #416]
     f90:	str	x16, [sp, #512]
     f94:	str	x26, [sp, #560]
     f98:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f9c:	add	x26, x23, #0x908
     fa0:	mov	w2, #0x0                   	// #0
     fa4:	mov	x0, x26
     fa8:	mov	w1, #0x0                   	// #0
     fac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fb0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fb4:	str	wzr, [x26, #136]
     fb8:	str	wzr, [x26, #152]
     fbc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fc0:	ldr	x0, [x0]
     fc4:	str	x26, [x26, #168]
     fc8:	add	x1, x1, #0x0
     fcc:	add	x0, x0, #0x10
     fd0:	str	x0, [x26, #144]
     fd4:	mov	w0, #0x1                   	// #1
     fd8:	strb	w0, [x26, #156]
     fdc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fe0:	ldr	x0, [x0]
     fe4:	add	x0, x0, #0x10
     fe8:	str	x0, [x23, #2312]
     fec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ff0:	ldr	x0, [x0]
     ff4:	add	x0, x0, #0x10
     ff8:	str	x0, [x26, #160]
     ffc:	add	x0, x23, #0x9c8
    1000:	str	x0, [x26, #176]
    1004:	mov	x0, #0x800000000           	// #34359738368
    1008:	str	x0, [x26, #184]
    100c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1010:	ldr	x0, [x0]
    1014:	str	x0, [x26, #600]
    1018:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    101c:	ldr	x0, [x0]
    1020:	str	x0, [x26, #592]
    1024:	mov	x0, x22
    1028:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    102c:	add	x0, sp, #0x8c0
    1030:	ldp	x1, x2, [x0, #40]
    1034:	mov	x0, x26
    1038:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    103c:	str	wzr, [x26, #136]
    1040:	ldr	x0, [sp, #168]
    1044:	mov	x1, x26
    1048:	stp	x27, x0, [x26, #32]
    104c:	mov	w0, #0x1                   	// #1
    1050:	str	wzr, [x26, #152]
    1054:	strb	w0, [x26, #156]
    1058:	mov	x0, x19
    105c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1060:	mov	x0, x26
    1064:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1068:	mov	x0, x19
    106c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1070:	mov	x2, x21
    1074:	mov	x1, x26
    1078:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    107c:	add	x0, x0, #0x0
    1080:	bl	0 <__cxa_atexit>
    1084:	ldr	x0, [sp, #144]
    1088:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    108c:	add	x1, x1, #0x0
    1090:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1094:	add	x0, x20, #0x2f8
    1098:	add	x12, sp, #0x200
    109c:	add	x13, x20, #0x348
    10a0:	ldr	x27, [sp, #2240]
    10a4:	ldp	x10, x11, [x0]
    10a8:	ldp	x8, x9, [x0, #16]
    10ac:	add	x0, x20, #0x320
    10b0:	ldp	x2, x3, [x13]
    10b4:	ldp	x6, x7, [x0]
    10b8:	ldp	x4, x5, [x0, #16]
    10bc:	ldp	x0, x1, [x13, #16]
    10c0:	ldr	x26, [sp, #2248]
    10c4:	stp	x10, x11, [x12, #16]
    10c8:	stp	x8, x9, [x12, #32]
    10cc:	mov	x8, x19
    10d0:	stp	x2, x3, [sp, #432]
    10d4:	stp	x0, x1, [sp, #448]
    10d8:	ldp	x1, x2, [sp, #152]
    10dc:	stp	x6, x7, [sp, #480]
    10e0:	ldr	x0, [sp, #128]
    10e4:	stp	x4, x5, [sp, #496]
    10e8:	ldr	x15, [x20, #792]
    10ec:	str	x15, [sp, #560]
    10f0:	ldr	x14, [x20, #832]
    10f4:	str	x14, [sp, #512]
    10f8:	ldr	x13, [x20, #872]
    10fc:	str	x13, [sp, #464]
    1100:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1104:	ldr	x0, [sp, #104]
    1108:	mov	w2, #0x0                   	// #0
    110c:	mov	w1, #0x0                   	// #0
    1110:	add	x28, x0, #0xdb0
    1114:	mov	x0, x28
    1118:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    111c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1120:	ldr	x1, [sp, #104]
    1124:	str	wzr, [x28, #136]
    1128:	ldr	x0, [x0]
    112c:	str	wzr, [x28, #152]
    1130:	str	x28, [x28, #168]
    1134:	add	x0, x0, #0x10
    1138:	str	x0, [x28, #144]
    113c:	mov	w0, #0x1                   	// #1
    1140:	strb	w0, [x28, #156]
    1144:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1148:	ldr	x0, [x0]
    114c:	add	x0, x0, #0x10
    1150:	str	x0, [x1, #3504]
    1154:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1158:	ldr	x0, [x0]
    115c:	add	x0, x0, #0x10
    1160:	str	x0, [x28, #160]
    1164:	add	x0, x1, #0xe70
    1168:	str	x0, [x28, #176]
    116c:	mov	x0, #0x800000000           	// #34359738368
    1170:	str	x0, [x28, #184]
    1174:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1178:	ldr	x0, [x0]
    117c:	str	x0, [x1, #4104]
    1180:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1184:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1188:	add	x1, x1, #0x0
    118c:	ldr	x0, [x0]
    1190:	str	x0, [x28, #592]
    1194:	mov	x0, x22
    1198:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    119c:	add	x0, sp, #0x8c0
    11a0:	ldp	x1, x2, [x0, #40]
    11a4:	mov	x0, x28
    11a8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    11ac:	stp	x27, x26, [x28, #32]
    11b0:	mov	x1, x28
    11b4:	mov	w0, #0x1                   	// #1
    11b8:	str	wzr, [x28, #136]
    11bc:	str	wzr, [x28, #152]
    11c0:	strb	w0, [x28, #156]
    11c4:	mov	x0, x19
    11c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11cc:	mov	x0, x28
    11d0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    11d4:	mov	x0, x19
    11d8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11dc:	mov	x2, x21
    11e0:	mov	x1, x28
    11e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11e8:	add	x0, x0, #0x0
    11ec:	bl	0 <__cxa_atexit>
    11f0:	adrp	x28, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11f4:	ldr	x0, [sp, #144]
    11f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11fc:	add	x1, x1, #0x0
    1200:	add	x28, x28, #0x0
    1204:	sub	x26, x28, #0xf0
    1208:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    120c:	add	x0, x20, #0x370
    1210:	add	x13, x20, #0x3c0
    1214:	ldr	x12, [sp, #2248]
    1218:	str	x12, [sp, #168]
    121c:	add	x12, sp, #0x200
    1220:	ldp	x8, x9, [x0]
    1224:	ldp	x10, x11, [x0, #16]
    1228:	add	x0, x20, #0x398
    122c:	ldp	x2, x3, [x13]
    1230:	ldp	x6, x7, [x0]
    1234:	ldp	x4, x5, [x0, #16]
    1238:	ldp	x0, x1, [x13, #16]
    123c:	ldr	x27, [sp, #2240]
    1240:	stp	x8, x9, [x12, #16]
    1244:	mov	x8, x19
    1248:	stp	x10, x11, [x12, #32]
    124c:	stp	x2, x3, [sp, #432]
    1250:	stp	x0, x1, [sp, #448]
    1254:	ldp	x1, x2, [sp, #152]
    1258:	stp	x6, x7, [sp, #480]
    125c:	ldr	x0, [sp, #128]
    1260:	stp	x4, x5, [sp, #496]
    1264:	ldr	x15, [x20, #912]
    1268:	str	x15, [sp, #560]
    126c:	ldr	x14, [x20, #952]
    1270:	str	x14, [sp, #512]
    1274:	ldr	x13, [x20, #992]
    1278:	str	x13, [sp, #464]
    127c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1280:	mov	x0, x26
    1284:	mov	w2, #0x0                   	// #0
    1288:	mov	w1, #0x0                   	// #0
    128c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1290:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1294:	stur	wzr, [x28, #-104]
    1298:	stur	wzr, [x28, #-88]
    129c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12a0:	ldr	x0, [x0]
    12a4:	stur	x26, [x28, #-72]
    12a8:	add	x1, x1, #0x0
    12ac:	add	x0, x0, #0x10
    12b0:	stur	x0, [x28, #-96]
    12b4:	mov	w0, #0x1                   	// #1
    12b8:	sturb	w0, [x28, #-84]
    12bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12c0:	ldr	x0, [x0]
    12c4:	add	x0, x0, #0x10
    12c8:	stur	x0, [x28, #-240]
    12cc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12d0:	ldr	x0, [x0]
    12d4:	add	x0, x0, #0x10
    12d8:	stur	x0, [x28, #-80]
    12dc:	add	x0, x26, #0xc0
    12e0:	stur	x0, [x28, #-64]
    12e4:	mov	x0, #0x800000000           	// #34359738368
    12e8:	stur	x0, [x28, #-56]
    12ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12f0:	ldr	x0, [x0]
    12f4:	str	x0, [x28, #360]
    12f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12fc:	ldr	x0, [x0]
    1300:	str	x0, [x28, #352]
    1304:	mov	x0, x22
    1308:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    130c:	add	x0, sp, #0x8c0
    1310:	ldp	x1, x2, [x0, #40]
    1314:	mov	x0, x26
    1318:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    131c:	ldr	x12, [sp, #168]
    1320:	mov	w1, #0x1                   	// #1
    1324:	mov	w0, #0x2                   	// #2
    1328:	stp	x27, x12, [x28, #-208]
    132c:	add	x27, x25, #0x800
    1330:	stur	w0, [x28, #-104]
    1334:	stur	w0, [x28, #-88]
    1338:	mov	x0, x19
    133c:	sturb	w1, [x28, #-84]
    1340:	mov	x1, x26
    1344:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1348:	mov	x0, x26
    134c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1350:	mov	x0, x19
    1354:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1358:	mov	x2, x21
    135c:	mov	x1, x26
    1360:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1364:	add	x0, x0, #0x0
    1368:	bl	0 <__cxa_atexit>
    136c:	mov	x0, x22
    1370:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1374:	add	x1, x1, #0x0
    1378:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    137c:	ldr	x26, [sp, #144]
    1380:	mov	x2, x19
    1384:	ldr	x0, [sp, #2280]
    1388:	str	x0, [sp, #2456]
    138c:	ldr	x0, [sp, #2288]
    1390:	str	x0, [sp, #2464]
    1394:	ldr	x0, [sp, #112]
    1398:	mov	x3, x26
    139c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13a0:	add	x1, x1, #0x0
    13a4:	strb	wzr, [sp, #2200]
    13a8:	str	x0, [sp, #2240]
    13ac:	add	x0, x25, #0x8c8
    13b0:	str	x0, [sp, #144]
    13b4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13b8:	ldr	x0, [sp, #144]
    13bc:	mov	x2, x21
    13c0:	mov	x1, x0
    13c4:	mov	x0, x24
    13c8:	bl	0 <__cxa_atexit>
    13cc:	mov	x0, x22
    13d0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13d4:	add	x1, x1, #0x0
    13d8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13dc:	ldr	x0, [sp, #2280]
    13e0:	str	x0, [sp, #2456]
    13e4:	ldr	x0, [sp, #2288]
    13e8:	str	x0, [sp, #2464]
    13ec:	ldr	x0, [sp, #112]
    13f0:	mov	x3, x26
    13f4:	mov	x2, x19
    13f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13fc:	add	x1, x1, #0x0
    1400:	strb	wzr, [sp, #2200]
    1404:	str	x0, [sp, #2240]
    1408:	mov	x0, x27
    140c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1410:	mov	x2, x21
    1414:	mov	x1, x27
    1418:	mov	x0, x24
    141c:	bl	0 <__cxa_atexit>
    1420:	mov	x0, x22
    1424:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1428:	add	x1, x1, #0x0
    142c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1430:	ldr	x0, [sp, #2280]
    1434:	str	x0, [sp, #2456]
    1438:	ldr	x0, [sp, #2288]
    143c:	add	x27, x25, #0x990
    1440:	str	x0, [sp, #2464]
    1444:	mov	x3, x26
    1448:	ldr	x0, [sp, #112]
    144c:	mov	x2, x19
    1450:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1454:	add	x1, x1, #0x0
    1458:	strb	wzr, [sp, #2200]
    145c:	str	x0, [sp, #2240]
    1460:	mov	x0, x27
    1464:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1468:	mov	x2, x21
    146c:	mov	x1, x27
    1470:	mov	x0, x24
    1474:	bl	0 <__cxa_atexit>
    1478:	mov	x0, x26
    147c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1480:	add	x1, x1, #0x0
    1484:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1488:	add	x3, x25, #0xb20
    148c:	add	x27, sp, #0x870
    1490:	ldr	x0, [sp, #2240]
    1494:	str	x0, [sp, #2280]
    1498:	ldr	x0, [sp, #2248]
    149c:	mov	w2, #0x0                   	// #0
    14a0:	mov	w1, #0x0                   	// #0
    14a4:	str	x3, [sp, #144]
    14a8:	strb	wzr, [sp, #2160]
    14ac:	str	x27, [sp, #2200]
    14b0:	str	x0, [sp, #2288]
    14b4:	mov	x0, x3
    14b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c4:	ldr	x3, [sp, #144]
    14c8:	add	x1, x1, #0x0
    14cc:	ldr	x0, [x0]
    14d0:	str	x3, [sp, #192]
    14d4:	strb	wzr, [x3, #136]
    14d8:	add	x0, x0, #0x10
    14dc:	str	x0, [x3, #144]
    14e0:	str	x0, [sp, #144]
    14e4:	mov	w0, #0x100                 	// #256
    14e8:	strh	w0, [x3, #152]
    14ec:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    14f0:	ldr	x0, [x0]
    14f4:	add	x0, x0, #0x10
    14f8:	str	x0, [sp, #128]
    14fc:	str	x0, [x25, #2848]
    1500:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1504:	ldr	x0, [x0]
    1508:	add	x0, x0, #0x10
    150c:	str	x0, [sp, #152]
    1510:	str	x0, [x3, #160]
    1514:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1518:	ldr	x0, [x0]
    151c:	str	x0, [sp, #160]
    1520:	str	x0, [x3, #192]
    1524:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1528:	ldr	x0, [x0]
    152c:	str	x0, [x3, #184]
    1530:	str	x0, [sp, #168]
    1534:	mov	x0, x19
    1538:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    153c:	add	x0, sp, #0x8c0
    1540:	ldr	x3, [sp, #192]
    1544:	ldp	x1, x2, [x0, #216]
    1548:	mov	x0, x3
    154c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1550:	ldr	x2, [sp, #112]
    1554:	mov	x1, x22
    1558:	ldr	x3, [sp, #192]
    155c:	mov	x0, x3
    1560:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1564:	ldr	x3, [sp, #192]
    1568:	mov	x0, x3
    156c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1570:	ldr	x3, [sp, #192]
    1574:	mov	x2, x21
    1578:	mov	x0, x24
    157c:	mov	x1, x3
    1580:	bl	0 <__cxa_atexit>
    1584:	mov	x0, x26
    1588:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    158c:	add	x1, x1, #0x0
    1590:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1594:	add	x3, x25, #0xa58
    1598:	mov	w2, #0x0                   	// #0
    159c:	ldr	x0, [sp, #2240]
    15a0:	str	x0, [sp, #2280]
    15a4:	ldr	x0, [sp, #2248]
    15a8:	mov	w1, #0x0                   	// #0
    15ac:	str	x3, [sp, #192]
    15b0:	strb	wzr, [sp, #2160]
    15b4:	str	x27, [sp, #2200]
    15b8:	str	x0, [sp, #2288]
    15bc:	mov	x0, x3
    15c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c4:	ldr	x3, [sp, #192]
    15c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15cc:	ldr	x0, [sp, #144]
    15d0:	add	x1, x1, #0x0
    15d4:	str	x0, [x3, #144]
    15d8:	mov	w0, #0x100                 	// #256
    15dc:	strh	w0, [x3, #152]
    15e0:	ldr	x0, [sp, #128]
    15e4:	str	x0, [x25, #2648]
    15e8:	ldr	x0, [sp, #152]
    15ec:	str	x0, [x3, #160]
    15f0:	ldr	x0, [sp, #160]
    15f4:	str	x0, [x3, #192]
    15f8:	ldr	x0, [sp, #168]
    15fc:	strb	wzr, [x3, #136]
    1600:	str	x0, [x3, #184]
    1604:	mov	x0, x19
    1608:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    160c:	add	x0, sp, #0x8c0
    1610:	ldr	x3, [sp, #192]
    1614:	ldp	x1, x2, [x0, #216]
    1618:	mov	x0, x3
    161c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1620:	ldr	x2, [sp, #112]
    1624:	mov	x1, x22
    1628:	ldr	x3, [sp, #192]
    162c:	mov	x0, x3
    1630:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1634:	ldr	x3, [sp, #192]
    1638:	mov	x0, x3
    163c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1640:	ldr	x3, [sp, #192]
    1644:	mov	x2, x21
    1648:	mov	x0, x24
    164c:	mov	x1, x3
    1650:	bl	0 <__cxa_atexit>
    1654:	mov	x0, x26
    1658:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    165c:	add	x1, x1, #0x0
    1660:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1664:	add	x0, x20, #0x3e8
    1668:	add	x8, x20, #0x410
    166c:	add	x15, x20, #0x438
    1670:	add	x18, sp, #0x1b0
    1674:	ldr	x12, [sp, #2240]
    1678:	str	x12, [sp, #272]
    167c:	add	x12, sp, #0x200
    1680:	ldp	x6, x7, [x0]
    1684:	ldp	x2, x3, [x8]
    1688:	ldp	x4, x5, [x0, #16]
    168c:	ldp	x10, x11, [x15, #16]
    1690:	ldp	x0, x1, [x8, #16]
    1694:	ldp	x8, x9, [x15]
    1698:	add	x15, sp, #0x210
    169c:	ldr	x13, [sp, #2248]
    16a0:	str	x13, [sp, #224]
    16a4:	stp	x6, x7, [x12, #16]
    16a8:	stp	x4, x5, [x12, #32]
    16ac:	ldr	x14, [x20, #1032]
    16b0:	str	x14, [sp, #560]
    16b4:	ldr	x16, [x20, #1072]
    16b8:	add	x14, sp, #0x1e0
    16bc:	ldr	x17, [x20, #1112]
    16c0:	str	x15, [sp, #208]
    16c4:	str	x14, [sp, #240]
    16c8:	str	x18, [sp, #256]
    16cc:	stp	x8, x9, [sp, #432]
    16d0:	mov	x8, x19
    16d4:	stp	x10, x11, [sp, #448]
    16d8:	str	x17, [sp, #464]
    16dc:	stp	x2, x3, [sp, #480]
    16e0:	mov	x2, x18
    16e4:	stp	x0, x1, [sp, #496]
    16e8:	mov	x0, x15
    16ec:	mov	x1, x14
    16f0:	str	x16, [sp, #512]
    16f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16f8:	add	x3, x25, #0xbe8
    16fc:	mov	w2, #0x0                   	// #0
    1700:	mov	x0, x3
    1704:	mov	w1, #0x0                   	// #0
    1708:	str	x3, [sp, #192]
    170c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1710:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1714:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1718:	ldr	x3, [sp, #192]
    171c:	add	x1, x1, #0x0
    1720:	ldr	x0, [x0]
    1724:	str	wzr, [x3, #136]
    1728:	add	x0, x0, #0x10
    172c:	str	x0, [x3, #144]
    1730:	mov	w0, #0x1                   	// #1
    1734:	strb	w0, [x3, #156]
    1738:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    173c:	str	wzr, [x3, #152]
    1740:	str	x3, [x3, #168]
    1744:	ldr	x0, [x0]
    1748:	add	x0, x0, #0x10
    174c:	str	x0, [x25, #3048]
    1750:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1754:	ldr	x0, [x0]
    1758:	add	x0, x0, #0x10
    175c:	str	x0, [x3, #160]
    1760:	add	x0, x25, #0xca8
    1764:	str	x0, [x3, #176]
    1768:	mov	x0, #0x800000000           	// #34359738368
    176c:	str	x0, [x3, #184]
    1770:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1774:	ldr	x0, [x0]
    1778:	str	x0, [x3, #600]
    177c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1780:	ldr	x0, [x0]
    1784:	str	x0, [x3, #592]
    1788:	mov	x0, x22
    178c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1790:	add	x0, sp, #0x8c0
    1794:	ldr	x3, [sp, #192]
    1798:	ldp	x1, x2, [x0, #40]
    179c:	mov	x0, x3
    17a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    17a4:	ldr	x3, [sp, #192]
    17a8:	mov	w0, #0x1                   	// #1
    17ac:	ldr	x13, [sp, #224]
    17b0:	mov	x1, x3
    17b4:	ldr	x12, [sp, #272]
    17b8:	stp	x12, x13, [x3, #32]
    17bc:	str	wzr, [x3, #136]
    17c0:	str	wzr, [x3, #152]
    17c4:	strb	w0, [x3, #156]
    17c8:	mov	x0, x19
    17cc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17d0:	ldr	x3, [sp, #192]
    17d4:	mov	x0, x3
    17d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    17dc:	mov	x0, x19
    17e0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17e4:	ldr	x3, [sp, #192]
    17e8:	mov	x2, x21
    17ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17f0:	add	x0, x0, #0x0
    17f4:	mov	x1, x3
    17f8:	bl	0 <__cxa_atexit>
    17fc:	mov	x0, x26
    1800:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1804:	add	x1, x1, #0x0
    1808:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    180c:	add	x3, x25, #0xe48
    1810:	mov	w2, #0x0                   	// #0
    1814:	ldr	x0, [sp, #2240]
    1818:	str	x0, [sp, #2280]
    181c:	ldr	x0, [sp, #2248]
    1820:	mov	w1, #0x0                   	// #0
    1824:	str	x3, [sp, #192]
    1828:	strb	wzr, [sp, #2160]
    182c:	str	x27, [sp, #2200]
    1830:	str	x0, [sp, #2288]
    1834:	mov	x0, x3
    1838:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    183c:	ldr	x3, [sp, #192]
    1840:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1844:	ldr	x0, [sp, #144]
    1848:	add	x1, x1, #0x0
    184c:	str	x0, [x3, #144]
    1850:	mov	w0, #0x100                 	// #256
    1854:	strh	w0, [x3, #152]
    1858:	ldr	x0, [sp, #128]
    185c:	str	x0, [x25, #3656]
    1860:	ldr	x0, [sp, #152]
    1864:	str	x0, [x3, #160]
    1868:	ldr	x0, [sp, #160]
    186c:	str	x0, [x3, #192]
    1870:	ldr	x0, [sp, #168]
    1874:	strb	wzr, [x3, #136]
    1878:	str	x0, [x3, #184]
    187c:	mov	x0, x19
    1880:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1884:	add	x0, sp, #0x8c0
    1888:	ldr	x3, [sp, #192]
    188c:	ldp	x1, x2, [x0, #216]
    1890:	mov	x0, x3
    1894:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1898:	ldr	x3, [sp, #192]
    189c:	mov	w1, #0x1                   	// #1
    18a0:	ldr	x2, [sp, #112]
    18a4:	ldrb	w0, [x3, #10]
    18a8:	bfi	w0, w1, #5, #2
    18ac:	strb	w0, [x3, #10]
    18b0:	mov	x1, x22
    18b4:	mov	x0, x3
    18b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18bc:	ldr	x3, [sp, #192]
    18c0:	mov	x0, x3
    18c4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18c8:	ldr	x3, [sp, #192]
    18cc:	mov	x2, x21
    18d0:	mov	x0, x24
    18d4:	mov	x1, x3
    18d8:	bl	0 <__cxa_atexit>
    18dc:	mov	x0, x26
    18e0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18e4:	add	x1, x1, #0x0
    18e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18ec:	ldr	x0, [sp, #2248]
    18f0:	str	x0, [sp, #192]
    18f4:	add	x0, x20, #0x460
    18f8:	add	x13, x20, #0x4b0
    18fc:	ldr	x12, [sp, #2240]
    1900:	str	x12, [sp, #224]
    1904:	ldp	x8, x9, [x0]
    1908:	add	x12, sp, #0x200
    190c:	ldp	x10, x11, [x0, #16]
    1910:	add	x0, x20, #0x488
    1914:	ldp	x2, x3, [x13]
    1918:	ldp	x6, x7, [x0]
    191c:	ldp	x4, x5, [x0, #16]
    1920:	ldp	x0, x1, [x13, #16]
    1924:	ldr	x15, [sp, #208]
    1928:	ldr	x14, [sp, #240]
    192c:	ldr	x18, [sp, #256]
    1930:	stp	x8, x9, [x12, #16]
    1934:	mov	x8, x19
    1938:	ldr	x17, [x20, #1152]
    193c:	stp	x10, x11, [x12, #32]
    1940:	ldr	x16, [x20, #1192]
    1944:	str	x15, [sp, #240]
    1948:	ldr	x13, [x20, #1232]
    194c:	str	x14, [sp, #256]
    1950:	str	x18, [sp, #272]
    1954:	stp	x2, x3, [sp, #432]
    1958:	mov	x2, x18
    195c:	stp	x0, x1, [sp, #448]
    1960:	mov	x1, x14
    1964:	mov	x0, x15
    1968:	str	x13, [sp, #464]
    196c:	stp	x6, x7, [sp, #480]
    1970:	stp	x4, x5, [sp, #496]
    1974:	str	x16, [sp, #512]
    1978:	str	x17, [sp, #560]
    197c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1980:	add	x3, x25, #0xf10
    1984:	mov	w2, #0x0                   	// #0
    1988:	mov	x0, x3
    198c:	mov	w1, #0x0                   	// #0
    1990:	str	x3, [sp, #208]
    1994:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1998:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    199c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19a0:	ldr	x3, [sp, #208]
    19a4:	add	x1, x1, #0x0
    19a8:	ldr	x0, [x0]
    19ac:	str	wzr, [x3, #136]
    19b0:	add	x0, x0, #0x10
    19b4:	str	x0, [x3, #144]
    19b8:	mov	w0, #0x1                   	// #1
    19bc:	strb	w0, [x3, #156]
    19c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19c4:	str	wzr, [x3, #152]
    19c8:	str	x3, [x3, #168]
    19cc:	ldr	x0, [x0]
    19d0:	add	x0, x0, #0x10
    19d4:	str	x0, [x25, #3856]
    19d8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19dc:	ldr	x0, [x0]
    19e0:	add	x0, x0, #0x10
    19e4:	str	x0, [x3, #160]
    19e8:	add	x0, x25, #0xfd0
    19ec:	str	x0, [x3, #176]
    19f0:	mov	x0, #0x800000000           	// #34359738368
    19f4:	str	x0, [x3, #184]
    19f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19fc:	ldr	x0, [x0]
    1a00:	str	x0, [x25, #4456]
    1a04:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a08:	ldr	x0, [x0]
    1a0c:	str	x0, [x25, #4448]
    1a10:	mov	x0, x22
    1a14:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a18:	add	x0, sp, #0x8c0
    1a1c:	ldr	x3, [sp, #208]
    1a20:	ldp	x1, x2, [x0, #40]
    1a24:	mov	x0, x3
    1a28:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a2c:	ldr	x3, [sp, #208]
    1a30:	ldr	x0, [sp, #192]
    1a34:	mov	x1, x3
    1a38:	ldr	x12, [sp, #224]
    1a3c:	stp	x12, x0, [x3, #32]
    1a40:	mov	w0, #0x1                   	// #1
    1a44:	str	wzr, [x3, #136]
    1a48:	str	wzr, [x3, #152]
    1a4c:	strb	w0, [x3, #156]
    1a50:	mov	x0, x19
    1a54:	str	x3, [sp, #192]
    1a58:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a5c:	ldr	x3, [sp, #192]
    1a60:	mov	x0, x3
    1a64:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a68:	mov	x0, x19
    1a6c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a70:	ldr	x3, [sp, #192]
    1a74:	mov	x2, x21
    1a78:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a7c:	add	x0, x0, #0x0
    1a80:	mov	x1, x3
    1a84:	bl	0 <__cxa_atexit>
    1a88:	mov	x0, x26
    1a8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a90:	add	x1, x1, #0x0
    1a94:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a98:	add	x0, x20, #0x4d8
    1a9c:	add	x16, x20, #0x528
    1aa0:	ldr	x12, [sp, #2248]
    1aa4:	str	x12, [sp, #208]
    1aa8:	ldp	x8, x9, [x0]
    1aac:	add	x12, sp, #0x200
    1ab0:	ldp	x10, x11, [x0, #16]
    1ab4:	add	x0, x20, #0x500
    1ab8:	ldp	x2, x3, [x16]
    1abc:	ldp	x6, x7, [x0]
    1ac0:	ldp	x4, x5, [x0, #16]
    1ac4:	ldp	x0, x1, [x16, #16]
    1ac8:	ldr	x15, [sp, #240]
    1acc:	ldr	x14, [sp, #256]
    1ad0:	ldr	x18, [sp, #272]
    1ad4:	ldr	x30, [x20, #1272]
    1ad8:	ldr	x17, [x20, #1312]
    1adc:	ldr	x16, [x20, #1352]
    1ae0:	ldr	x13, [sp, #2240]
    1ae4:	str	x13, [sp, #224]
    1ae8:	stp	x8, x9, [x12, #16]
    1aec:	mov	x8, x19
    1af0:	stp	x10, x11, [x12, #32]
    1af4:	stp	x2, x3, [sp, #432]
    1af8:	mov	x2, x18
    1afc:	stp	x0, x1, [sp, #448]
    1b00:	mov	x1, x14
    1b04:	mov	x0, x15
    1b08:	str	x16, [sp, #464]
    1b0c:	stp	x6, x7, [sp, #480]
    1b10:	stp	x4, x5, [sp, #496]
    1b14:	str	x17, [sp, #512]
    1b18:	str	x30, [sp, #560]
    1b1c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b20:	add	x3, x25, #0x5a0
    1b24:	mov	w2, #0x0                   	// #0
    1b28:	mov	x0, x3
    1b2c:	mov	w1, #0x0                   	// #0
    1b30:	str	x3, [sp, #192]
    1b34:	add	x25, x25, #0x660
    1b38:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b40:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b44:	ldr	x3, [sp, #192]
    1b48:	add	x1, x1, #0x0
    1b4c:	ldr	x0, [x0]
    1b50:	str	wzr, [x3, #136]
    1b54:	add	x0, x0, #0x10
    1b58:	str	x0, [x3, #144]
    1b5c:	mov	w0, #0x1                   	// #1
    1b60:	strb	w0, [x3, #156]
    1b64:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b68:	str	wzr, [x3, #152]
    1b6c:	str	x3, [x3, #168]
    1b70:	ldr	x0, [x0]
    1b74:	add	x0, x0, #0x10
    1b78:	stur	x0, [x25, #-192]
    1b7c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b80:	str	x25, [x3, #176]
    1b84:	add	x25, x23, #0x138
    1b88:	ldr	x0, [x0]
    1b8c:	add	x0, x0, #0x10
    1b90:	str	x0, [x3, #160]
    1b94:	mov	x0, #0x800000000           	// #34359738368
    1b98:	str	x0, [x3, #184]
    1b9c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ba0:	ldr	x0, [x0]
    1ba4:	str	x0, [x3, #600]
    1ba8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bac:	ldr	x0, [x0]
    1bb0:	str	x0, [x3, #592]
    1bb4:	mov	x0, x22
    1bb8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bbc:	add	x0, sp, #0x8c0
    1bc0:	ldr	x3, [sp, #192]
    1bc4:	ldp	x1, x2, [x0, #40]
    1bc8:	mov	x0, x3
    1bcc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1bd0:	ldr	x3, [sp, #192]
    1bd4:	mov	w0, #0x1                   	// #1
    1bd8:	ldr	x12, [sp, #208]
    1bdc:	mov	x1, x3
    1be0:	ldr	x13, [sp, #224]
    1be4:	stp	x13, x12, [x3, #32]
    1be8:	str	w0, [x3, #136]
    1bec:	strb	w0, [x3, #156]
    1bf0:	mov	w0, #0x1                   	// #1
    1bf4:	str	w0, [x3, #152]
    1bf8:	mov	x0, x19
    1bfc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c00:	ldr	x3, [sp, #192]
    1c04:	mov	x0, x3
    1c08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c0c:	mov	x0, x19
    1c10:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c14:	ldr	x3, [sp, #192]
    1c18:	mov	x2, x21
    1c1c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c20:	add	x0, x0, #0x0
    1c24:	mov	x1, x3
    1c28:	bl	0 <__cxa_atexit>
    1c2c:	mov	x0, x22
    1c30:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c34:	add	x1, x1, #0x0
    1c38:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c3c:	ldr	x0, [sp, #2280]
    1c40:	str	x0, [sp, #2456]
    1c44:	ldr	x0, [sp, #2288]
    1c48:	str	x0, [sp, #2464]
    1c4c:	ldr	x0, [sp, #112]
    1c50:	mov	x3, x26
    1c54:	mov	x2, x19
    1c58:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c5c:	add	x1, x1, #0x0
    1c60:	strb	wzr, [sp, #2200]
    1c64:	str	x0, [sp, #2240]
    1c68:	mov	x0, x25
    1c6c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c70:	mov	x2, x21
    1c74:	mov	x1, x25
    1c78:	mov	x0, x24
    1c7c:	bl	0 <__cxa_atexit>
    1c80:	mov	x0, x26
    1c84:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c88:	add	x1, x1, #0x0
    1c8c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c90:	ldr	x0, [sp, #2240]
    1c94:	add	x25, x23, #0x70
    1c98:	str	x0, [sp, #2280]
    1c9c:	mov	w2, #0x0                   	// #0
    1ca0:	ldr	x0, [sp, #2248]
    1ca4:	mov	w1, #0x0                   	// #0
    1ca8:	strb	wzr, [sp, #2160]
    1cac:	str	x27, [sp, #2200]
    1cb0:	str	x0, [sp, #2288]
    1cb4:	mov	x0, x25
    1cb8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cbc:	strb	wzr, [x23, #248]
    1cc0:	ldr	x0, [sp, #144]
    1cc4:	str	x0, [x23, #256]
    1cc8:	mov	w0, #0x100                 	// #256
    1ccc:	strh	w0, [x23, #264]
    1cd0:	ldr	x0, [sp, #128]
    1cd4:	str	x0, [x23, #112]
    1cd8:	ldr	x0, [sp, #152]
    1cdc:	str	x0, [x23, #272]
    1ce0:	ldr	x0, [sp, #160]
    1ce4:	str	x0, [x23, #304]
    1ce8:	ldr	x0, [sp, #168]
    1cec:	str	x0, [x23, #296]
    1cf0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cf4:	mov	x0, x19
    1cf8:	add	x1, x1, #0x0
    1cfc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d00:	add	x0, sp, #0x8c0
    1d04:	ldp	x1, x2, [x0, #216]
    1d08:	mov	x0, x25
    1d0c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1d10:	ldr	x2, [sp, #112]
    1d14:	mov	x1, x22
    1d18:	mov	x0, x25
    1d1c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d20:	mov	x0, x25
    1d24:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d28:	mov	x2, x21
    1d2c:	mov	x1, x25
    1d30:	mov	x0, x24
    1d34:	bl	0 <__cxa_atexit>
    1d38:	mov	x0, x22
    1d3c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d40:	add	x1, x1, #0x0
    1d44:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d48:	ldr	x0, [sp, #2280]
    1d4c:	str	x0, [sp, #2456]
    1d50:	ldr	x0, [sp, #2288]
    1d54:	add	x25, x28, #0x170
    1d58:	str	x0, [sp, #2464]
    1d5c:	mov	x3, x26
    1d60:	ldr	x0, [sp, #112]
    1d64:	mov	x2, x19
    1d68:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d6c:	add	x1, x1, #0x0
    1d70:	strb	wzr, [sp, #2200]
    1d74:	str	x0, [sp, #2240]
    1d78:	mov	x0, x25
    1d7c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d80:	mov	x2, x21
    1d84:	mov	x1, x25
    1d88:	mov	x0, x24
    1d8c:	bl	0 <__cxa_atexit>
    1d90:	mov	x0, x22
    1d94:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d98:	add	x1, x1, #0x0
    1d9c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1da0:	ldr	x0, [sp, #2280]
    1da4:	str	x0, [sp, #2456]
    1da8:	ldr	x0, [sp, #2288]
    1dac:	str	x0, [sp, #2464]
    1db0:	mov	w0, #0x1                   	// #1
    1db4:	add	x25, x23, #0x2c8
    1db8:	strb	w0, [sp, #2200]
    1dbc:	mov	x3, x26
    1dc0:	ldr	x0, [sp, #112]
    1dc4:	mov	x2, x19
    1dc8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1dcc:	add	x1, x1, #0x0
    1dd0:	str	x0, [sp, #2240]
    1dd4:	mov	x0, x25
    1dd8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ddc:	mov	x2, x21
    1de0:	mov	x1, x25
    1de4:	mov	x0, x24
    1de8:	bl	0 <__cxa_atexit>
    1dec:	mov	x0, x22
    1df0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1df4:	add	x1, x1, #0x0
    1df8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1dfc:	ldr	x7, [sp, #2280]
    1e00:	add	x25, x23, #0x200
    1e04:	ldr	x3, [sp, #2288]
    1e08:	mov	x0, x25
    1e0c:	mov	w2, #0x0                   	// #0
    1e10:	mov	w1, #0x0                   	// #0
    1e14:	str	x3, [sp, #192]
    1e18:	str	x7, [sp, #280]
    1e1c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e20:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e24:	adrp	x5, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1e28:	adrp	x4, 0 <_ZTVN4llvm2cl6parserIjEE>
    1e2c:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e30:	ldr	x6, [x6]
    1e34:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e38:	ldr	x5, [x5]
    1e3c:	add	x6, x6, #0x10
    1e40:	ldr	x4, [x4]
    1e44:	add	x5, x5, #0x10
    1e48:	ldr	x9, [x9]
    1e4c:	add	x4, x4, #0x10
    1e50:	ldr	x8, [x8]
    1e54:	mov	w0, #0x1                   	// #1
    1e58:	str	x5, [x23, #512]
    1e5c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e60:	str	wzr, [x23, #648]
    1e64:	add	x1, x1, #0x0
    1e68:	str	x6, [x23, #656]
    1e6c:	str	wzr, [x23, #664]
    1e70:	strb	w0, [x23, #668]
    1e74:	mov	x0, x19
    1e78:	str	x4, [x23, #672]
    1e7c:	str	x8, [x23, #696]
    1e80:	str	x9, [x23, #704]
    1e84:	str	x8, [sp, #208]
    1e88:	str	x9, [sp, #224]
    1e8c:	str	x4, [sp, #240]
    1e90:	str	x5, [sp, #256]
    1e94:	str	x6, [sp, #272]
    1e98:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e9c:	add	x0, sp, #0x8c0
    1ea0:	ldp	x1, x2, [x0, #216]
    1ea4:	mov	x0, x25
    1ea8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1eac:	str	wzr, [x23, #648]
    1eb0:	ldr	x3, [sp, #192]
    1eb4:	mov	w0, #0x1                   	// #1
    1eb8:	ldr	x7, [sp, #280]
    1ebc:	str	x7, [x23, #544]
    1ec0:	str	x3, [x23, #552]
    1ec4:	str	wzr, [x23, #664]
    1ec8:	strb	w0, [x23, #668]
    1ecc:	mov	x0, x25
    1ed0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1ed4:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ed8:	add	x7, x7, #0x0
    1edc:	mov	x2, x21
    1ee0:	mov	x0, x7
    1ee4:	mov	x1, x25
    1ee8:	str	x7, [sp, #192]
    1eec:	bl	0 <__cxa_atexit>
    1ef0:	add	x25, x28, #0x238
    1ef4:	mov	x0, x22
    1ef8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1efc:	add	x1, x1, #0x0
    1f00:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f04:	ldr	x0, [sp, #2280]
    1f08:	str	x0, [sp, #2456]
    1f0c:	ldr	x0, [sp, #2288]
    1f10:	str	x0, [sp, #2464]
    1f14:	ldr	x0, [sp, #112]
    1f18:	mov	x3, x26
    1f1c:	mov	x2, x19
    1f20:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f24:	add	x1, x1, #0x0
    1f28:	strb	wzr, [sp, #2200]
    1f2c:	str	x0, [sp, #2240]
    1f30:	mov	x0, x25
    1f34:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f38:	mov	x2, x21
    1f3c:	mov	x1, x25
    1f40:	mov	x0, x24
    1f44:	bl	0 <__cxa_atexit>
    1f48:	mov	x0, x26
    1f4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f50:	add	x1, x1, #0x0
    1f54:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f58:	ldr	x0, [sp, #2240]
    1f5c:	str	x0, [sp, #2280]
    1f60:	ldr	x0, [sp, #2248]
    1f64:	add	x25, x28, #0x300
    1f68:	mov	w2, #0x0                   	// #0
    1f6c:	mov	w1, #0x0                   	// #0
    1f70:	str	x0, [sp, #2288]
    1f74:	ldr	x0, [sp, #184]
    1f78:	str	x0, [sp, #2200]
    1f7c:	mov	x0, x25
    1f80:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f84:	add	x0, x28, #0x388
    1f88:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f8c:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1f90:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f94:	add	x1, x1, #0x0
    1f98:	ldr	x0, [x0]
    1f9c:	add	x0, x0, #0x10
    1fa0:	str	x0, [x28, #768]
    1fa4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1fa8:	ldr	x0, [x0]
    1fac:	add	x0, x0, #0x10
    1fb0:	str	x0, [x28, #984]
    1fb4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fb8:	ldr	x0, [x0]
    1fbc:	str	x0, [x28, #1016]
    1fc0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fc4:	ldr	x0, [x0]
    1fc8:	str	x0, [x28, #1008]
    1fcc:	mov	x0, x19
    1fd0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fd4:	add	x0, sp, #0x8c0
    1fd8:	ldp	x1, x2, [x0, #216]
    1fdc:	mov	x0, x25
    1fe0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fe4:	ldrb	w0, [x28, #778]
    1fe8:	mov	w1, #0x1                   	// #1
    1fec:	ldr	x2, [sp, #112]
    1ff0:	bfi	w0, w1, #5, #2
    1ff4:	mov	x1, x22
    1ff8:	strb	w0, [x28, #778]
    1ffc:	mov	x0, x25
    2000:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2004:	mov	x0, x25
    2008:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    200c:	ldr	x0, [sp, #176]
    2010:	mov	x2, x21
    2014:	mov	x1, x25
    2018:	add	x25, x23, #0x390
    201c:	bl	0 <__cxa_atexit>
    2020:	mov	x0, x26
    2024:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2028:	add	x1, x1, #0x0
    202c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2030:	ldr	x0, [sp, #2240]
    2034:	str	x0, [sp, #2280]
    2038:	ldr	x0, [sp, #2248]
    203c:	mov	w2, #0x0                   	// #0
    2040:	mov	w1, #0x0                   	// #0
    2044:	strb	wzr, [sp, #2160]
    2048:	str	x27, [sp, #2200]
    204c:	str	x0, [sp, #2288]
    2050:	mov	x0, x25
    2054:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2058:	strb	wzr, [x23, #1048]
    205c:	ldr	x0, [sp, #144]
    2060:	str	x0, [x23, #1056]
    2064:	mov	w0, #0x100                 	// #256
    2068:	strh	w0, [x23, #1064]
    206c:	ldr	x0, [sp, #128]
    2070:	str	x0, [x23, #912]
    2074:	ldr	x0, [sp, #152]
    2078:	str	x0, [x23, #1072]
    207c:	ldr	x0, [sp, #160]
    2080:	str	x0, [x23, #1104]
    2084:	ldr	x0, [sp, #168]
    2088:	str	x0, [x23, #1096]
    208c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2090:	mov	x0, x19
    2094:	add	x1, x1, #0x0
    2098:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    209c:	add	x0, sp, #0x8c0
    20a0:	ldp	x1, x2, [x0, #216]
    20a4:	mov	x0, x25
    20a8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    20ac:	ldr	x2, [sp, #112]
    20b0:	mov	x1, x22
    20b4:	mov	x0, x25
    20b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20bc:	mov	x0, x25
    20c0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20c4:	mov	x2, x21
    20c8:	mov	x1, x25
    20cc:	mov	x0, x24
    20d0:	bl	0 <__cxa_atexit>
    20d4:	mov	x0, x22
    20d8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20dc:	add	x1, x1, #0x0
    20e0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20e4:	ldr	x0, [sp, #2280]
    20e8:	str	x0, [sp, #2456]
    20ec:	ldr	x0, [sp, #2288]
    20f0:	add	x25, x23, #0x520
    20f4:	str	x0, [sp, #2464]
    20f8:	mov	x3, x26
    20fc:	ldr	x0, [sp, #112]
    2100:	mov	x2, x19
    2104:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2108:	add	x1, x1, #0x0
    210c:	strb	wzr, [sp, #2200]
    2110:	str	x0, [sp, #2240]
    2114:	mov	x0, x25
    2118:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    211c:	mov	x2, x21
    2120:	mov	x1, x25
    2124:	mov	x0, x24
    2128:	bl	0 <__cxa_atexit>
    212c:	mov	x0, x26
    2130:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2134:	add	x1, x1, #0x0
    2138:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    213c:	ldr	x0, [sp, #2240]
    2140:	add	x25, x23, #0x5e8
    2144:	str	x0, [sp, #2280]
    2148:	mov	w2, #0x0                   	// #0
    214c:	ldr	x0, [sp, #2248]
    2150:	mov	w1, #0x0                   	// #0
    2154:	strb	wzr, [sp, #2160]
    2158:	str	x27, [sp, #2200]
    215c:	str	x0, [sp, #2288]
    2160:	mov	x0, x25
    2164:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2168:	strb	wzr, [x23, #1648]
    216c:	ldr	x0, [sp, #144]
    2170:	str	x0, [x23, #1656]
    2174:	mov	w0, #0x100                 	// #256
    2178:	strh	w0, [x23, #1664]
    217c:	ldr	x0, [sp, #128]
    2180:	str	x0, [x23, #1512]
    2184:	ldr	x0, [sp, #152]
    2188:	str	x0, [x23, #1672]
    218c:	ldr	x0, [sp, #160]
    2190:	str	x0, [x23, #1704]
    2194:	ldr	x0, [sp, #168]
    2198:	str	x0, [x23, #1696]
    219c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21a0:	mov	x0, x19
    21a4:	add	x1, x1, #0x0
    21a8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21ac:	add	x0, sp, #0x8c0
    21b0:	ldp	x1, x2, [x0, #216]
    21b4:	mov	x0, x25
    21b8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    21bc:	ldr	x2, [sp, #112]
    21c0:	mov	x1, x22
    21c4:	mov	x0, x25
    21c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21cc:	mov	x0, x25
    21d0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    21d4:	mov	x2, x21
    21d8:	mov	x1, x25
    21dc:	mov	x0, x24
    21e0:	bl	0 <__cxa_atexit>
    21e4:	mov	x0, x26
    21e8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21ec:	add	x1, x1, #0x0
    21f0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21f4:	ldr	x0, [sp, #2240]
    21f8:	add	x25, x23, #0x458
    21fc:	str	x0, [sp, #2280]
    2200:	mov	w2, #0x0                   	// #0
    2204:	ldr	x0, [sp, #2248]
    2208:	mov	w1, #0x0                   	// #0
    220c:	strb	wzr, [sp, #2160]
    2210:	str	x27, [sp, #2200]
    2214:	str	x0, [sp, #2288]
    2218:	mov	x0, x25
    221c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2220:	strb	wzr, [x23, #1248]
    2224:	ldr	x0, [sp, #144]
    2228:	str	x0, [x23, #1256]
    222c:	mov	w0, #0x100                 	// #256
    2230:	strh	w0, [x23, #1264]
    2234:	ldr	x0, [sp, #128]
    2238:	str	x0, [x23, #1112]
    223c:	ldr	x0, [sp, #152]
    2240:	str	x0, [x23, #1272]
    2244:	ldr	x0, [sp, #160]
    2248:	str	x0, [x23, #1304]
    224c:	ldr	x0, [sp, #168]
    2250:	str	x0, [x23, #1296]
    2254:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2258:	mov	x0, x19
    225c:	add	x1, x1, #0x0
    2260:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2264:	add	x0, sp, #0x8c0
    2268:	ldp	x1, x2, [x0, #216]
    226c:	mov	x0, x25
    2270:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2274:	ldr	x2, [sp, #112]
    2278:	mov	x1, x22
    227c:	mov	x0, x25
    2280:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2284:	mov	x0, x25
    2288:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    228c:	mov	x2, x21
    2290:	mov	x1, x25
    2294:	mov	x0, x24
    2298:	bl	0 <__cxa_atexit>
    229c:	mov	x0, x22
    22a0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22a4:	add	x1, x1, #0x0
    22a8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22ac:	ldr	x3, [sp, #2280]
    22b0:	add	x25, x23, #0x778
    22b4:	mov	x0, x25
    22b8:	mov	w2, #0x0                   	// #0
    22bc:	mov	w1, #0x0                   	// #0
    22c0:	str	x3, [sp, #176]
    22c4:	ldr	x28, [sp, #2288]
    22c8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22cc:	ldr	x8, [sp, #208]
    22d0:	mov	w0, #0x1                   	// #1
    22d4:	ldr	x9, [sp, #224]
    22d8:	str	wzr, [x23, #2048]
    22dc:	ldr	x4, [sp, #240]
    22e0:	str	wzr, [x23, #2064]
    22e4:	ldr	x5, [sp, #256]
    22e8:	str	x5, [x23, #1912]
    22ec:	ldr	x6, [sp, #272]
    22f0:	str	x6, [x23, #2056]
    22f4:	strb	w0, [x23, #2068]
    22f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22fc:	str	x4, [x23, #2072]
    2300:	mov	x0, x19
    2304:	str	x8, [x23, #2096]
    2308:	add	x1, x1, #0x0
    230c:	str	x9, [x23, #2104]
    2310:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2314:	add	x0, sp, #0x8c0
    2318:	ldp	x1, x2, [x0, #216]
    231c:	mov	x0, x25
    2320:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2324:	str	x28, [x23, #1952]
    2328:	ldr	x3, [sp, #176]
    232c:	mov	w0, #0x1                   	// #1
    2330:	str	x3, [x23, #1944]
    2334:	str	wzr, [x23, #2048]
    2338:	str	wzr, [x23, #2064]
    233c:	strb	w0, [x23, #2068]
    2340:	mov	x0, x25
    2344:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2348:	ldr	x7, [sp, #192]
    234c:	mov	x2, x21
    2350:	mov	x1, x25
    2354:	add	x25, x23, #0x840
    2358:	mov	x0, x7
    235c:	bl	0 <__cxa_atexit>
    2360:	mov	x0, x22
    2364:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2368:	add	x1, x1, #0x0
    236c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2370:	ldr	x0, [sp, #2280]
    2374:	str	x0, [sp, #2456]
    2378:	ldr	x0, [sp, #2288]
    237c:	str	x0, [sp, #2464]
    2380:	ldr	x0, [sp, #112]
    2384:	mov	x3, x26
    2388:	mov	x2, x19
    238c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2390:	add	x1, x1, #0x0
    2394:	strb	wzr, [sp, #2200]
    2398:	str	x0, [sp, #2240]
    239c:	mov	x0, x25
    23a0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23a4:	mov	x2, x21
    23a8:	mov	x1, x25
    23ac:	mov	x0, x24
    23b0:	bl	0 <__cxa_atexit>
    23b4:	mov	x0, x26
    23b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23bc:	add	x1, x1, #0x0
    23c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23c4:	ldr	x0, [sp, #2240]
    23c8:	str	x0, [sp, #2280]
    23cc:	ldr	x0, [sp, #2248]
    23d0:	add	x25, x23, #0x6b0
    23d4:	str	x0, [sp, #2288]
    23d8:	mov	w0, #0x1                   	// #1
    23dc:	mov	w2, #0x0                   	// #0
    23e0:	mov	w1, #0x0                   	// #0
    23e4:	strb	w0, [sp, #2160]
    23e8:	mov	x0, x25
    23ec:	str	x27, [sp, #2200]
    23f0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23f4:	ldr	x0, [sp, #144]
    23f8:	str	x0, [x23, #1856]
    23fc:	mov	w0, #0x100                 	// #256
    2400:	strh	w0, [x23, #1864]
    2404:	ldr	x0, [sp, #128]
    2408:	str	x0, [x23, #1712]
    240c:	ldr	x0, [sp, #152]
    2410:	str	x0, [x23, #1872]
    2414:	ldr	x0, [sp, #160]
    2418:	str	x0, [x23, #1904]
    241c:	ldr	x0, [sp, #168]
    2420:	strb	wzr, [x23, #1848]
    2424:	str	x0, [x23, #1896]
    2428:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    242c:	mov	x0, x19
    2430:	add	x1, x1, #0x0
    2434:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2438:	add	x26, sp, #0x848
    243c:	add	x0, sp, #0x8c0
    2440:	ldp	x1, x2, [x0, #216]
    2444:	mov	x0, x25
    2448:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    244c:	ldr	x2, [sp, #112]
    2450:	mov	x1, x22
    2454:	mov	x0, x25
    2458:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    245c:	mov	x0, x25
    2460:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2464:	mov	x2, x21
    2468:	mov	x1, x25
    246c:	mov	x0, x24
    2470:	add	x25, sp, #0x248
    2474:	bl	0 <__cxa_atexit>
    2478:	mov	x0, x25
    247c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2480:	add	x1, x1, #0x0
    2484:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2488:	ldr	x14, [sp, #584]
    248c:	add	x2, x20, #0x5a0
    2490:	ldr	x0, [sp, #592]
    2494:	stp	x0, x14, [sp, #176]
    2498:	add	x0, x20, #0x550
    249c:	add	x14, sp, #0x8c0
    24a0:	add	x15, x20, #0x5c8
    24a4:	mov	x28, x14
    24a8:	ldp	x12, x13, [x0]
    24ac:	stp	x12, x13, [x14, #-120]
    24b0:	ldp	x10, x11, [x0, #16]
    24b4:	add	x0, x20, #0x578
    24b8:	stp	x10, x11, [x14, #-104]
    24bc:	ldp	x8, x9, [x0]
    24c0:	stp	x8, x9, [x14, #-80]
    24c4:	ldp	x6, x7, [x0, #16]
    24c8:	stp	x6, x7, [x14, #-64]
    24cc:	ldp	x0, x1, [x2]
    24d0:	stp	x0, x1, [sp, #112]
    24d4:	ldp	x4, x5, [x15]
    24d8:	stp	x4, x5, [x28]
    24dc:	ldp	x0, x1, [x2, #16]
    24e0:	stp	x0, x1, [x28, #-24]
    24e4:	ldp	x2, x3, [x15, #16]
    24e8:	stp	x2, x3, [x28, #16]
    24ec:	ldp	x14, x15, [sp, #112]
    24f0:	stp	x14, x15, [x28, #-40]
    24f4:	ldr	x18, [x20, #1392]
    24f8:	stp	x12, x13, [x28, #40]
    24fc:	ldr	x17, [x20, #1432]
    2500:	stp	x10, x11, [x28, #56]
    2504:	ldr	x16, [x20, #1472]
    2508:	str	x18, [sp, #2152]
    250c:	ldr	x30, [x20, #1512]
    2510:	str	x17, [sp, #2192]
    2514:	str	x16, [sp, #2232]
    2518:	str	x30, [sp, #2272]
    251c:	str	x18, [sp, #2312]
    2520:	stp	x6, x7, [x28, #96]
    2524:	ldp	x6, x7, [sp, #112]
    2528:	stp	x8, x9, [x28, #80]
    252c:	stp	x6, x7, [x28, #120]
    2530:	stp	x0, x1, [x28, #136]
    2534:	mov	x1, x22
    2538:	mov	x0, x19
    253c:	stp	x4, x5, [x28, #160]
    2540:	stp	x2, x3, [x28, #176]
    2544:	mov	x2, #0x4                   	// #4
    2548:	str	x17, [sp, #2352]
    254c:	str	x16, [sp, #2392]
    2550:	str	x30, [sp, #2432]
    2554:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2558:	ldr	x0, [sp, #104]
    255c:	mov	w2, #0x0                   	// #0
    2560:	mov	w1, #0x0                   	// #0
    2564:	add	x28, x0, #0x660
    2568:	mov	x0, x28
    256c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2570:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2574:	ldr	x1, [sp, #104]
    2578:	str	wzr, [x28, #136]
    257c:	ldr	x0, [x0]
    2580:	str	wzr, [x28, #152]
    2584:	str	x28, [x28, #168]
    2588:	add	x0, x0, #0x10
    258c:	str	x0, [x28, #144]
    2590:	mov	w0, #0x1                   	// #1
    2594:	strb	w0, [x28, #156]
    2598:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    259c:	ldr	x0, [x0]
    25a0:	add	x0, x0, #0x10
    25a4:	str	x0, [x1, #1632]
    25a8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25ac:	ldr	x0, [x0]
    25b0:	add	x0, x0, #0x10
    25b4:	str	x0, [x28, #160]
    25b8:	add	x0, x1, #0x720
    25bc:	str	x0, [x28, #176]
    25c0:	mov	x0, #0x800000000           	// #34359738368
    25c4:	str	x0, [x28, #184]
    25c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25cc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25d0:	add	x1, x1, #0x0
    25d4:	ldr	x0, [x0]
    25d8:	str	x0, [x28, #600]
    25dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25e0:	ldr	x0, [x0]
    25e4:	str	x0, [x28, #592]
    25e8:	mov	x0, x22
    25ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    25f0:	add	x0, sp, #0x8c0
    25f4:	ldp	x1, x2, [x0, #40]
    25f8:	mov	x0, x28
    25fc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2600:	ldp	x0, x14, [sp, #176]
    2604:	stp	x14, x0, [x28, #32]
    2608:	mov	x1, x28
    260c:	mov	w0, #0x1                   	// #1
    2610:	str	w0, [x28, #136]
    2614:	strb	w0, [x28, #156]
    2618:	mov	w0, #0x1                   	// #1
    261c:	str	w0, [x28, #152]
    2620:	mov	x0, x19
    2624:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2628:	mov	x0, x28
    262c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2630:	mov	x0, x19
    2634:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2638:	mov	x2, x21
    263c:	mov	x1, x28
    2640:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2644:	add	x0, x0, #0x0
    2648:	bl	0 <__cxa_atexit>
    264c:	mov	x0, x26
    2650:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2654:	add	x1, x1, #0x0
    2658:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    265c:	add	x0, x20, #0x5f0
    2660:	add	x1, sp, #0x8c0
    2664:	ldr	x13, [x20, #1552]
    2668:	add	x12, sp, #0x8c0
    266c:	ldp	x8, x9, [x0]
    2670:	add	x15, sp, #0x200
    2674:	ldp	x6, x7, [x0, #16]
    2678:	add	x0, x20, #0x618
    267c:	add	x20, x20, #0x640
    2680:	stp	x8, x9, [x1, #40]
    2684:	ldur	x14, [x20, #-8]
    2688:	stp	x6, x7, [x1, #56]
    268c:	ldp	x10, x11, [x20]
    2690:	stp	x10, x11, [x1, #-40]
    2694:	ldp	x4, x5, [x0]
    2698:	stp	x4, x5, [x1]
    269c:	ldp	x2, x3, [x0, #16]
    26a0:	stp	x2, x3, [x1, #16]
    26a4:	ldp	x0, x1, [x20, #16]
    26a8:	stp	x0, x1, [x12, #-24]
    26ac:	ldr	x12, [x20, #32]
    26b0:	str	x12, [sp, #2232]
    26b4:	str	x14, [sp, #2272]
    26b8:	str	x13, [sp, #2312]
    26bc:	ldr	x28, [sp, #2120]
    26c0:	ldr	x22, [sp, #2128]
    26c4:	stp	x8, x9, [x15, #16]
    26c8:	mov	x8, x19
    26cc:	stp	x6, x7, [x15, #32]
    26d0:	stp	x10, x11, [sp, #432]
    26d4:	stp	x0, x1, [sp, #448]
    26d8:	add	x1, sp, #0x1e0
    26dc:	add	x0, sp, #0x210
    26e0:	str	x12, [sp, #464]
    26e4:	stp	x4, x5, [sp, #480]
    26e8:	stp	x2, x3, [sp, #496]
    26ec:	add	x2, sp, #0x1b0
    26f0:	str	x14, [sp, #512]
    26f4:	str	x13, [sp, #560]
    26f8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    26fc:	ldr	x0, [sp, #104]
    2700:	mov	w2, #0x0                   	// #0
    2704:	mov	w1, #0x0                   	// #0
    2708:	add	x20, x0, #0x8c0
    270c:	mov	x0, x20
    2710:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2714:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2718:	ldr	x1, [sp, #104]
    271c:	str	wzr, [x20, #136]
    2720:	ldr	x0, [x0]
    2724:	str	wzr, [x20, #152]
    2728:	str	x20, [x20, #168]
    272c:	add	x0, x0, #0x10
    2730:	str	x0, [x20, #144]
    2734:	mov	w0, #0x1                   	// #1
    2738:	strb	w0, [x20, #156]
    273c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2740:	ldr	x0, [x0]
    2744:	add	x0, x0, #0x10
    2748:	str	x0, [x1, #2240]
    274c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2750:	ldr	x0, [x0]
    2754:	add	x0, x0, #0x10
    2758:	str	x0, [x20, #160]
    275c:	add	x0, x1, #0x980
    2760:	str	x0, [x20, #176]
    2764:	mov	x0, #0x800000000           	// #34359738368
    2768:	str	x0, [x20, #184]
    276c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2770:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2774:	add	x1, x1, #0x0
    2778:	ldr	x0, [x0]
    277c:	str	x0, [x20, #600]
    2780:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2784:	ldr	x0, [x0]
    2788:	str	x0, [x20, #592]
    278c:	mov	x0, x27
    2790:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2794:	add	x0, sp, #0x8c0
    2798:	ldp	x1, x2, [x0, #-80]
    279c:	mov	x0, x20
    27a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    27a4:	stp	x28, x22, [x20, #32]
    27a8:	mov	x1, x20
    27ac:	mov	w0, #0x1                   	// #1
    27b0:	str	wzr, [x20, #136]
    27b4:	str	wzr, [x20, #152]
    27b8:	strb	w0, [x20, #156]
    27bc:	mov	x0, x19
    27c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27c4:	mov	x0, x20
    27c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    27cc:	mov	x0, x19
    27d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27d4:	mov	x2, x21
    27d8:	mov	x1, x20
    27dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27e0:	add	x0, x0, #0x0
    27e4:	bl	0 <__cxa_atexit>
    27e8:	add	x20, x23, #0xc30
    27ec:	mov	x0, x27
    27f0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27f4:	add	x1, x1, #0x0
    27f8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    27fc:	ldr	x0, [sp, #2160]
    2800:	str	x0, [sp, #2456]
    2804:	ldr	x0, [sp, #2168]
    2808:	mov	x3, x26
    280c:	mov	x2, x19
    2810:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2814:	add	x1, x1, #0x0
    2818:	strb	wzr, [sp, #584]
    281c:	str	x25, [sp, #2120]
    2820:	str	x0, [sp, #2464]
    2824:	mov	x0, x20
    2828:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    282c:	mov	x2, x21
    2830:	mov	x1, x20
    2834:	mov	x0, x24
    2838:	bl	0 <__cxa_atexit>
    283c:	mov	x0, x26
    2840:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2844:	add	x1, x1, #0x0
    2848:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    284c:	ldr	x0, [sp, #2120]
    2850:	str	x0, [sp, #2160]
    2854:	ldr	x0, [sp, #2128]
    2858:	add	x20, x23, #0xb68
    285c:	str	x0, [sp, #2168]
    2860:	add	x0, sp, #0x247
    2864:	mov	w2, #0x0                   	// #0
    2868:	mov	w1, #0x0                   	// #0
    286c:	strb	wzr, [sp, #583]
    2870:	str	x0, [sp, #584]
    2874:	mov	x0, x20
    2878:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    287c:	strb	wzr, [x23, #3056]
    2880:	ldr	x0, [sp, #144]
    2884:	str	x0, [x23, #3064]
    2888:	mov	w0, #0x100                 	// #256
    288c:	strh	w0, [x23, #3072]
    2890:	ldr	x0, [sp, #128]
    2894:	str	x0, [x23, #2920]
    2898:	ldr	x0, [sp, #152]
    289c:	str	x0, [x23, #3080]
    28a0:	ldr	x0, [sp, #160]
    28a4:	str	x0, [x23, #3112]
    28a8:	ldr	x0, [sp, #168]
    28ac:	str	x0, [x23, #3104]
    28b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28b4:	mov	x0, x19
    28b8:	add	x1, x1, #0x0
    28bc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28c0:	add	x0, sp, #0x8c0
    28c4:	ldp	x1, x2, [x0, #216]
    28c8:	mov	x0, x20
    28cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    28d0:	mov	x2, x25
    28d4:	mov	x1, x27
    28d8:	mov	x0, x20
    28dc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    28e0:	mov	x0, x20
    28e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    28e8:	mov	x2, x21
    28ec:	mov	x1, x20
    28f0:	mov	x0, x24
    28f4:	bl	0 <__cxa_atexit>
    28f8:	mov	x0, x27
    28fc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2900:	add	x1, x1, #0x0
    2904:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2908:	ldr	x0, [sp, #2160]
    290c:	add	x20, x23, #0xcf8
    2910:	str	x0, [sp, #2456]
    2914:	mov	x3, x26
    2918:	ldr	x0, [sp, #2168]
    291c:	mov	x2, x19
    2920:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2924:	add	x1, x1, #0x0
    2928:	strb	wzr, [sp, #584]
    292c:	add	x23, x23, #0xdc0
    2930:	str	x25, [sp, #2120]
    2934:	str	x0, [sp, #2464]
    2938:	mov	x0, x20
    293c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2940:	mov	x2, x21
    2944:	mov	x1, x20
    2948:	mov	x0, x24
    294c:	bl	0 <__cxa_atexit>
    2950:	mov	x0, x27
    2954:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2958:	add	x1, x1, #0x0
    295c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2960:	mov	x3, x26
    2964:	mov	x2, x19
    2968:	ldr	x0, [sp, #2160]
    296c:	str	x0, [sp, #2456]
    2970:	ldr	x0, [sp, #2168]
    2974:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2978:	add	x1, x1, #0x0
    297c:	strb	wzr, [sp, #584]
    2980:	str	x25, [sp, #2120]
    2984:	str	x0, [sp, #2464]
    2988:	mov	x0, x23
    298c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2990:	mov	x2, x21
    2994:	mov	x1, x23
    2998:	mov	x0, x24
    299c:	bl	0 <__cxa_atexit>
    29a0:	ldp	x29, x30, [sp]
    29a4:	ldp	x19, x20, [sp, #16]
    29a8:	ldp	x21, x22, [sp, #32]
    29ac:	ldp	x23, x24, [sp, #48]
    29b0:	ldp	x25, x26, [sp, #64]
    29b4:	ldp	x27, x28, [sp, #80]
    29b8:	add	sp, sp, #0xa60
    29bc:	ret

00000000000029c0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
    29c0:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl5aliasD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x90                  	// #144
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x100                 	// #256
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0xc8                  	// #200
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x99                  	// #153
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  14:	add	x0, x0, #0x20
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w1, w1
   8:	add	x0, x0, #0x10
   c:	mov	x29, sp
  10:	bl	0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  14:	ldp	x29, x30, [sp], #16
  18:	ldp	x0, x1, [x0, #16]
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>:
   0:	ldrb	w1, [x0, #12]
   4:	cbnz	w1, 30 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv+0x30>
   8:	stp	x29, x30, [sp, #-16]!
   c:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  10:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  14:	mov	x29, sp
  18:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE8getValueEv>
  1c:	add	x3, x3, #0x0
  20:	add	x1, x1, #0x0
  24:	add	x0, x0, #0x0
  28:	mov	w2, #0x23a                 	// #570
  2c:	bl	0 <__assert_fail>
  30:	add	x0, x0, #0x8
  34:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w2, [x1, #12]
   4:	cbz	w2, 48 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x48>
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x0, x1
  1c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>
  20:	ldrb	w2, [x19, #12]
  24:	cbz	w2, 38 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x38>
  28:	ldr	w0, [x0]
  2c:	ldr	w1, [x19, #8]
  30:	cmp	w1, w0
  34:	cset	w2, ne  // ne = any
  38:	mov	w0, w2
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	w0, w2
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldrb	w0, [x0, #156]
  14:	cbz	w0, 28 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x28>
  18:	add	x0, x19, #0x90
  1c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>
  20:	ldr	w0, [x0]
  24:	str	w0, [x19, #136]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12DebuggerKindEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_4EABIEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	mov	x2, #0x30                  	// #48
  3c:	madd	x0, x1, x2, x0
  40:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	ldr	x1, [x0, #8]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x6
  20:	ldr	x1, [x1, #24]
  24:	cbz	x1, a0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa0>
  28:	stp	x4, x5, [sp, #72]
  2c:	ldr	w24, [x0, #24]
  30:	add	x22, sp, #0x88
  34:	add	x19, x0, #0x10
  38:	mov	x20, #0x0                   	// #0
  3c:	cmp	x20, x24
  40:	b.eq	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  50:	ldp	x0, x1, [x0]
  54:	stp	x0, x1, [sp, #136]
  58:	ldp	x1, x2, [sp, #72]
  5c:	mov	x0, x22
  60:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  64:	tst	w0, #0xff
  68:	b.eq	a8 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xa8>  // b.none
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  78:	add	x0, x0, #0x20
  7c:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  80:	ldr	w0, [x0]
  84:	str	w0, [x23]
  88:	mov	w0, #0x0                   	// #0
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x23, x24, [sp, #48]
  98:	ldp	x29, x30, [sp], #160
  9c:	ret
  a0:	stp	x2, x3, [sp, #72]
  a4:	b	2c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x2c>
  a8:	add	x20, x20, #0x1
  ac:	b	3c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x3c>
  b0:	add	x2, sp, #0x48
  b4:	add	x19, sp, #0x58
  b8:	mov	x0, x19
  bc:	add	x20, sp, #0x70
  c0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  c4:	add	x1, x1, #0x0
  c8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  cc:	mov	x0, x20
  d0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  d4:	add	x1, x1, #0x0
  d8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  dc:	mov	x8, x22
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ec:	bl	0 <_ZN4llvm4errsEv>
  f0:	mov	x4, x0
  f4:	mov	x1, x22
  f8:	mov	x0, x21
  fc:	mov	x2, #0x0                   	// #0
 100:	mov	x3, #0x0                   	// #0
 104:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 108:	and	w0, w0, #0xff
 10c:	b	8c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x8c>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x22, sp, #0x3c
  10:	mov	w21, w1
  14:	mov	x6, x22
  18:	mov	x1, x0
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x19, x0
  24:	add	x0, x0, #0xa0
  28:	str	wzr, [sp, #60]
  2c:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  30:	mov	w20, w0
  34:	tst	w0, #0xff
  38:	b.ne	64 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x64>  // b.any
  3c:	ldr	w0, [sp, #60]
  40:	str	w0, [x19, #136]
  44:	ldr	x0, [x19, #592]
  48:	strh	w21, [x19, #12]
  4c:	cbnz	x0, 54 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  50:	bl	0 <_ZSt25__throw_bad_function_callv>
  54:	ldr	x2, [x19, #600]
  58:	add	x0, x19, #0x240
  5c:	mov	x1, x22
  60:	blr	x2
  64:	mov	w0, w20
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldp	x24, x23, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x25, x1
  28:	sub	x1, x23, x24
  2c:	cmp	x0, x1, asr #2
  30:	b.ne	40 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	asr	x19, x1, #2
  44:	mov	x26, x2
  48:	cmp	x19, #0x0
  4c:	sub	x20, x25, x24
  50:	csinc	x1, x19, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	f0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	mov	x21, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #2
  70:	bl	0 <_Znwm>
  74:	mov	x21, x0
  78:	ldr	w0, [x26]
  7c:	cmp	x20, #0x0
  80:	str	w0, [x21, x20]
  84:	b.le	98 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x98>
  88:	mov	x2, x20
  8c:	mov	x1, x24
  90:	mov	x0, x21
  94:	bl	0 <memmove>
  98:	add	x20, x20, #0x4
  9c:	sub	x23, x23, x25
  a0:	add	x20, x21, x20
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x20
  b8:	bl	0 <memcpy>
  bc:	add	x20, x20, x23
  c0:	cbz	x24, cc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	add	x19, x21, x19, lsl #2
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	stp	x21, x20, [x22]
  dc:	str	x19, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x19, x0
  f4:	b	6c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	mov	x23, x0
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	str	x27, [sp, #80]
  2c:	sub	x1, x26, x24
  30:	cmp	x0, x1, asr #5
  34:	b.ne	44 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x44>  // b.any
  38:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <_ZSt20__throw_length_errorPKc>
  44:	asr	x3, x1, #5
  48:	mov	x22, x2
  4c:	cmp	x3, #0x0
  50:	sub	x25, x21, x24
  54:	csinc	x19, x3, xzr, ne  // ne = any
  58:	adds	x19, x19, x3
  5c:	b.cs	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>  // b.hs, b.nlast
  60:	mov	x20, #0x0                   	// #0
  64:	cbz	x19, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  68:	cmp	x19, x0
  6c:	csel	x19, x19, x0, ls  // ls = plast
  70:	lsl	x0, x19, #5
  74:	bl	0 <_Znwm>
  78:	mov	x20, x0
  7c:	add	x0, x20, x25
  80:	mov	x1, x22
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  88:	mov	x25, x24
  8c:	mov	x0, x20
  90:	add	x22, x0, #0x20
  94:	cmp	x21, x25
  98:	b.ne	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.any
  9c:	sub	x21, x25, x24
  a0:	mov	x22, x25
  a4:	add	x21, x21, #0x20
  a8:	add	x21, x20, x21
  ac:	mov	x27, x21
  b0:	cmp	x22, x26
  b4:	b.eq	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf4>  // b.none
  b8:	mov	x1, x22
  bc:	mov	x0, x27
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  c4:	add	x27, x27, #0x20
  c8:	mov	x0, x22
  cc:	add	x22, x22, #0x20
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  d4:	b	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>
  d8:	mov	x1, x25
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  e0:	mov	x0, x25
  e4:	add	x25, x25, #0x20
  e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  ec:	mov	x0, x22
  f0:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  f4:	sub	x22, x22, x25
  f8:	add	x21, x21, x22
  fc:	cbz	x24, 108 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x108>
 100:	mov	x0, x24
 104:	bl	0 <_ZdlPv>
 108:	add	x19, x20, x19, lsl #5
 10c:	ldp	x25, x26, [sp, #64]
 110:	ldr	x27, [sp, #80]
 114:	stp	x20, x21, [x23]
 118:	str	x19, [x23, #16]
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x23, x24, [sp, #48]
 128:	ldp	x29, x30, [sp], #96
 12c:	ret
 130:	mov	x19, x0
 134:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x40
  10:	mov	x19, x0
  14:	add	x0, x20, #0x10
  18:	str	x21, [sp, #32]
  1c:	str	w1, [sp, #60]
  20:	add	x21, sp, #0x60
  24:	stp	x0, xzr, [sp, #64]
  28:	strb	wzr, [sp, #80]
  2c:	cbnz	x4, a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa0>
  30:	add	x0, x21, #0x10
  34:	stp	x0, xzr, [sp, #96]
  38:	strb	wzr, [sp, #112]
  3c:	mov	x1, x21
  40:	mov	x0, x20
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  48:	mov	x0, x21
  4c:	add	x21, x19, #0x88
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  54:	ldp	x0, x1, [x21, #8]
  58:	cmp	x0, x1
  5c:	b.eq	c0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc0>  // b.none
  60:	mov	x1, x20
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  68:	ldr	x0, [x21, #8]
  6c:	add	x0, x0, #0x20
  70:	str	x0, [x21, #8]
  74:	add	x0, x19, #0xa0
  78:	ldr	w2, [sp, #60]
  7c:	strh	w2, [x19, #12]
  80:	ldp	x1, x3, [x0, #8]
  84:	cmp	x1, x3
  88:	b.eq	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>  // b.none
  8c:	str	w2, [x1], #4
  90:	str	x1, [x0, #8]
  94:	ldr	x0, [x19, #208]
  98:	cbnz	x0, e0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xe0>
  9c:	bl	0 <_ZSt25__throw_bad_function_callv>
  a0:	add	x0, x21, #0x10
  a4:	mov	x1, x4
  a8:	add	x2, x4, x5
  ac:	mov	w3, #0x0                   	// #0
  b0:	str	x0, [sp, #96]
  b4:	mov	x0, x21
  b8:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  bc:	b	3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x3c>
  c0:	mov	x1, x0
  c4:	mov	x2, x20
  c8:	mov	x0, x21
  cc:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d0:	b	74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>
  d4:	add	x2, sp, #0x3c
  d8:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  dc:	b	94 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x94>
  e0:	ldr	x2, [x19, #216]
  e4:	mov	x1, x20
  e8:	add	x0, x19, #0xc0
  ec:	blr	x2
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  f8:	mov	w0, #0x0                   	// #0
  fc:	ldp	x19, x20, [sp, #16]
 100:	ldr	x21, [sp, #32]
 104:	ldp	x29, x30, [sp], #128
 108:	ret

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5Timer4stopEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  14:	ldr	x1, [x19]
  18:	sub	x1, x0, x1
  1c:	ldr	x0, [x19, #8]
  20:	add	x0, x0, x1
  24:	str	x0, [x19, #8]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

0000000000000034 <_ZN3lld11ScopedTimer4stopEv>:
  34:	stp	x29, x30, [sp, #-32]!
  38:	mov	x29, sp
  3c:	str	x19, [sp, #16]
  40:	mov	x19, x0
  44:	ldr	x0, [x0]
  48:	cbz	x0, 54 <_ZN3lld11ScopedTimer4stopEv+0x20>
  4c:	bl	0 <_ZN3lld5Timer4stopEv>
  50:	str	xzr, [x19]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZN3lld11ScopedTimerD1Ev>:
  60:	b	34 <_ZN3lld11ScopedTimer4stopEv>

0000000000000064 <_ZNK3lld5Timer6millisEv>:
  64:	ldr	d0, [x0, #8]
  68:	mov	x0, #0x848000000000        	// #145685290680320
  6c:	movk	x0, #0x412e, lsl #48
  70:	fmov	d1, x0
  74:	scvtf	d0, d0
  78:	fdiv	d0, d0, d1
  7c:	ret

0000000000000080 <_ZN3lld5Timer5startEv>:
  80:	stp	x29, x30, [sp, #-48]!
  84:	mov	x29, sp
  88:	str	x19, [sp, #16]
  8c:	mov	x19, x0
  90:	ldr	x0, [x0, #72]
  94:	cbz	x0, bc <_ZN3lld5Timer5startEv+0x3c>
  98:	ldr	x1, [x19, #8]
  9c:	cbnz	x1, bc <_ZN3lld5Timer5startEv+0x3c>
  a0:	add	x0, x0, #0x10
  a4:	str	x19, [sp, #40]
  a8:	ldp	x1, x2, [x0, #8]
  ac:	cmp	x1, x2
  b0:	b.eq	d0 <_ZN3lld5Timer5startEv+0x50>  // b.none
  b4:	str	x19, [x1], #8
  b8:	str	x1, [x0, #8]
  bc:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  c0:	str	x0, [x19]
  c4:	ldr	x19, [sp, #16]
  c8:	ldp	x29, x30, [sp], #48
  cc:	ret
  d0:	add	x2, sp, #0x28
  d4:	bl	0 <_ZN3lld5Timer4stopEv>
  d8:	b	bc <_ZN3lld5Timer5startEv+0x3c>

00000000000000dc <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
  dc:	str	x1, [x0]
  e0:	mov	x0, x1
  e4:	b	80 <_ZN3lld5Timer5startEv>

00000000000000e8 <_ZNK3lld5Timer5printEidb>:
  e8:	stp	x29, x30, [sp, #-352]!
  ec:	mov	x29, sp
  f0:	stp	d8, d9, [sp, #96]
  f4:	fmov	d9, d0
  f8:	stp	x19, x20, [sp, #16]
  fc:	add	x20, sp, #0x100
 100:	add	x19, sp, #0xd8
 104:	stp	x21, x22, [sp, #32]
 108:	mov	x22, x0
 10c:	mov	w21, w1
 110:	stp	x23, x24, [sp, #48]
 114:	and	w24, w2, #0xff
 118:	add	x23, sp, #0x130
 11c:	stp	x25, x26, [sp, #64]
 120:	add	x25, sp, #0x98
 124:	add	x26, x19, #0x10
 128:	str	x27, [sp, #80]
 12c:	bl	64 <_ZNK3lld5Timer6millisEv>
 130:	mov	x0, #0x4059000000000000    	// #4636737291354636288
 134:	fmov	d8, x0
 138:	add	x0, x20, #0x10
 13c:	str	x0, [sp, #256]
 140:	fmul	d8, d0, d8
 144:	mov	x0, #0x2000000000          	// #137438953472
 148:	str	x0, [sp, #264]
 14c:	mov	w0, #0x1                   	// #1
 150:	str	w0, [sp, #336]
 154:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 158:	mov	w3, #0x0                   	// #0
 15c:	mov	x2, #0x0                   	// #0
 160:	fdiv	d8, d8, d9
 164:	mov	x1, #0x0                   	// #0
 168:	ldr	x0, [x0]
 16c:	stp	xzr, xzr, [sp, #312]
 170:	add	x27, sp, #0xb8
 174:	add	x0, x0, #0x10
 178:	str	x0, [sp, #304]
 17c:	mov	x0, x23
 180:	str	xzr, [sp, #328]
 184:	str	x20, [sp, #344]
 188:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 18c:	lsl	w1, w21, #1
 190:	mov	w2, #0x20                  	// #32
 194:	add	x0, x25, #0x10
 198:	str	x0, [sp, #152]
 19c:	sxtw	x1, w1
 1a0:	mov	x0, x25
 1a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 1a8:	add	x1, x22, #0x28
 1ac:	mov	x0, x25
 1b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 1b4:	mov	x1, x0
 1b8:	mov	x0, x27
 1bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 1c0:	mov	x0, x19
 1c4:	mov	w3, #0x0                   	// #0
 1c8:	adrp	x2, 0 <_ZN3lld5Timer4stopEv>
 1cc:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 1d0:	add	x2, x2, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	str	x26, [sp, #216]
 1dc:	bl	0 <_ZN3lld5Timer4stopEv>
 1e0:	ldp	x2, x0, [sp, #184]
 1e4:	mov	x3, #0xf                   	// #15
 1e8:	ldr	x1, [sp, #224]
 1ec:	add	x0, x0, x1
 1f0:	add	x1, x27, #0x10
 1f4:	cmp	x2, x1
 1f8:	ldr	x2, [sp, #200]
 1fc:	csel	x2, x2, x3, ne  // ne = any
 200:	cmp	x0, x2
 204:	b.ls	2d8 <_ZNK3lld5Timer5printEidb+0x1f0>  // b.plast
 208:	ldr	x1, [sp, #216]
 20c:	cmp	x1, x26
 210:	ldr	x1, [sp, #232]
 214:	csel	x1, x1, x3, ne  // ne = any
 218:	cmp	x0, x1
 21c:	b.hi	2d8 <_ZNK3lld5Timer5printEidb+0x1f0>  // b.pmore
 220:	mov	x2, x27
 224:	mov	x0, x19
 228:	mov	x1, #0x0                   	// #0
 22c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmRKS4_>
 230:	mov	x1, x0
 234:	add	x26, sp, #0x78
 238:	mov	x0, x26
 23c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 240:	mov	x0, x19
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 248:	mov	x0, x27
 24c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 250:	mov	x0, x25
 254:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 258:	mov	x0, x22
 25c:	ldr	x25, [sp, #120]
 260:	bl	64 <_ZNK3lld5Timer6millisEv>
 264:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 268:	add	x0, x0, #0x0
 26c:	str	x0, [sp, #224]
 270:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 274:	mov	x1, x19
 278:	str	d8, [sp, #232]
 27c:	ldr	x0, [x0]
 280:	str	x25, [sp, #248]
 284:	add	x0, x0, #0x10
 288:	str	x0, [sp, #216]
 28c:	fcvtzs	w0, d0
 290:	str	w0, [sp, #240]
 294:	mov	x0, x23
 298:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 29c:	stp	x20, xzr, [sp, #216]
 2a0:	mov	w0, #0x106                 	// #262
 2a4:	strh	w0, [sp, #232]
 2a8:	mov	x0, x19
 2ac:	bl	0 <_ZN3lld5Timer4stopEv>
 2b0:	tst	w0, #0xff
 2b4:	b.ne	2e8 <_ZNK3lld5Timer5printEidb+0x200>  // b.any
 2b8:	adrp	x3, 0 <_ZN3lld5Timer4stopEv>
 2bc:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 2c0:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 2c4:	add	x3, x3, #0x0
 2c8:	add	x1, x1, #0x0
 2cc:	add	x0, x0, #0x0
 2d0:	mov	w2, #0x128                 	// #296
 2d4:	bl	0 <__assert_fail>
 2d8:	mov	x1, x19
 2dc:	mov	x0, x27
 2e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 2e4:	b	230 <_ZNK3lld5Timer5printEidb+0x148>
 2e8:	bl	0 <_ZN3lld12errorHandlerEv>
 2ec:	mov	x1, x19
 2f0:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 2f4:	cbz	w24, 320 <_ZNK3lld5Timer5printEidb+0x238>
 2f8:	ldp	x19, x24, [x22, #16]
 2fc:	add	w21, w21, #0x1
 300:	cmp	x24, x19
 304:	b.eq	320 <_ZNK3lld5Timer5printEidb+0x238>  // b.none
 308:	fmov	d0, d9
 30c:	mov	w1, w21
 310:	ldr	x0, [x19], #8
 314:	mov	w2, #0x1                   	// #1
 318:	bl	e8 <_ZNK3lld5Timer5printEidb>
 31c:	b	300 <_ZNK3lld5Timer5printEidb+0x218>
 320:	mov	x0, x26
 324:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 328:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 32c:	add	x20, x20, #0x10
 330:	ldr	x0, [x0]
 334:	add	x0, x0, #0x10
 338:	str	x0, [sp, #304]
 33c:	mov	x0, x23
 340:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 344:	ldr	x0, [sp, #256]
 348:	cmp	x0, x20
 34c:	b.eq	354 <_ZNK3lld5Timer5printEidb+0x26c>  // b.none
 350:	bl	0 <free>
 354:	ldp	x19, x20, [sp, #16]
 358:	ldp	x21, x22, [sp, #32]
 35c:	ldp	x23, x24, [sp, #48]
 360:	ldp	x25, x26, [sp, #64]
 364:	ldr	x27, [sp, #80]
 368:	ldp	d8, d9, [sp, #96]
 36c:	ldp	x29, x30, [sp], #352
 370:	ret

0000000000000374 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 374:	stp	x29, x30, [sp, #-32]!
 378:	mov	x29, sp
 37c:	stp	x19, x20, [sp, #16]
 380:	mov	x19, x0
 384:	mov	x20, x3
 388:	str	xzr, [x0], #16
 38c:	add	x3, x19, #0x38
 390:	str	xzr, [x19, #16]
 394:	stp	xzr, xzr, [x0, #8]
 398:	cbnz	x1, 3b4 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x40>
 39c:	stp	x3, xzr, [x19, #40]
 3a0:	strb	wzr, [x19, #56]
 3a4:	str	x20, [x19, #72]
 3a8:	ldp	x19, x20, [sp, #16]
 3ac:	ldp	x29, x30, [sp], #32
 3b0:	ret
 3b4:	str	x3, [x19, #40]
 3b8:	add	x0, x19, #0x28
 3bc:	add	x2, x1, x2
 3c0:	mov	w3, #0x0                   	// #0
 3c4:	bl	0 <_ZN3lld5Timer4stopEv>
 3c8:	b	3a4 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x30>

00000000000003cc <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 3cc:	stp	x29, x30, [sp, #-32]!
 3d0:	mov	x29, sp
 3d4:	str	x19, [sp, #16]
 3d8:	mov	x19, x0
 3dc:	str	xzr, [x0], #16
 3e0:	add	x3, x19, #0x38
 3e4:	str	xzr, [x19, #16]
 3e8:	stp	xzr, xzr, [x0, #8]
 3ec:	cbnz	x1, 408 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x3c>
 3f0:	stp	x3, xzr, [x19, #40]
 3f4:	strb	wzr, [x19, #56]
 3f8:	str	xzr, [x19, #72]
 3fc:	ldr	x19, [sp, #16]
 400:	ldp	x29, x30, [sp], #32
 404:	ret
 408:	str	x3, [x19, #40]
 40c:	add	x0, x19, #0x28
 410:	add	x2, x1, x2
 414:	mov	w3, #0x0                   	// #0
 418:	bl	0 <_ZN3lld5Timer4stopEv>
 41c:	b	3f8 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x2c>

0000000000000420 <_ZN3lld5Timer4rootEv>:
 420:	stp	x29, x30, [sp, #-48]!
 424:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 428:	mov	x29, sp
 42c:	stp	x19, x20, [sp, #16]
 430:	add	x20, x0, #0x0
 434:	str	x21, [sp, #32]
 438:	ldarb	w1, [x20]
 43c:	mov	x19, x0
 440:	tbnz	w1, #0, 488 <_ZN3lld5Timer4rootEv+0x68>
 444:	mov	x0, x20
 448:	bl	0 <__cxa_guard_acquire>
 44c:	cbz	w0, 488 <_ZN3lld5Timer4rootEv+0x68>
 450:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 454:	add	x1, x1, #0x0
 458:	mov	x2, #0xf                   	// #15
 45c:	add	x21, x20, #0x8
 460:	mov	x0, x21
 464:	bl	3cc <_ZN3lld5TimerC1EN4llvm9StringRefE>
 468:	mov	x0, x20
 46c:	bl	0 <__cxa_guard_release>
 470:	adrp	x2, 0 <__dso_handle>
 474:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 478:	add	x2, x2, #0x0
 47c:	mov	x1, x21
 480:	add	x0, x0, #0x0
 484:	bl	0 <__cxa_atexit>
 488:	add	x0, x19, #0x0
 48c:	add	x0, x0, #0x8
 490:	ldp	x19, x20, [sp, #16]
 494:	ldr	x21, [sp, #32]
 498:	ldp	x29, x30, [sp], #48
 49c:	ret

00000000000004a0 <_ZN3lld5Timer5printEv>:
 4a0:	stp	x29, x30, [sp, #-112]!
 4a4:	mov	x29, sp
 4a8:	stp	x19, x20, [sp, #16]
 4ac:	mov	x19, x0
 4b0:	str	d8, [sp, #32]
 4b4:	bl	420 <_ZN3lld5Timer4rootEv>
 4b8:	bl	64 <_ZNK3lld5Timer6millisEv>
 4bc:	fmov	d8, d0
 4c0:	ldr	x20, [x19, #24]
 4c4:	ldr	x19, [x19, #16]
 4c8:	cmp	x19, x20
 4cc:	b.eq	4e8 <_ZN3lld5Timer5printEv+0x48>  // b.none
 4d0:	fmov	d0, d8
 4d4:	mov	w2, #0x1                   	// #1
 4d8:	ldr	x0, [x19], #8
 4dc:	mov	w1, #0x1                   	// #1
 4e0:	bl	e8 <_ZNK3lld5Timer5printEidb>
 4e4:	b	4c8 <_ZN3lld5Timer5printEv+0x28>
 4e8:	add	x19, sp, #0x50
 4ec:	mov	w2, #0x2d                  	// #45
 4f0:	add	x0, x19, #0x10
 4f4:	mov	x1, #0x31                  	// #49
 4f8:	str	x0, [sp, #80]
 4fc:	mov	x0, x19
 500:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 504:	add	x20, sp, #0x38
 508:	mov	w0, #0x104                 	// #260
 50c:	stp	x19, xzr, [sp, #56]
 510:	strh	w0, [sp, #72]
 514:	mov	x0, x20
 518:	bl	0 <_ZN3lld5Timer4stopEv>
 51c:	tst	w0, #0xff
 520:	b.ne	544 <_ZN3lld5Timer5printEv+0xa4>  // b.any
 524:	adrp	x3, 0 <_ZN3lld5Timer4stopEv>
 528:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 52c:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 530:	add	x3, x3, #0x0
 534:	add	x1, x1, #0x0
 538:	add	x0, x0, #0x0
 53c:	mov	w2, #0x11b                 	// #283
 540:	bl	0 <__assert_fail>
 544:	bl	0 <_ZN3lld12errorHandlerEv>
 548:	mov	x1, x20
 54c:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 550:	mov	x0, x19
 554:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 558:	bl	420 <_ZN3lld5Timer4rootEv>
 55c:	mov	x19, x0
 560:	bl	420 <_ZN3lld5Timer4rootEv>
 564:	bl	64 <_ZNK3lld5Timer6millisEv>
 568:	mov	x0, x19
 56c:	mov	w2, #0x0                   	// #0
 570:	mov	w1, #0x0                   	// #0
 574:	bl	e8 <_ZNK3lld5Timer5printEidb>
 578:	ldp	x19, x20, [sp, #16]
 57c:	ldr	d8, [sp, #32]
 580:	ldp	x29, x30, [sp], #112
 584:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	mov	x5, x0
   4:	mov	x0, x1
   8:	mov	w1, w2
   c:	ldr	w4, [x5, #24]
  10:	ldr	x2, [x5, #8]
  14:	ldr	x3, [x5, #32]
  18:	ldr	d0, [x5, #16]
  1c:	b	0 <snprintf>

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x28
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
  18:	ldr	x0, [x19, #16]
  1c:	cbz	x0, 2c <_ZN3lld5TimerD1Ev+0x2c>
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZdlPv>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w2, [x0, #16]
   4:	mov	x1, x0
   8:	ldrb	w0, [x0, #17]
   c:	cmp	w2, #0x1
  10:	b.hi	20 <_ZNK4llvm5Twine7isValidEv+0x20>  // b.pmore
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	ret
  20:	cbz	w0, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  24:	cmp	w0, #0x1
  28:	b.eq	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.none
  2c:	cmp	w2, #0x2
  30:	b.ne	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.any
  34:	ldr	x2, [x1]
  38:	ldrb	w3, [x2, #16]
  3c:	cbz	w3, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  40:	ldrb	w2, [x2, #17]
  44:	cmp	w2, #0x1
  48:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.ne	70 <_ZNK4llvm5Twine7isValidEv+0x70>  // b.any
  54:	ldr	x0, [x1, #8]
  58:	ldrb	w1, [x0, #16]
  5c:	cbz	w1, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  60:	ldrb	w0, [x0, #17]
  64:	cmp	w0, #0x1
  68:	cset	w0, ne  // ne = any
  6c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  70:	mov	w0, #0x1                   	// #1
  74:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  78:	mov	w0, #0x0                   	// #0
  7c:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>
  80:	cmp	w2, #0x2
  84:	b.eq	34 <_ZNK4llvm5Twine7isValidEv+0x34>  // b.none
  88:	b	1c <_ZNK4llvm5Twine7isValidEv+0x1c>

Disassembly of section .text._ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	ldp	x24, x23, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x0
  1c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x25, x1
  28:	sub	x1, x23, x24
  2c:	cmp	x0, x1, asr #3
  30:	b.ne	40 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x40>  // b.any
  34:	adrp	x0, 0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <_ZSt20__throw_length_errorPKc>
  40:	asr	x19, x1, #3
  44:	mov	x26, x2
  48:	cmp	x19, #0x0
  4c:	sub	x20, x25, x24
  50:	csinc	x1, x19, xzr, ne  // ne = any
  54:	adds	x19, x19, x1
  58:	b.cs	f0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf0>  // b.hs, b.nlast
  5c:	mov	x21, #0x0                   	// #0
  60:	cbz	x19, 78 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x78>
  64:	cmp	x19, x0
  68:	csel	x19, x19, x0, ls  // ls = plast
  6c:	lsl	x0, x19, #3
  70:	bl	0 <_Znwm>
  74:	mov	x21, x0
  78:	ldr	x0, [x26]
  7c:	str	x0, [x21, x20]
  80:	cmp	x20, #0x0
  84:	b.le	98 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>
  88:	mov	x2, x20
  8c:	mov	x1, x24
  90:	mov	x0, x21
  94:	bl	0 <memmove>
  98:	add	x20, x20, #0x8
  9c:	sub	x23, x23, x25
  a0:	add	x20, x21, x20
  a4:	cmp	x23, #0x0
  a8:	b.le	bc <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xbc>
  ac:	mov	x2, x23
  b0:	mov	x1, x25
  b4:	mov	x0, x20
  b8:	bl	0 <memcpy>
  bc:	add	x20, x20, x23
  c0:	cbz	x24, cc <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xcc>
  c4:	mov	x0, x24
  c8:	bl	0 <_ZdlPv>
  cc:	add	x19, x21, x19, lsl #3
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	stp	x21, x20, [x22]
  dc:	str	x19, [x22, #16]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #80
  ec:	ret
  f0:	mov	x19, x0
  f4:	b	6c <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x6c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x2
  1c:	cbnz	x1, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  20:	cbz	x2, 30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x30>
  24:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  28:	add	x0, x0, #0x0
  2c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  30:	sub	x0, x21, x20
  34:	str	x0, [sp, #56]
  38:	cmp	x0, #0xf
  3c:	b.ls	5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x5c>  // b.plast
  40:	add	x1, sp, #0x38
  44:	mov	x0, x19
  48:	mov	x2, #0x0                   	// #0
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	str	x0, [x19]
  54:	ldr	x0, [sp, #56]
  58:	str	x0, [x19, #16]
  5c:	ldr	x0, [x19]
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  6c:	ldr	x1, [x19]
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [x19, #8]
  78:	strb	wzr, [x1, x0]
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x0, x8, #0x10
   8:	adrp	x2, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   c:	mov	x29, sp
  10:	str	x19, [sp, #16]
  14:	mov	x19, x8
  18:	str	x0, [x8]
  1c:	add	x2, x2, #0x0
  20:	adrp	x1, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
  24:	add	x1, x1, #0x0
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
  2c:	mov	x0, #0xa                   	// #10
  30:	str	x0, [x19, #8]
  34:	ldr	x0, [x19]
  38:	strb	wzr, [x0, #10]
  3c:	mov	x0, x19
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
