read -sv run_verilog_mid/adder_32b_12_92_3e03207bb7bf48b82364d56aab32c27b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_92_3e03207bb7bf48b82364d56aab32c27b_yosys.v
