/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az564-353
+ date
Mon Apr 14 17:51:49 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1744653109
+ CACTUS_STARTTIME=1744653109
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.17.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.17.0
Compile date:      Apr 14 2025 (17:45:08)
Run date:          Apr 14 2025 (17:51:50+0000)
Run host:          fv-az564-353.umv0eqcl5qku3cwf2dcfspuvdc.ex.internal.cloudapp.net (pid=130378)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az564-353
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16373784KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=61036e61-ee27-5949-8007-1948b49c5aeb, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.8.0-1025-azure, OSVersion="#30~22.04.1-Ubuntu SMP Wed Mar 12 15:28:20 UTC 2025", HostName=fv-az564-353, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16373784KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125401 sec
      iterations=10000000... time=0.0125143 sec
      iterations=100000000... time=0.12442 sec
      iterations=900000000... time=1.12251 sec
      iterations=900000000... time=0.840303 sec
      result: 6.37831 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198526 sec
      iterations=10000000... time=0.0198299 sec
      iterations=100000000... time=0.198334 sec
      iterations=600000000... time=1.18996 sec
      result: 16.135 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018696 sec
      iterations=10000000... time=0.0187013 sec
      iterations=100000000... time=0.186879 sec
      iterations=600000000... time=1.11953 sec
      result: 8.57504 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000132408 sec
      iterations=10000... time=0.00124131 sec
      iterations=100000... time=0.0124339 sec
      iterations=1000000... time=0.124341 sec
      iterations=9000000... time=1.11949 sec
      result: 1.24388 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.00056128 sec
      iterations=10000... time=0.00529082 sec
      iterations=100000... time=0.0547068 sec
      iterations=1000000... time=0.53476 sec
      iterations=2000000... time=1.0722 sec
      result: 5.36102 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.51e-07 sec
      iterations=10... time=2.605e-06 sec
      iterations=100... time=4.298e-05 sec
      iterations=1000... time=0.000242132 sec
      iterations=10000... time=0.00245154 sec
      iterations=100000... time=0.0245016 sec
      iterations=1000000... time=0.2449 sec
      iterations=4000000... time=0.98088 sec
      iterations=8000000... time=1.9599 sec
      result: 100.315 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.153e-06 sec
      iterations=10... time=5.1706e-05 sec
      iterations=100... time=0.000573873 sec
      iterations=1000... time=0.00573782 sec
      iterations=10000... time=0.0505798 sec
      iterations=100000... time=0.482099 sec
      iterations=200000... time=0.966682 sec
      iterations=400000... time=1.92747 sec
      result: 81.6023 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.585e-06 sec
      iterations=10000... time=2.4836e-05 sec
      iterations=100000... time=0.000247492 sec
      iterations=1000000... time=0.0024903 sec
      iterations=10000000... time=0.0248523 sec
      iterations=100000000... time=0.248683 sec
      iterations=400000000... time=0.996646 sec
      iterations=800000000... time=1.99494 sec
      result: 0.311709 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.227e-06 sec
      iterations=10000... time=9.0199e-05 sec
      iterations=100000... time=0.00092496 sec
      iterations=1000000... time=0.00913808 sec
      iterations=10000000... time=0.090726 sec
      iterations=100000000... time=0.916611 sec
      iterations=200000000... time=1.83571 sec
      result: 1.14732 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=2.91e-07 sec
      iterations=10... time=2.675e-06 sec
      iterations=100... time=2.6029e-05 sec
      iterations=1000... time=0.000277308 sec
      iterations=10000... time=0.0026573 sec
      iterations=100000... time=0.026241 sec
      iterations=1000000... time=0.267404 sec
      iterations=4000000... time=1.06177 sec
      result: 92.5848 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.734e-06 sec
      iterations=10... time=4.7559e-05 sec
      iterations=100... time=0.000463407 sec
      iterations=1000... time=0.00462506 sec
      iterations=10000... time=0.0467154 sec
      iterations=100000... time=0.46411 sec
      iterations=200000... time=0.929406 sec
      iterations=400000... time=1.85588 sec
      result: 84.7503 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.0525e-05 sec
      iterations=10... time=0.000488042 sec
      iterations=100... time=0.00474909 sec
      iterations=1000... time=0.0469822 sec
      iterations=10000... time=0.454522 sec
      iterations=20000... time=0.913666 sec
      iterations=40000... time=1.84131 sec
      result: 0.0375384 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000152455 sec
      iterations=10... time=0.00159219 sec
      iterations=100... time=0.0155057 sec
      iterations=1000... time=0.154725 sec
      iterations=7000... time=1.09623 sec
      result: 0.155737 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.0882362 sec
      iterations=10... time=0.869523 sec
      iterations=20... time=1.72633 sec
      result: 0.0180834 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134016 sec
      iterations=10000000... time=0.0124626 sec
      iterations=100000000... time=0.124437 sec
      iterations=900000000... time=1.12041 sec
      iterations=900000000... time=0.842345 sec
      result: 6.47329 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198274 sec
      iterations=10000000... time=0.0198326 sec
      iterations=100000000... time=0.198331 sec
      iterations=600000000... time=1.19029 sec
      result: 16.1306 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188377 sec
      iterations=10000000... time=0.0186527 sec
      iterations=100000000... time=0.187796 sec
      iterations=600000000... time=1.13841 sec
      result: 8.43284 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124563 sec
      iterations=10000... time=0.00125272 sec
      iterations=100000... time=0.0124358 sec
      iterations=1000000... time=0.124363 sec
      iterations=9000000... time=1.12058 sec
      result: 1.24509 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000473725 sec
      iterations=10000... time=0.00461887 sec
      iterations=100000... time=0.0459378 sec
      iterations=1000000... time=0.458262 sec
      iterations=2000000... time=0.910867 sec
      iterations=4000000... time=1.82434 sec
      result: 4.56085 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.755e-07 sec
      iterations=10... time=3.582e-06 sec
      iterations=100... time=3.6388e-05 sec
      iterations=1000... time=0.000322753 sec
      iterations=10000... time=0.00264873 sec
      iterations=100000... time=0.024528 sec
      iterations=1000000... time=0.246014 sec
      iterations=4000000... time=0.981944 sec
      iterations=8000000... time=1.96278 sec
      result: 100.168 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.9065e-06 sec
      iterations=10... time=5.617e-05 sec
      iterations=100... time=0.000517458 sec
      iterations=1000... time=0.00580914 sec
      iterations=10000... time=0.0507637 sec
      iterations=100000... time=0.493156 sec
      iterations=200000... time=0.964369 sec
      iterations=400000... time=1.94346 sec
      result: 80.931 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.3215e-06 sec
      iterations=10000... time=3.4905e-05 sec
      iterations=100000... time=0.000282929 sec
      iterations=1000000... time=0.00255165 sec
      iterations=10000000... time=0.0249401 sec
      iterations=100000000... time=0.248884 sec
      iterations=400000000... time=0.996092 sec
      iterations=800000000... time=1.99548 sec
      result: 0.311794 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.40665e-05 sec
      iterations=10000... time=9.21375e-05 sec
      iterations=100000... time=0.000916358 sec
      iterations=1000000... time=0.00899691 sec
      iterations=10000000... time=0.0885357 sec
      iterations=100000000... time=0.886833 sec
      iterations=200000000... time=1.77185 sec
      result: 1.10741 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.915e-07 sec
      iterations=10... time=3.351e-06 sec
      iterations=100... time=3.30115e-05 sec
      iterations=1000... time=0.000295628 sec
      iterations=10000... time=0.00271662 sec
      iterations=100000... time=0.0270164 sec
      iterations=1000000... time=0.270432 sec
      iterations=4000000... time=1.08254 sec
      result: 90.8086 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.32645e-05 sec
      iterations=10... time=8.13625e-05 sec
      iterations=100... time=0.000682335 sec
      iterations=1000... time=0.00557226 sec
      iterations=10000... time=0.0477268 sec
      iterations=100000... time=0.460687 sec
      iterations=200000... time=0.924539 sec
      iterations=400000... time=1.84244 sec
      result: 85.3687 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.2158e-05 sec
      iterations=10... time=0.00011741 sec
      iterations=100... time=0.00122028 sec
      iterations=1000... time=0.0119838 sec
      iterations=10000... time=0.118346 sec
      iterations=90000... time=1.07688 sec
      result: 0.144418 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.59925e-05 sec
      iterations=10... time=0.000361641 sec
      iterations=100... time=0.00347464 sec
      iterations=1000... time=0.0375151 sec
      iterations=10000... time=0.382055 sec
      iterations=30000... time=1.17692 sec
      result: 0.621684 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000918768 sec
      iterations=10... time=0.0112842 sec
      iterations=100... time=0.112645 sec
      iterations=1000... time=1.11687 sec
      result: 1.39756 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Apr 14 17:52:57 UTC 2025
+ echo Done.
Done.
  Elapsed time: 68.3 s
