# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Final_Project_1.srcs/sim_1/new/Sim.vhd"

# Do not sort compile order
nosort
