<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May 19 21:03:01 2019" VIVADOVERSION="2015.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="M2" SIGIS="undef" SIGNAME="External_Ports_M2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_8_to_1_0" PORT="A2"/>
        <CONNECTION INSTANCE="mux_8_to_1_1" PORT="A2"/>
        <CONNECTION INSTANCE="tri_3_input_and_gate_0" PORT="B1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M1" SIGIS="undef" SIGNAME="External_Ports_M1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_8_to_1_0" PORT="A1"/>
        <CONNECTION INSTANCE="mux_8_to_1_1" PORT="A1"/>
        <CONNECTION INSTANCE="tri_3_input_and_gate_0" PORT="C1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M0" SIGIS="undef" SIGNAME="External_Ports_M0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_8_to_1_0" PORT="A0"/>
        <CONNECTION INSTANCE="mux_8_to_1_1" PORT="A0"/>
        <CONNECTION INSTANCE="tri_3_input_and_gate_0" PORT="A1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="six_not_gate_0" PORT="A1"/>
        <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="A1"/>
        <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="A1"/>
        <CONNECTION INSTANCE="xup_xor2_1" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="six_not_gate_0" PORT="A2"/>
        <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="B1"/>
        <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="B1"/>
        <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="A3"/>
        <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="A3"/>
        <CONNECTION INSTANCE="xup_xor2_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Cn" SIGIS="undef" SIGNAME="External_Ports_Cn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="B2"/>
        <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="B3"/>
        <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="B3"/>
        <CONNECTION INSTANCE="xup_xor2_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="mux_8_to_1_0_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_8_to_1_0" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="mux_8_to_1_1_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_8_to_1_1" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/four_2_input_and_gate_0" HWVERSION="1.0" INSTANCE="four_2_input_and_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="four_2_input_and_gate" VLNV="xilinx.com:XUP:four_2_input_and_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_four_2_input_and_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B1" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B2" SIGIS="undef" SIGNAME="External_Ports_Cn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A3" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B3" SIGIS="undef" SIGNAME="External_Ports_Cn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A4" SIGIS="undef" SIGNAME="six_not_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B4" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D0"/>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="A2"/>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="A5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="B2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y4" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="B4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/four_2_input_or_gate_0" HWVERSION="1.0" INSTANCE="four_2_input_or_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="four_2_input_or_gate" VLNV="xilinx.com:XUP:four_2_input_or_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_four_2_input_or_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B1" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B2" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A3" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B3" SIGIS="undef" SIGNAME="External_Ports_Cn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A4" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B4" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D1"/>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="A2"/>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="B4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y4" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mux_8_to_1_0" HWVERSION="1.0" INSTANCE="mux_8_to_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_8_to_1" VLNV="xilinx.com:xup:mux_8_to_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_8_to_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="External_Ports_M2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_M1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A0" SIGIS="undef" SIGNAME="External_Ports_M0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D7" SIGIS="undef"/>
        <PORT DIR="I" NAME="D6" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D5" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D4" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D3" SIGIS="undef" SIGNAME="six_not_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_0" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D2" SIGIS="undef" SIGNAME="six_not_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D1" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D0" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="mux_8_to_1_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q_n" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mux_8_to_1_1" HWVERSION="1.0" INSTANCE="mux_8_to_1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_8_to_1" VLNV="xilinx.com:xup:mux_8_to_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_8_to_1_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_n" SIGIS="undef" SIGNAME="tri_3_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tri_3_input_and_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="External_Ports_M2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_M1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A0" SIGIS="undef" SIGNAME="External_Ports_M0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D7" SIGIS="undef"/>
        <PORT DIR="I" NAME="D6" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D5" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D4" SIGIS="undef" SIGNAME="six_not_gate_1_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D3" SIGIS="undef" SIGNAME="six_not_gate_1_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D2" SIGIS="undef" SIGNAME="six_not_gate_1_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D1" SIGIS="undef" SIGNAME="six_not_gate_1_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D0" SIGIS="undef" SIGNAME="six_not_gate_1_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="Y5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="mux_8_to_1_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q_n" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/six_not_gate_0" HWVERSION="1.0" INSTANCE="six_not_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="six_not_gate" VLNV="xilinx.com:XUP:six_not_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_six_not_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A3" SIGIS="undef"/>
        <PORT DIR="I" NAME="A4" SIGIS="undef"/>
        <PORT DIR="I" NAME="A5" SIGIS="undef"/>
        <PORT DIR="I" NAME="A6" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="six_not_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D2"/>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="A4"/>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="A3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="six_not_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D3"/>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y4" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y5" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y6" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/six_not_gate_1" HWVERSION="1.0" INSTANCE="six_not_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="six_not_gate" VLNV="xilinx.com:XUP:six_not_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_six_not_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="six_not_gate_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_0" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A3" SIGIS="undef" SIGNAME="six_not_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="six_not_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A4" SIGIS="undef" SIGNAME="four_2_input_or_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_or_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A5" SIGIS="undef" SIGNAME="four_2_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="four_2_input_and_gate_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A6" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="six_not_gate_1_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="six_not_gate_1_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef" SIGNAME="six_not_gate_1_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y4" SIGIS="undef" SIGNAME="six_not_gate_1_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y5" SIGIS="undef" SIGNAME="six_not_gate_1_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y6" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/tri_3_input_and_gate_0" HWVERSION="1.0" INSTANCE="tri_3_input_and_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_3_input_and_gate" VLNV="xilinx.com:XUP:tri_3_input_and_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Delay" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_tri_3_input_and_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_M0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B1" SIGIS="undef" SIGNAME="External_Ports_M2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C1" SIGIS="undef" SIGNAME="External_Ports_M1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A2" SIGIS="undef"/>
        <PORT DIR="I" NAME="B2" SIGIS="undef"/>
        <PORT DIR="I" NAME="C2" SIGIS="undef"/>
        <PORT DIR="I" NAME="A3" SIGIS="undef"/>
        <PORT DIR="I" NAME="B3" SIGIS="undef"/>
        <PORT DIR="I" NAME="C3" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="tri_3_input_and_gate_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_1" PORT="S_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef"/>
        <PORT DIR="O" NAME="Y3" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_xor2_0" HWVERSION="1.0" INSTANCE="xup_xor2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_xor2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_Cn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D5"/>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_xor2_1" HWVERSION="1.0" INSTANCE="xup_xor2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_xor2_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_8_to_1_0" PORT="D4"/>
            <CONNECTION INSTANCE="six_not_gate_1" PORT="A1"/>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
