///Register `C1SCR` reader
pub struct R(crate::R<C1SCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<C1SCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<C1SCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<C1SCR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `C1SCR` writer
pub struct W(crate::W<C1SCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<C1SCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<C1SCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<C1SCR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `CH1C` reader - CH1C
pub type CH1C_R = crate::BitReader<CH1C_A>;
///CH1C
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CH1C_A {
    ///0: No action
    NoAction = 0,
    ///1: Processor receive channel n status bit clear
    Clear = 1,
}
impl From<CH1C_A> for bool {
    #[inline(always)]
    fn from(variant: CH1C_A) -> Self {
        variant as u8 != 0
    }
}
impl CH1C_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> CH1C_A {
        match self.bits {
            false => CH1C_A::NoAction,
            true => CH1C_A::Clear,
        }
    }
    ///Checks if the value of the field is `NoAction`
    #[inline(always)]
    pub fn is_no_action(&self) -> bool {
        *self == CH1C_A::NoAction
    }
    ///Checks if the value of the field is `Clear`
    #[inline(always)]
    pub fn is_clear(&self) -> bool {
        *self == CH1C_A::Clear
    }
}
///Field `CH1C` writer - CH1C
pub type CH1C_W<'a, const O: u8> = crate::BitWriter<'a, u32, C1SCR_SPEC, CH1C_A, O>;
impl<'a, const O: u8> CH1C_W<'a, O> {
    ///No action
    #[inline(always)]
    pub fn no_action(self) -> &'a mut W {
        self.variant(CH1C_A::NoAction)
    }
    ///Processor receive channel n status bit clear
    #[inline(always)]
    pub fn clear(self) -> &'a mut W {
        self.variant(CH1C_A::Clear)
    }
}
///Field `CH2C` reader - CH2C
pub use CH1C_R as CH2C_R;
///Field `CH3C` reader - CH3C
pub use CH1C_R as CH3C_R;
///Field `CH4C` reader - CH4C
pub use CH1C_R as CH4C_R;
///Field `CH5C` reader - CH5C
pub use CH1C_R as CH5C_R;
///Field `CH6C` reader - CH6C
pub use CH1C_R as CH6C_R;
///Field `CH2C` writer - CH2C
pub use CH1C_W as CH2C_W;
///Field `CH3C` writer - CH3C
pub use CH1C_W as CH3C_W;
///Field `CH4C` writer - CH4C
pub use CH1C_W as CH4C_W;
///Field `CH5C` writer - CH5C
pub use CH1C_W as CH5C_W;
///Field `CH6C` writer - CH6C
pub use CH1C_W as CH6C_W;
///Field `CH1S` reader - CH1S
pub type CH1S_R = crate::BitReader<CH1S_A>;
///CH1S
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CH1S_A {
    ///0: No action
    NoAction = 0,
    ///1: Processor transmit channel n status bit set
    Set = 1,
}
impl From<CH1S_A> for bool {
    #[inline(always)]
    fn from(variant: CH1S_A) -> Self {
        variant as u8 != 0
    }
}
impl CH1S_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> CH1S_A {
        match self.bits {
            false => CH1S_A::NoAction,
            true => CH1S_A::Set,
        }
    }
    ///Checks if the value of the field is `NoAction`
    #[inline(always)]
    pub fn is_no_action(&self) -> bool {
        *self == CH1S_A::NoAction
    }
    ///Checks if the value of the field is `Set`
    #[inline(always)]
    pub fn is_set(&self) -> bool {
        *self == CH1S_A::Set
    }
}
///Field `CH1S` writer - CH1S
pub type CH1S_W<'a, const O: u8> = crate::BitWriter<'a, u32, C1SCR_SPEC, CH1S_A, O>;
impl<'a, const O: u8> CH1S_W<'a, O> {
    ///No action
    #[inline(always)]
    pub fn no_action(self) -> &'a mut W {
        self.variant(CH1S_A::NoAction)
    }
    ///Processor transmit channel n status bit set
    #[inline(always)]
    pub fn set(self) -> &'a mut W {
        self.variant(CH1S_A::Set)
    }
}
///Field `CH2S` reader - CH2S
pub use CH1S_R as CH2S_R;
///Field `CH3S` reader - CH3S
pub use CH1S_R as CH3S_R;
///Field `CH4S` reader - CH4S
pub use CH1S_R as CH4S_R;
///Field `CH5S` reader - CH5S
pub use CH1S_R as CH5S_R;
///Field `CH6S` reader - CH6S
pub use CH1S_R as CH6S_R;
///Field `CH2S` writer - CH2S
pub use CH1S_W as CH2S_W;
///Field `CH3S` writer - CH3S
pub use CH1S_W as CH3S_W;
///Field `CH4S` writer - CH4S
pub use CH1S_W as CH4S_W;
///Field `CH5S` writer - CH5S
pub use CH1S_W as CH5S_W;
///Field `CH6S` writer - CH6S
pub use CH1S_W as CH6S_W;
impl R {
    ///Bit 0 - CH1C
    #[inline(always)]
    pub fn ch1c(&self) -> CH1C_R {
        CH1C_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - CH2C
    #[inline(always)]
    pub fn ch2c(&self) -> CH2C_R {
        CH2C_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - CH3C
    #[inline(always)]
    pub fn ch3c(&self) -> CH3C_R {
        CH3C_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - CH4C
    #[inline(always)]
    pub fn ch4c(&self) -> CH4C_R {
        CH4C_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - CH5C
    #[inline(always)]
    pub fn ch5c(&self) -> CH5C_R {
        CH5C_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - CH6C
    #[inline(always)]
    pub fn ch6c(&self) -> CH6C_R {
        CH6C_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 16 - CH1S
    #[inline(always)]
    pub fn ch1s(&self) -> CH1S_R {
        CH1S_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - CH2S
    #[inline(always)]
    pub fn ch2s(&self) -> CH2S_R {
        CH2S_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - CH3S
    #[inline(always)]
    pub fn ch3s(&self) -> CH3S_R {
        CH3S_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - CH4S
    #[inline(always)]
    pub fn ch4s(&self) -> CH4S_R {
        CH4S_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - CH5S
    #[inline(always)]
    pub fn ch5s(&self) -> CH5S_R {
        CH5S_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - CH6S
    #[inline(always)]
    pub fn ch6s(&self) -> CH6S_R {
        CH6S_R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - CH1C
    #[inline(always)]
    #[must_use]
    pub fn ch1c(&mut self) -> CH1C_W<0> {
        CH1C_W::new(self)
    }
    ///Bit 1 - CH2C
    #[inline(always)]
    #[must_use]
    pub fn ch2c(&mut self) -> CH2C_W<1> {
        CH2C_W::new(self)
    }
    ///Bit 2 - CH3C
    #[inline(always)]
    #[must_use]
    pub fn ch3c(&mut self) -> CH3C_W<2> {
        CH3C_W::new(self)
    }
    ///Bit 3 - CH4C
    #[inline(always)]
    #[must_use]
    pub fn ch4c(&mut self) -> CH4C_W<3> {
        CH4C_W::new(self)
    }
    ///Bit 4 - CH5C
    #[inline(always)]
    #[must_use]
    pub fn ch5c(&mut self) -> CH5C_W<4> {
        CH5C_W::new(self)
    }
    ///Bit 5 - CH6C
    #[inline(always)]
    #[must_use]
    pub fn ch6c(&mut self) -> CH6C_W<5> {
        CH6C_W::new(self)
    }
    ///Bit 16 - CH1S
    #[inline(always)]
    #[must_use]
    pub fn ch1s(&mut self) -> CH1S_W<16> {
        CH1S_W::new(self)
    }
    ///Bit 17 - CH2S
    #[inline(always)]
    #[must_use]
    pub fn ch2s(&mut self) -> CH2S_W<17> {
        CH2S_W::new(self)
    }
    ///Bit 18 - CH3S
    #[inline(always)]
    #[must_use]
    pub fn ch3s(&mut self) -> CH3S_W<18> {
        CH3S_W::new(self)
    }
    ///Bit 19 - CH4S
    #[inline(always)]
    #[must_use]
    pub fn ch4s(&mut self) -> CH4S_W<19> {
        CH4S_W::new(self)
    }
    ///Bit 20 - CH5S
    #[inline(always)]
    #[must_use]
    pub fn ch5s(&mut self) -> CH5S_W<20> {
        CH5S_W::new(self)
    }
    ///Bit 21 - CH6S
    #[inline(always)]
    #[must_use]
    pub fn ch6s(&mut self) -> CH6S_W<21> {
        CH6S_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Reading this register will always return 0x0000 0000.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [c1scr](index.html) module
pub struct C1SCR_SPEC;
impl crate::RegisterSpec for C1SCR_SPEC {
    type Ux = u32;
}
///`read()` method returns [c1scr::R](R) reader structure
impl crate::Readable for C1SCR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [c1scr::W](W) writer structure
impl crate::Writable for C1SCR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets C1SCR to value 0
impl crate::Resettable for C1SCR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
