// Seed: 2856180345
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0
    , id_3,
    input id_1,
    output logic id_2
);
  logic id_4;
  assign id_4 = id_1;
endmodule
