Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 17 14:50:17 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                 9370        0.073        0.000                      0                 9370        3.750        0.000                       0                  2871  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.419        0.000                      0                 9304        0.073        0.000                      0                 9304        3.750        0.000                       0                  2871  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.988        0.000                      0                   66        1.543        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 2.920ns (34.199%)  route 5.618ns (65.801%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 RAMD64E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.644     2.938    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X44Y84         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/Q
                         net (fo=335, routed)         1.279     4.673    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/ADDRD[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.152     4.825 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.780     5.605    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/ADDRA4
    SLICE_X42Y78         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     5.937 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMA/O
                         net (fo=3, routed)           0.551     6.488    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[12]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.612 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0/O
                         net (fo=2, routed)           0.947     7.559    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.152     7.711 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0/O
                         net (fo=2, routed)           0.698     8.409    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.124 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.124    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.238 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.779 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.819    10.599    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.334    10.933 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.544    11.476    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/D
    SLICE_X36Y82         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.471    12.650    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/WCLK
    SLICE_X36Y82         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830    11.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 2.920ns (34.220%)  route 5.613ns (65.780%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.644     2.938    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X44Y84         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/Q
                         net (fo=335, routed)         1.279     4.673    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/ADDRD[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.152     4.825 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.780     5.605    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/ADDRA4
    SLICE_X42Y78         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     5.937 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMA/O
                         net (fo=3, routed)           0.551     6.488    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[12]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.612 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0/O
                         net (fo=2, routed)           0.947     7.559    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.152     7.711 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0/O
                         net (fo=2, routed)           0.698     8.409    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.124 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.124    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.238 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.779 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.819    10.599    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.334    10.933 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.538    11.471    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/D
    SLICE_X42Y83         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.472    12.651    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/WCLK
    SLICE_X42Y83         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X42Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830    11.896    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 3.029ns (33.429%)  route 6.032ns (66.571%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.121 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[1]
                         net (fo=1, routed)           0.662    10.783    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[25]
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.303    11.086 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_24_26_i_2/O
                         net (fo=5, routed)           0.901    11.987    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/DIB
    SLICE_X30Y79         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.514    12.693    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMB/CLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X30Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.433    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.029ns (33.611%)  route 5.983ns (66.389%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.121 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[1]
                         net (fo=1, routed)           0.662    10.783    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[25]
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.303    11.086 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_24_26_i_2/O
                         net (fo=5, routed)           0.852    11.938    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/DIB
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.509    12.688    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/WCLK
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMB/CLK
                         clock pessimism              0.229    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X26Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.428    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.933ns (32.704%)  route 6.035ns (67.296%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.026 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[2]
                         net (fo=1, routed)           0.709    10.736    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[26]
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.302    11.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_24_26_i_3/O
                         net (fo=5, routed)           0.857    11.894    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/DIC
    SLICE_X30Y79         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.514    12.693    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMC/CLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X30Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.437    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 3.125ns (36.239%)  route 5.498ns (63.761%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.901    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.214 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_27_29_i_8/O[3]
                         net (fo=1, routed)           0.295    10.509    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[31]
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.306    10.815 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.734    11.549    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/D
    SLICE_X32Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.462    12.641    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/WCLK
    SLICE_X32Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.094    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 2.913ns (32.492%)  route 6.052ns (67.507%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[0]
                         net (fo=1, routed)           0.590    10.599    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[24]
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.299    10.898 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_24_26_i_1/O
                         net (fo=5, routed)           0.993    11.891    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/DIA
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.509    12.688    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/WCLK
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMA/CLK
                         clock pessimism              0.229    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X26Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    12.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 2.920ns (34.786%)  route 5.474ns (65.214%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.644     2.938    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X44Y84         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[2]_rep/Q
                         net (fo=335, routed)         1.279     4.673    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/ADDRD[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.152     4.825 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.780     5.605    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/ADDRA4
    SLICE_X42Y78         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     5.937 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMA/O
                         net (fo=3, routed)           0.551     6.488    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[12]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.612 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0/O
                         net (fo=2, routed)           0.947     7.559    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_28__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.152     7.711 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0/O
                         net (fo=2, routed)           0.698     8.409    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_12__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.124 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.124    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.238 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.779 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.819    10.599    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.334    10.933 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.400    11.332    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X42Y81         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.469    12.648    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X42Y81         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X42Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830    11.893    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 2.933ns (32.803%)  route 6.008ns (67.197%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.026 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[2]
                         net (fo=1, routed)           0.709    10.736    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[26]
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.302    11.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_24_26_i_3/O
                         net (fo=5, routed)           0.830    11.867    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/DIC
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.509    12.688    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/WCLK
    SLICE_X26Y78         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMC/CLK
                         clock pessimism              0.229    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X26Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.432    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.011ns (33.926%)  route 5.864ns (66.073%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.632     2.926    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.456     3.382 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/Q
                         net (fo=356, routed)         0.916     4.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/Q[4]
    SLICE_X27Y74         LUT1 (Prop_lut1_I0_O)        0.150     4.448 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r3_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.206     5.654    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/ADDRA4
    SLICE_X34Y70         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.326     5.980 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_3_5/RAMA/O
                         net (fo=3, routed)           1.043     7.023    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_4_out[3]
    SLICE_X29Y71         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38/O
                         net (fo=2, routed)           0.812     7.959    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_38_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.111 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20/O
                         net (fo=2, routed)           0.483     8.594    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_20_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.436    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_10_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.550    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.664    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.787    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.100 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/O[3]
                         net (fo=1, routed)           0.700    10.801    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[27]
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.306    11.107 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_27_29_i_1/O
                         net (fo=5, routed)           0.694    11.801    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/DIA
    SLICE_X32Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.465    12.644    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/WCLK
    SLICE_X32Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/RAMA/CLK
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X32Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    12.392    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  0.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.814%)  route 0.222ns (61.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.222     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.813%)  route 0.222ns (61.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.222     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.469%)  route 0.161ns (49.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.161     1.233    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X30Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.152 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__0_n_0
    SLICE_X30Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.121     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.118    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X58Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.163 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.163    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X58Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.845     1.211    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X58Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.287     0.924    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.121     1.045    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.080     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.110     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.577     0.913    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.119    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X60Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.846     1.212    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.913    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.075     0.988    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.183 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.087     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X30Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.185 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[11]_i_1__2_n_0
    SLICE_X30Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.120     1.045    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y68    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y69    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y70    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y69    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y63    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y69    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y68    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y63    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y63    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_30_30/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_31_31/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_30_30/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y72    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y72    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y72    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_27_29/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y77    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_27_29/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.642ns (10.047%)  route 5.748ns (89.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.276     9.393    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]_0
    SLICE_X60Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.532    12.711    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/s00_axi_aclk
    SLICE_X60Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[0]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X60Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.381    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.642ns (10.047%)  route 5.748ns (89.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.276     9.393    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]_0
    SLICE_X60Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.532    12.711    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/s00_axi_aclk
    SLICE_X60Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[1]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X60Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.381    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.642ns (10.054%)  route 5.743ns (89.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.271     9.388    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]_0
    SLICE_X61Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.532    12.711    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/s00_axi_aclk
    SLICE_X61Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[5]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X61Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.381    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.642ns (10.054%)  route 5.743ns (89.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.271     9.388    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]_0
    SLICE_X61Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.532    12.711    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/s00_axi_aclk
    SLICE_X61Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X61Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.381    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hash_round_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 0.642ns (10.274%)  route 5.607ns (89.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.135     9.252    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aresetn_0
    SLICE_X60Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.529    12.708    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X60Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]_rep__1/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X60Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.378    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.642ns (10.281%)  route 5.602ns (89.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.130     9.247    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]_2
    SLICE_X61Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.529    12.708    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X61Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X61Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.378    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.642ns (10.309%)  route 5.586ns (89.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.113     9.231    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/the_count_reg[6]
    SLICE_X63Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.529    12.708    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X63Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X63Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.378    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.642ns (10.309%)  route 5.586ns (89.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.113     9.231    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/the_count_reg[6]
    SLICE_X63Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.529    12.708    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X63Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]_rep__1/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X63Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.378    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.642ns (10.318%)  route 5.580ns (89.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.108     9.225    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[0]_0
    SLICE_X64Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.530    12.709    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/s00_axi_aclk
    SLICE_X64Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[1]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X64Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.379    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.642ns (10.318%)  route 5.580ns (89.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.709     3.003    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.472     4.993    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.117 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         4.108     9.225    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[0]_0
    SLICE_X64Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        1.530    12.709    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/s00_axi_aclk
    SLICE_X64Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[2]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X64Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.379    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hash_round_counter/the_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.209ns (12.397%)  route 1.477ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         0.877     2.597    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X35Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.815     1.181    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep/C
                         clock pessimism             -0.035     1.146    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.209ns (12.397%)  route 1.477ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         0.877     2.597    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X35Y69         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.815     1.181    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y69         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.209ns (12.142%)  route 1.512ns (87.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         0.912     2.632    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X37Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.816     1.182    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.209ns (12.142%)  route 1.512ns (87.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         0.912     2.632    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X37Y67         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.816     1.182    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.209ns (10.961%)  route 1.698ns (89.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.098     2.817    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X39Y66         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.817     1.183    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X39Y66         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/C
                         clock pessimism             -0.035     1.148    
    SLICE_X39Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.209ns (10.961%)  route 1.698ns (89.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.098     2.817    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X39Y66         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.817     1.183    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X39Y66         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X39Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.209ns (10.961%)  route 1.698ns (89.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.098     2.817    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X39Y66         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.817     1.183    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X39Y66         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[6]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X39Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.209ns (10.715%)  route 1.741ns (89.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.141     2.861    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X35Y74         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.809     1.175    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y74         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X35Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.209ns (9.915%)  route 1.899ns (90.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.299     3.019    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X35Y76         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.810     1.176    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X35Y76         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.049    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.209ns (9.252%)  route 2.050ns (90.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.575     0.911    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y59         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     1.675    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.720 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/axi_awready_i_1/O
                         net (fo=627, routed)         1.450     3.170    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[6]_2
    SLICE_X44Y75         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2871, routed)        0.808     1.174    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X44Y75         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.047    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  2.123    





