(pcb "/home/logic/_workspace/3D-printer-board/hardware/printer-board/Z2_STEPPER_DRIVER.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2-bee76a0~70~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  84525 -75870  65000 -75870  65000 -46925  84525 -46925
            84525 -75870)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.00mm:PinHeader_1x04_P2.00mm_Vertical
      (place J12 83000 -62500 front 0 (PN TO_MOTOR))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place J11 71500 -62000 front 0 (PN MS_SELECT))
    )
    (component Capacitor_SMD:CP_Elec_6.3x7.7
      (place C15 73000 -72000 front 0 (PN CP100uf,25V))
    )
    (component Capacitor_SMD:CP_Elec_6.3x7.7::1
      (place C14 73000 -50500 front 0 (PN CP100uf,25V))
    )
    (component "Module:Pololu_Breakout-16_15.2x20.3mm"
      (place U7 66555 -56545 front 0 (PN A4988_MODULE))
    )
    (component Resistor_SMD:R_0603_1608Metric_Pad1.05x0.95mm_HandSolder
      (place R13 66500 -52500 front 270 (PN R103,0603))
    )
    (component Resistor_SMD:R_0603_1608Metric_Pad1.05x0.95mm_HandSolder::1
      (place R12 79500 -52500 front 270 (PN R104,0603))
    )
  )
  (library
    (image Connector_PinHeader_2.00mm:PinHeader_1x04_P2.00mm_Vertical
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -7000))
      (outline (path signal 100  1000 -7000  -1000 -7000))
      (outline (path signal 100  -1000 -7000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -7060  1060 -7060))
      (outline (path signal 120  -1060 -1000  -1060 -7060))
      (outline (path signal 120  1060 -1000  1060 -7060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -7500))
      (outline (path signal 50  -1500 -7500  1500 -7500))
      (outline (path signal 50  1500 -7500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image Capacitor_SMD:CP_Elec_6.3x7.7
      (outline (path signal 50  -4700 -1050  -3550 -1050))
      (outline (path signal 50  -4700 1050  -4700 -1050))
      (outline (path signal 50  -3550 1050  -4700 1050))
      (outline (path signal 50  -3550 -1050  -3550 -2400))
      (outline (path signal 50  -3550 2400  -3550 1050))
      (outline (path signal 50  -3550 2400  -2400 3550))
      (outline (path signal 50  -3550 -2400  -2400 -3550))
      (outline (path signal 50  -2400 3550  3550 3550))
      (outline (path signal 50  -2400 -3550  3550 -3550))
      (outline (path signal 50  3550 -1050  3550 -3550))
      (outline (path signal 50  4700 -1050  3550 -1050))
      (outline (path signal 50  4700 1050  4700 -1050))
      (outline (path signal 50  3550 1050  4700 1050))
      (outline (path signal 50  3550 3550  3550 1050))
      (outline (path signal 120  -4043.75 2241.25  -4043.75 1453.75))
      (outline (path signal 120  -4437.5 1847.5  -3650 1847.5))
      (outline (path signal 120  -3410 -2345.56  -2345.56 -3410))
      (outline (path signal 120  -3410 2345.56  -2345.56 3410))
      (outline (path signal 120  -3410 2345.56  -3410 1060))
      (outline (path signal 120  -3410 -2345.56  -3410 -1060))
      (outline (path signal 120  -2345.56 -3410  3410 -3410))
      (outline (path signal 120  -2345.56 3410  3410 3410))
      (outline (path signal 120  3410 3410  3410 1060))
      (outline (path signal 120  3410 -3410  3410 -1060))
      (outline (path signal 100  -2389.84 1645  -2389.84 1015))
      (outline (path signal 100  -2704.84 1330  -2074.84 1330))
      (outline (path signal 100  -3300 -2300  -2300 -3300))
      (outline (path signal 100  -3300 2300  -2300 3300))
      (outline (path signal 100  -3300 2300  -3300 -2300))
      (outline (path signal 100  -2300 -3300  3300 -3300))
      (outline (path signal 100  -2300 3300  3300 3300))
      (outline (path signal 100  3300 3300  3300 -3300))
      (outline (path signal 100  3150 0  3071.02 -700.941  2838.05 -1366.73  2462.77 -1963.99
            1963.99 -2462.77  1366.73 -2838.05  700.941 -3071.02  0 -3150
            -700.941 -3071.02  -1366.73 -2838.05  -1963.99 -2462.77  -2462.77 -1963.99
            -2838.05 -1366.73  -3071.02 -700.941  -3150 0  -3071.02 700.941
            -2838.05 1366.73  -2462.77 1963.99  -1963.99 2462.77  -1366.73 2838.05
            -700.941 3071.02  0 3150  700.941 3071.02  1366.73 2838.05  1963.99 2462.77
            2462.77 1963.99  2838.05 1366.73  3071.02 700.941  3150 0))
      (pin RoundRect[T]Pad_3500x1600_250.951_um 2 2700 0)
      (pin RoundRect[T]Pad_3500x1600_250.951_um 1 -2700 0)
    )
    (image Capacitor_SMD:CP_Elec_6.3x7.7::1
      (outline (path signal 100  3150 0  3071.02 -700.941  2838.05 -1366.73  2462.77 -1963.99
            1963.99 -2462.77  1366.73 -2838.05  700.941 -3071.02  0 -3150
            -700.941 -3071.02  -1366.73 -2838.05  -1963.99 -2462.77  -2462.77 -1963.99
            -2838.05 -1366.73  -3071.02 -700.941  -3150 0  -3071.02 700.941
            -2838.05 1366.73  -2462.77 1963.99  -1963.99 2462.77  -1366.73 2838.05
            -700.941 3071.02  0 3150  700.941 3071.02  1366.73 2838.05  1963.99 2462.77
            2462.77 1963.99  2838.05 1366.73  3071.02 700.941  3150 0))
      (outline (path signal 100  3300 3300  3300 -3300))
      (outline (path signal 100  -2300 3300  3300 3300))
      (outline (path signal 100  -2300 -3300  3300 -3300))
      (outline (path signal 100  -3300 2300  -3300 -2300))
      (outline (path signal 100  -3300 2300  -2300 3300))
      (outline (path signal 100  -3300 -2300  -2300 -3300))
      (outline (path signal 100  -2704.84 1330  -2074.84 1330))
      (outline (path signal 100  -2389.84 1645  -2389.84 1015))
      (outline (path signal 120  3410 -3410  3410 -1060))
      (outline (path signal 120  3410 3410  3410 1060))
      (outline (path signal 120  -2345.56 3410  3410 3410))
      (outline (path signal 120  -2345.56 -3410  3410 -3410))
      (outline (path signal 120  -3410 -2345.56  -3410 -1060))
      (outline (path signal 120  -3410 2345.56  -3410 1060))
      (outline (path signal 120  -3410 2345.56  -2345.56 3410))
      (outline (path signal 120  -3410 -2345.56  -2345.56 -3410))
      (outline (path signal 120  -4437.5 1847.5  -3650 1847.5))
      (outline (path signal 120  -4043.75 2241.25  -4043.75 1453.75))
      (outline (path signal 50  3550 3550  3550 1050))
      (outline (path signal 50  3550 1050  4700 1050))
      (outline (path signal 50  4700 1050  4700 -1050))
      (outline (path signal 50  4700 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 -3550))
      (outline (path signal 50  -2400 -3550  3550 -3550))
      (outline (path signal 50  -2400 3550  3550 3550))
      (outline (path signal 50  -3550 -2400  -2400 -3550))
      (outline (path signal 50  -3550 2400  -2400 3550))
      (outline (path signal 50  -3550 2400  -3550 1050))
      (outline (path signal 50  -3550 -1050  -3550 -2400))
      (outline (path signal 50  -3550 1050  -4700 1050))
      (outline (path signal 50  -4700 1050  -4700 -1050))
      (outline (path signal 50  -4700 -1050  -3550 -1050))
      (pin RoundRect[T]Pad_3500x1600_250.951_um 1 -2700 0)
      (pin RoundRect[T]Pad_3500x1600_250.951_um 2 2700 0)
    )
    (image "Module:Pololu_Breakout-16_15.2x20.3mm"
      (outline (path signal 120  11430 1400  11430 -19180))
      (outline (path signal 120  1270 -1270  1270 -19180))
      (outline (path signal 120  0 1400  -1400 1400))
      (outline (path signal 120  -1400 1400  -1400 0))
      (outline (path signal 120  1270 1400  1270 -1270))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  -1400 -1270  -1400 -19180))
      (outline (path signal 120  -1400 -19180  14100 -19180))
      (outline (path signal 120  14100 -19180  14100 1400))
      (outline (path signal 120  14100 1400  1270 1400))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  13970 1270))
      (outline (path signal 100  13970 1270  13970 -19050))
      (outline (path signal 100  13970 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 50  -1530 1520  14210 1520))
      (outline (path signal 50  -1530 1520  -1530 -19300))
      (outline (path signal 50  14210 -19300  14210 1520))
      (outline (path signal 50  14210 -19300  -1530 -19300))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 12700 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 12700 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 12700 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 12700 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 12700 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 12700 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 12700 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 12700 0)
    )
    (image Resistor_SMD:R_0603_1608Metric_Pad1.05x0.95mm_HandSolder
      (outline (path signal 50  1650 -730  -1650 -730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 120  -171.267 -510  171.267 -510))
      (outline (path signal 120  -171.267 510  171.267 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_1050x950_238.404_um 2 875 0)
      (pin RoundRect[T]Pad_1050x950_238.404_um 1 -875 0)
    )
    (image Resistor_SMD:R_0603_1608Metric_Pad1.05x0.95mm_HandSolder::1
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -171.267 510  171.267 510))
      (outline (path signal 120  -171.267 -510  171.267 -510))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  1650 -730  -1650 -730))
      (pin RoundRect[T]Pad_1050x950_238.404_um 1 -875 0)
      (pin RoundRect[T]Pad_1050x950_238.404_um 2 875 0)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_3500x1600_250.951_um
      (shape (polygon F.Cu 0  1543.58 797.138  1585.83 785.817  1625.47 767.33  1661.31 742.24
            1692.24 711.308  1717.33 675.476  1735.82 635.83  1747.14 593.577
            1750.95 550  1750.95 -550  1747.14 -593.577  1735.82 -635.83
            1717.33 -675.475  1692.24 -711.308  1661.31 -742.24  1625.48 -767.33
            1585.83 -785.817  1543.58 -797.138  1500 -800.951  -1500 -800.951
            -1543.58 -797.138  -1585.83 -785.817  -1625.47 -767.33  -1661.31 -742.24
            -1692.24 -711.308  -1717.33 -675.476  -1735.82 -635.83  -1747.14 -593.577
            -1750.95 -550  -1750.95 550  -1747.14 593.577  -1735.82 635.83
            -1717.33 675.475  -1692.24 711.308  -1661.31 742.24  -1625.48 767.33
            -1585.83 785.817  -1543.58 797.138  -1500 800.951  1500 800.951
            1543.58 797.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1050x950_238.404_um
      (shape (polygon F.Cu 0  328.898 472.282  369.039 461.526  406.702 443.964  440.743 420.128
            470.128 390.743  493.964 356.702  511.526 319.039  522.282 278.898
            525.904 237.5  525.904 -237.5  522.282 -278.898  511.526 -319.039
            493.964 -356.702  470.128 -390.743  440.743 -420.128  406.702 -443.964
            369.039 -461.526  328.898 -472.282  287.5 -475.904  -287.5 -475.904
            -328.898 -472.282  -369.039 -461.526  -406.702 -443.964  -440.743 -420.128
            -470.128 -390.743  -493.964 -356.702  -511.526 -319.039  -522.282 -278.898
            -525.904 -237.5  -525.904 237.5  -522.282 278.898  -511.526 319.039
            -493.964 356.702  -470.128 390.743  -440.743 420.128  -406.702 443.964
            -369.039 461.526  -328.898 472.282  -287.5 475.904  287.5 475.904
            328.898 472.282))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C15-2 C14-2 U7-9 U7-15 R12-1)
    )
    (net "Net-(J11-Pad1)"
      (pins J11-1 U7-2 R12-2)
    )
    (net /~EN~
      (pins U7-1 R13-2)
    )
    (net +5V
      (pins J11-2 J11-4 J11-6 C15-1 U7-10 R13-1)
    )
    (net "Net-(J11-Pad3)"
      (pins J11-3 U7-3)
    )
    (net "Net-(J12-Pad4)"
      (pins J12-4 U7-11)
    )
    (net "Net-(J11-Pad5)"
      (pins J11-5 U7-4)
    )
    (net "Net-(J12-Pad3)"
      (pins J12-3 U7-12)
    )
    (net "Net-(U7-Pad5)"
      (pins U7-5 U7-6)
    )
    (net "Net-(J12-Pad2)"
      (pins J12-2 U7-13)
    )
    (net "Net-(J12-Pad1)"
      (pins J12-1 U7-14)
    )
    (net /STEP
      (pins U7-7)
    )
    (net /DIR
      (pins U7-8)
    )
    (net +12V
      (pins C14-1 U7-16)
    )
    (class kicad_default "" +12V +5V /DIR /STEP /~EN~ GND "Net-(J11-Pad1)"
      "Net-(J11-Pad3)" "Net-(J11-Pad5)" "Net-(J12-Pad1)" "Net-(J12-Pad2)"
      "Net-(J12-Pad3)" "Net-(J12-Pad4)" "Net-(U7-Pad5)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
