<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>gnrc_true_dpram &mdash; Limber FPGA Platform 0.1 文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/translations.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="gnrc_simple_dpram" href="gnrc_simple_dpram.html" />
    <link rel="prev" title="gnrc_fractional_counter" href="gnrc_fractional_counter.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #116699" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Limber FPGA Platform
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Limber Generic</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../common_cells/index.html">common_cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../general_old/index.html">general_old</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">generic</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="index.html#include">INCLUDE</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#codec">CODEC</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html#ram">RAM</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">gnrc_true_dpram</a></li>
<li class="toctree-l4"><a class="reference internal" href="gnrc_simple_dpram.html">gnrc_simple_dpram</a></li>
<li class="toctree-l4"><a class="reference internal" href="gnrc_dist_dpram.html">gnrc_dist_dpram</a></li>
<li class="toctree-l4"><a class="reference internal" href="gnrc_spram.html">gnrc_spram</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单"  style="background: #116699" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Limber FPGA Platform</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Limber Generic</a></li>
          <li class="breadcrumb-item"><a href="index.html">generic</a></li>
      <li class="breadcrumb-item active">gnrc_true_dpram</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/generic/generic/gnrc_true_dpram.rst.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gnrc-true-dpram">
<h1>gnrc_true_dpram<a class="headerlink" href="#gnrc-true-dpram" title="此标题的永久链接"></a></h1>
<p>Ture dual-port RAM.</p>
<p>This can be sythesis as BlockRAM primitive automatically in FPGA.</p>
<section id="parameters">
<h2>Parameters<a class="headerlink" href="#parameters" title="此标题的永久链接"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 20%" />
<col style="width: 20%" />
<col style="width: 40%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>parameter</p></th>
<th class="head"><p>datatype</p></th>
<th class="head"><p>range</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DW</p></td>
<td><p>int(default)</p></td>
<td><p>&gt;=1</p></td>
<td><p>Data bit width</p></td>
</tr>
<tr class="row-odd"><td><p>DP</p></td>
<td><p>int(default)</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM depth</p></td>
</tr>
<tr class="row-even"><td><p>DELAY</p></td>
<td><p>int(default)</p></td>
<td><p>&gt;=1</p></td>
<td><p>RAM delay for simulation, It’s recommended set DELAY = 1 in synthesis, otherwise a DFF chain of (DELAY-1) length will be implement between BRAM and dout</p></td>
</tr>
<tr class="row-odd"><td><p>OP_MODE</p></td>
<td><p>int(default)</p></td>
<td><p>{0,1,2}</p></td>
<td><p>Operationg Mode, 0 for Write-First, 1 for Read-First, 2 for No-Change. <strong>ONLY</strong> support Read-First when BYTE_WRITE enable</p></td>
</tr>
<tr class="row-even"><td><p>BYTE_WRITE</p></td>
<td><p>int(default)</p></td>
<td><p>{0,1}</p></td>
<td><p>Set 1 to enable byte write</p></td>
</tr>
<tr class="row-odd"><td><p>INIT_BY_ZERO</p></td>
<td><p>int(default)</p></td>
<td><p>{0,1}</p></td>
<td><p>Set 1 to initialize ram by zero</p></td>
</tr>
<tr class="row-even"><td><p>INIT_BY_FILE</p></td>
<td><p>int(default)</p></td>
<td><p>file path</p></td>
<td><p>Initialize ram by a hex file, the initial value can also be downloaded to FPGA. Leave this empty to disable.</p></td>
</tr>
<tr class="row-odd"><td><p>AW</p></td>
<td><p>int(default)</p></td>
<td><p>$clog2(DP)</p></td>
<td><p>Address bit width (auto-gen, do <strong>NOT</strong> change)</p></td>
</tr>
<tr class="row-even"><td><p>MW</p></td>
<td><p>int(default)</p></td>
<td><p>$ceil(DW/8) if BYTE_WRITE, 1 otherwise</p></td>
<td><p>Write enable bit width (auto-gen, do <strong>NOT</strong> change)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="ios">
<h2>IOs<a class="headerlink" href="#ios" title="此标题的永久链接"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 13%" />
<col style="width: 25%" />
<col style="width: 38%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>signal</p></th>
<th class="head"><p>I/O</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clka_i</p></td>
<td><p>input</p></td>
<td><p>logic</p></td>
<td><p>port A clock input</p></td>
</tr>
<tr class="row-odd"><td><p>dina_i</p></td>
<td><p>input</p></td>
<td><p>logic [DW-1:0]</p></td>
<td><p>port A data input</p></td>
</tr>
<tr class="row-even"><td><p>ena_i</p></td>
<td><p>input</p></td>
<td><p>logic</p></td>
<td><p>port A enable input</p></td>
</tr>
<tr class="row-odd"><td><p>wea_i</p></td>
<td><p>input</p></td>
<td><p>logic [MW-1:0]</p></td>
<td><p>port A write enable input</p></td>
</tr>
<tr class="row-even"><td><p>addra_i</p></td>
<td><p>input</p></td>
<td><p>logic [AW-1:0]</p></td>
<td><p>port A read/write address input</p></td>
</tr>
<tr class="row-odd"><td><p>douta_o</p></td>
<td><p>output</p></td>
<td><p>logic [DW-1:0]</p></td>
<td><p>port A data output</p></td>
</tr>
<tr class="row-even"><td><p>clkb_i</p></td>
<td><p>input</p></td>
<td><p>logic</p></td>
<td><p>port B clock input</p></td>
</tr>
<tr class="row-odd"><td><p>dinb_i</p></td>
<td><p>input</p></td>
<td><p>logic [DW-1:0]</p></td>
<td><p>port B data input</p></td>
</tr>
<tr class="row-even"><td><p>enb_i</p></td>
<td><p>input</p></td>
<td><p>logic</p></td>
<td><p>port B enable input</p></td>
</tr>
<tr class="row-odd"><td><p>web_i</p></td>
<td><p>input</p></td>
<td><p>logic [MW-1:0]</p></td>
<td><p>port B write enable input</p></td>
</tr>
<tr class="row-even"><td><p>addrb_i</p></td>
<td><p>input</p></td>
<td><p>logic [AW-1:0]</p></td>
<td><p>port B read/write address input</p></td>
</tr>
<tr class="row-odd"><td><p>doutb_o</p></td>
<td><p>output</p></td>
<td><p>logic [DW-1:0]</p></td>
<td><p>port B data output</p></td>
</tr>
</tbody>
</table>
</section>
<section id="primitive">
<h2>Primitive<a class="headerlink" href="#primitive" title="此标题的永久链接"></a></h2>
<p>gnrc_true_dpram根据Xilinx RAMB36原语的功能进行的编写，其功能是RAMB36的一个子集，满足大多数场景下使用parameter例化RAM的需求，比使用IP Catalog或者直接使用原语更方便一些。</p>
<p>gnrc_true_dpram可以被自动识别为RAMB36 IP。</p>
<img alt="../../_images/ture_dpram_ram36e.png" src="../../_images/ture_dpram_ram36e.png" />
</section>
<section id="op-mode">
<h2>OP_MODE<a class="headerlink" href="#op-mode" title="此标题的永久链接"></a></h2>
<p>每个端口有3种操作模式：</p>
<ul class="simple">
<li><p>Write first</p></li>
<li><p>Read first</p></li>
<li><p>No change</p></li>
</ul>
<p>操作模式会决定单个RAM端口在进行写数据操作时，输出数据的内容。</p>
<dl class="simple">
<dt>Write first</dt><dd><p>写操作对应的输出为该地址被写入的数据（透传）。</p>
</dd>
<dt>Read first</dt><dd><p>写操作对应的输出为该地址写入前的数据（一定程度避免丢数，但增加功耗）。</p>
</dd>
<dt>No change</dt><dd><p>写操作对应的输出会保持上个时钟周期的数值。</p>
</dd>
</dl>
</section>
<section id="collision">
<h2>Collision<a class="headerlink" href="#collision" title="此标题的永久链接"></a></h2>
<p>双口RAM同时对同一地址进行访问将造成冲突。</p>
<p>发生冲突时导致的RAM的输出和存储内容改变情况如下表所示 <a class="footnote-reference brackets" href="#id2" id="id1" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a></p>
<img alt="../../_images/true_dpram_collision.png" src="../../_images/true_dpram_collision.png" />
<aside class="footnote-list brackets">
<aside class="footnote brackets" id="id2" role="note">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id1">1</a><span class="fn-bracket">]</span></span>
<p>ref: ug473(<a class="reference external" href="https://docs.xilinx.com/v/u/en-US/ug473_7Series_Memory_Resources">https://docs.xilinx.com/v/u/en-US/ug473_7Series_Memory_Resources</a>)</p>
</aside>
</aside>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="gnrc_fractional_counter.html" class="btn btn-neutral float-left" title="gnrc_fractional_counter" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="gnrc_simple_dpram.html" class="btn btn-neutral float-right" title="gnrc_simple_dpram" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2023, QyLey.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>