Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 28 20:00:50 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_transmitter_timing_summary_routed.rpt -pb uart_transmitter_timing_summary_routed.pb -rpx uart_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transmitter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.706        0.000                      0                   39        0.259        0.000                      0                   39        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.706        0.000                      0                   16        0.259        0.000                      0                   16        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.207        0.000                      0                   23        0.671        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.922ns (44.750%)  route 2.373ns (55.250%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.629 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.629    baud_controller_tx_inst/counter_reg[12]_i_1_n_6
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.827ns (43.500%)  route 2.373ns (56.500%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.534 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.534    baud_controller_tx_inst/counter_reg[12]_i_1_n_5
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.811ns (43.284%)  route 2.373ns (56.716%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.518 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.518    baud_controller_tx_inst/counter_reg[12]_i_1_n_7
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.808ns (43.243%)  route 2.373ns (56.757%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.515 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.515    baud_controller_tx_inst/counter_reg[8]_i_1_n_6
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.787ns (42.957%)  route 2.373ns (57.043%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.494 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.494    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.713ns (41.924%)  route 2.373ns (58.076%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.420 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.420    baud_controller_tx_inst/counter_reg[8]_i_1_n_5
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.697ns (41.696%)  route 2.373ns (58.304%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.404 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.404    baud_controller_tx_inst/counter_reg[8]_i_1_n_7
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)        0.062    15.334    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.694ns (41.653%)  route 2.373ns (58.347%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.401    baud_controller_tx_inst/counter_reg[4]_i_1_n_6
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.611    15.034    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/C
                         clock pessimism              0.300    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X86Y58         FDCE (Setup_fdce_C_D)        0.062    15.360    baud_controller_tx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.673ns (41.350%)  route 2.373ns (58.650%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.380 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.380    baud_controller_tx_inst/counter_reg[4]_i_1_n_4
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.611    15.034    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
                         clock pessimism              0.300    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X86Y58         FDCE (Setup_fdce_C_D)        0.062    15.360    baud_controller_tx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.599ns (40.257%)  route 2.373ns (59.743%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.731     5.334    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.456     5.790 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.686     6.475    baud_controller_tx_inst/counter_reg[4]
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.806     7.405    baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  baud_controller_tx_inst/sample_counter[3]_i_3/O
                         net (fo=33, routed)          0.881     8.411    baud_controller_tx_inst/counter1
    SLICE_X86Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.535    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.067 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.306 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.306    baud_controller_tx_inst/counter_reg[4]_i_1_n_5
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.611    15.034    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[6]/C
                         clock pessimism              0.300    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X86Y58         FDCE (Setup_fdce_C_D)        0.062    15.360    baud_controller_tx_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reest/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.188     1.854    sync_reest/temp
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y59         FDRE (Hold_fdre_C_D)         0.070     1.595    sync_reest/reset_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.173     1.839    baud_controller_tx_inst/counter_reg[11]
    SLICE_X86Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  baud_controller_tx_inst/counter[8]_i_6/O
                         net (fo=1, routed)           0.000     1.884    baud_controller_tx_inst/counter[8]_i_6_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y59         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.173     1.839    baud_controller_tx_inst/counter_reg[3]
    SLICE_X86Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.884 r  baud_controller_tx_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.884    baud_controller_tx_inst/counter[0]_i_6_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  baud_controller_tx_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    baud_controller_tx_inst/counter_reg[0]_i_1_n_4
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y57         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.173     1.839    baud_controller_tx_inst/counter_reg[7]
    SLICE_X86Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.884 r  baud_controller_tx_inst/counter[4]_i_6/O
                         net (fo=1, routed)           0.000     1.884    baud_controller_tx_inst/counter[4]_i_6_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    baud_controller_tx_inst/counter_reg[4]_i_1_n_4
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y58         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDCE (Prop_fdce_C_Q)         0.141     1.665 f  baud_controller_tx_inst/counter_reg[12]/Q
                         net (fo=3, routed)           0.184     1.849    baud_controller_tx_inst/counter_reg[12]
    SLICE_X86Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.894 r  baud_controller_tx_inst/counter[12]_i_6/O
                         net (fo=1, routed)           0.000     1.894    baud_controller_tx_inst/counter[12]_i_6_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.964 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    baud_controller_tx_inst/counter_reg[12]_i_1_n_7
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y60         FDCE (Hold_fdce_C_D)         0.105     1.629    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.184     1.850    baud_controller_tx_inst/counter_reg[4]
    SLICE_X86Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.895 r  baud_controller_tx_inst/counter[4]_i_9/O
                         net (fo=1, routed)           0.000     1.895    baud_controller_tx_inst/counter[4]_i_9_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    baud_controller_tx_inst/counter_reg[4]_i_1_n_7
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y58         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[8]/Q
                         net (fo=3, routed)           0.184     1.850    baud_controller_tx_inst/counter_reg[8]
    SLICE_X86Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.895 r  baud_controller_tx_inst/counter[8]_i_9/O
                         net (fo=1, routed)           0.000     1.895    baud_controller_tx_inst/counter[8]_i_9_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    baud_controller_tx_inst/counter_reg[8]_i_1_n_7
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y59         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDCE (Prop_fdce_C_Q)         0.141     1.666 f  baud_controller_tx_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.851    baud_controller_tx_inst/counter_reg[0]
    SLICE_X86Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.896 r  baud_controller_tx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     1.896    baud_controller_tx_inst/counter[0]_i_9_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.966 r  baud_controller_tx_inst/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    baud_controller_tx_inst/counter_reg[0]_i_1_n_7
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y57         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.384%)  route 0.184ns (39.616%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  baud_controller_tx_inst/counter_reg[12]/Q
                         net (fo=3, routed)           0.184     1.849    baud_controller_tx_inst/counter_reg[12]
    SLICE_X86Y60         LUT4 (Prop_lut4_I0_O)        0.042     1.891 r  baud_controller_tx_inst/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     1.891    baud_controller_tx_inst/counter[12]_i_3_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.988 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    baud_controller_tx_inst/counter_reg[12]_i_1_n_6
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y60         FDCE (Hold_fdce_C_D)         0.105     1.629    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.384%)  route 0.184ns (39.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.184     1.850    baud_controller_tx_inst/counter_reg[4]
    SLICE_X86Y58         LUT5 (Prop_lut5_I0_O)        0.042     1.892 r  baud_controller_tx_inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.892    baud_controller_tx_inst/counter[4]_i_5_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.989 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    baud_controller_tx_inst/counter_reg[4]_i_1_n_6
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y58         FDCE (Hold_fdce_C_D)         0.105     1.630    baud_controller_tx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    baud_controller_tx_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    baud_controller_tx_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y60    baud_controller_tx_inst/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    baud_controller_tx_inst/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.431%)  route 1.794ns (75.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.927     7.707    transmitter_WR/AS[0]
    SLICE_X88Y56         FDPE                                         f  transmitter_WR/data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    transmitter_WR/CLK
    SLICE_X88Y56         FDPE                                         r  transmitter_WR/data_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y56         FDPE (Recov_fdpe_C_PRE)     -0.361    14.913    transmitter_WR/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.431%)  route 1.794ns (75.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.927     7.707    transmitter_WR/AS[0]
    SLICE_X88Y56         FDPE                                         f  transmitter_WR/data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    transmitter_WR/CLK
    SLICE_X88Y56         FDPE                                         r  transmitter_WR/data_reg[2]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y56         FDPE (Recov_fdpe_C_PRE)     -0.361    14.913    transmitter_WR/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.431%)  route 1.794ns (75.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.927     7.707    transmitter_WR/AS[0]
    SLICE_X88Y56         FDPE                                         f  transmitter_WR/data_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    transmitter_WR/CLK
    SLICE_X88Y56         FDPE                                         r  transmitter_WR/data_reg[3]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y56         FDPE (Recov_fdpe_C_PRE)     -0.361    14.913    transmitter_WR/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.431%)  route 1.794ns (75.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.927     7.707    transmitter_WR/AS[0]
    SLICE_X88Y56         FDPE                                         f  transmitter_WR/data_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    transmitter_WR/CLK
    SLICE_X88Y56         FDPE                                         r  transmitter_WR/data_reg[4]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y56         FDPE (Recov_fdpe_C_PRE)     -0.361    14.913    transmitter_WR/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.431%)  route 1.794ns (75.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.927     7.707    transmitter_WR/AS[0]
    SLICE_X89Y56         FDPE                                         f  transmitter_WR/data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    15.035    transmitter_WR/CLK
    SLICE_X89Y56         FDPE                                         r  transmitter_WR/data_reg[0]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    14.915    transmitter_WR/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.240%)  route 1.549ns (72.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.683     7.462    baud_controller_tx_inst/AS[0]
    SLICE_X86Y59         FDCE                                         f  baud_controller_tx_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.870    baud_controller_tx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.240%)  route 1.549ns (72.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.683     7.462    baud_controller_tx_inst/AS[0]
    SLICE_X86Y59         FDCE                                         f  baud_controller_tx_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.870    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.240%)  route 1.549ns (72.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.683     7.462    baud_controller_tx_inst/AS[0]
    SLICE_X86Y59         FDCE                                         f  baud_controller_tx_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.870    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.240%)  route 1.549ns (72.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.683     7.462    baud_controller_tx_inst/AS[0]
    SLICE_X86Y59         FDCE                                         f  baud_controller_tx_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.610    15.033    baud_controller_tx_inst/CLK
    SLICE_X86Y59         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.870    baud_controller_tx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.580ns (27.277%)  route 1.546ns (72.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.730     5.333    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.867     6.655    sync_reest/temp
    SLICE_X87Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.779 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.680     7.459    transmitter_WR/AS[0]
    SLICE_X88Y57         FDPE                                         f  transmitter_WR/data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.611    15.034    transmitter_WR/CLK
    SLICE_X88Y57         FDPE                                         r  transmitter_WR/data_reg[5]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDPE (Recov_fdpe_C_PRE)     -0.361    14.912    transmitter_WR/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.332%)  route 0.408ns (68.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.133     2.119    baud_controller_tx_inst/AS[0]
    SLICE_X86Y60         FDCE                                         f  baud_controller_tx_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X86Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.332%)  route 0.408ns (68.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.133     2.119    baud_controller_tx_inst/AS[0]
    SLICE_X86Y60         FDCE                                         f  baud_controller_tx_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X86Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.332%)  route 0.408ns (68.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.133     2.119    baud_controller_tx_inst/AS[0]
    SLICE_X86Y60         FDCE                                         f  baud_controller_tx_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X86Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.074%)  route 0.501ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.226     2.212    baud_controller_tx_inst/AS[0]
    SLICE_X86Y57         FDCE                                         f  baud_controller_tx_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.074%)  route 0.501ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.226     2.212    baud_controller_tx_inst/AS[0]
    SLICE_X86Y57         FDCE                                         f  baud_controller_tx_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.074%)  route 0.501ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.226     2.212    baud_controller_tx_inst/AS[0]
    SLICE_X86Y57         FDCE                                         f  baud_controller_tx_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.074%)  route 0.501ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.226     2.212    baud_controller_tx_inst/AS[0]
    SLICE_X86Y57         FDCE                                         f  baud_controller_tx_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y57         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.598%)  route 0.513ns (73.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.238     2.225    baud_controller_tx_inst/AS[0]
    SLICE_X86Y58         FDCE                                         f  baud_controller_tx_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.598%)  route 0.513ns (73.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.238     2.225    baud_controller_tx_inst/AS[0]
    SLICE_X86Y58         FDCE                                         f  baud_controller_tx_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.598%)  route 0.513ns (73.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.606     1.525    sync_reest/CLK
    SLICE_X87Y59         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.275     1.941    sync_reest/reset_sync
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  sync_reest/data[7]_i_2/O
                         net (fo=27, routed)          0.238     2.225    baud_controller_tx_inst/AS[0]
    SLICE_X86Y58         FDCE                                         f  baud_controller_tx_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  baud_controller_tx_inst/counter_reg[6]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    baud_controller_tx_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.775    





