
---------- Begin Simulation Statistics ----------
final_tick                                28510454375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    255                       # Simulator instruction rate (inst/s)
host_mem_usage                                8738872                       # Number of bytes of host memory used
host_op_rate                                      261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31165.07                       # Real time elapsed on the host
host_tick_rate                                 796701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7939819                       # Number of instructions simulated
sim_ops                                       8147130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024829                       # Number of seconds simulated
sim_ticks                                 24829240000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.784306                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  322013                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               332712                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                483                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            340603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3678                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              625                       # Number of indirect misses.
system.cpu.branchPred.lookups                  377083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13668                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          777                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2326948                       # Number of instructions committed
system.cpu.committedOps                       2368474                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.096958                       # CPI: cycles per instruction
system.cpu.discardedOps                         12356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1330602                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             93295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           602070                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2317950                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322898                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      424                       # number of quiesce instructions executed
system.cpu.numCycles                          7206460                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       424                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1649333     69.64%     69.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1482      0.06%     69.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97359      4.11%     73.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                620300     26.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2368474                       # Class of committed instruction
system.cpu.quiesceCycles                     32520324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4888510                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        563173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              183045                       # Transaction distribution
system.membus.trans_dist::ReadResp             187777                       # Transaction distribution
system.membus.trans_dist::WriteReq              98426                       # Transaction distribution
system.membus.trans_dist::WriteResp             98426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          230                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4470                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           262                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       276783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        276783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       554796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       564230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       553566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       553566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1131017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       286080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       286080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57155                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18056747                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            840074                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001342                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036603                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  838947     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1127      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              840074                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1401816646                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9513874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12822249                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1884500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7573255                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1113091770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23182500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2639469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       659867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3299336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       659867                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2639469                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3299336                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3299336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3299336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6598672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       230912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       230912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       411391                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       411391                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1081346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1122306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1284606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5830                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10387                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17956868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20443643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2114175125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1731236484                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1105663000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2639469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3959203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5278937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11877609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5278937                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3959203                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9238140                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2639469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9238140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9238140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21115749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1979601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9238140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1979601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13197343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3959203                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1361298                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5320501                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1979601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13197343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3340900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18517844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       182575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       182575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       520194                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       553566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16646148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       338805                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       338805    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       338805                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    780419875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1007059000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1777670521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15836812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26394686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1819902019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39592029                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39647287                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79239316                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1817262550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55484099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26394686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1899141335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22478852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11862020                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21037060                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4300801                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       370689                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2664449                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21115749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    662506786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    219075896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2639469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    905337900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    369525608                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    477743982                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    847269590                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21115749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1032032394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    696819878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2639469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1752607490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       286144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       286144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       286144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4471                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4494                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11524477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59285                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11583762                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11524477                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11524477                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11524477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59285                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11583762                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11206660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11709992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6045056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       175105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15892069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    451349296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1979601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1361298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1038775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471621040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         634091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15836812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    219075896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5278937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       659867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1979601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243465205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         634091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31728881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    670425192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7258539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       659867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3340900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1038775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715086245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    259906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              336068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94454                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5873                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5883168100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  913820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10680723100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32189.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58439.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   170415                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  160351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.466942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.589633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.974403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          480      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          503      2.66%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316      1.67%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      1.28%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.49%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      1.57%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          368      1.95%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          268      1.42%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16151     85.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18906                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     722.399209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1141.653352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           162     64.03%     64.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           28     11.07%     75.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.79%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.40%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           42     16.60%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.77%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.19%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.335968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.619929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.204707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            102     40.32%     40.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      6.72%     47.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      9.09%     56.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.35%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.79%     61.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.58%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.79%     64.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.19%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.19%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.79%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.40%     67.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     68.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.37%     70.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           74     29.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11696896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6045056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11709992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6045056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       471.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       243.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    471.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24829295625                       # Total gap between requests
system.mem_ctrls.avgGap                      89496.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11194436                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5438400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15890619.285970896482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 450856973.471600413322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1933204.560429558158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1361298.211302480428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1028464.826148524880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 677910.399190631695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15836811.759038940072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 219032076.696668922901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5278937.253012980334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 659867.156626622542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1979601.469879867509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       175105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    348978165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10234132750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43429140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35190210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18992835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43084805125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29833685750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 332264041750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2600982750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51238423750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1352578000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56542.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58445.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56548.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66396.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47128.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 175141484.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4855743.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3909356.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1270011.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 200150092.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1761169.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20065571690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1343160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3421358685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 848                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           424                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47937200.471698                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    234872912.234086                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       344500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             424                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8185081375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20325373000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1106878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1106878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1106878                       # number of overall hits
system.cpu.icache.overall_hits::total         1106878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4471                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4471                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4471                       # number of overall misses
system.cpu.icache.overall_misses::total          4471                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195514375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195514375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195514375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195514375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1111349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1111349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1111349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1111349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43729.450906                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43729.450906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43729.450906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43729.450906                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    188636250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    188636250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    188636250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    188636250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42191.064639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42191.064639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42191.064639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42191.064639                       # average overall mshr miss latency
system.cpu.icache.replacements                   4280                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1106878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1106878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4471                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4471                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1111349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1111349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43729.450906                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43729.450906                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    188636250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    188636250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42191.064639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42191.064639                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.277850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              934626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            218.370561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.277850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2227168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2227168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161337                       # number of overall hits
system.cpu.dcache.overall_hits::total          161337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          564                       # number of overall misses
system.cpu.dcache.overall_misses::total           564                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44828875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44828875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44828875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44828875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       161901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       161901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       161901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       161901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003484                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79483.820922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79483.820922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79483.820922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79483.820922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          230                       # number of writebacks
system.cpu.dcache.writebacks::total               230                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33109250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33109250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33109250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33109250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10219250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10219250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77721.244131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77721.244131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77721.244131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77721.244131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.874147                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.874147                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21549500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21549500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76962.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76962.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          470                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          470                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10219250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10219250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75843.034351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75843.034351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.085106                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.085106                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23279375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23279375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81969.630282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81969.630282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4218                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4218                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13238375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13238375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80721.798780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80721.798780                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       276783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       276783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2886362750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2886362750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.251554                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.251554                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       216112                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       216112                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2794499271                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2794499271                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12930.791770                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12930.791770                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.816942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               436                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.660550                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.816942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2862294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2862294                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28510454375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28510731250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    255                       # Simulator instruction rate (inst/s)
host_mem_usage                                8738872                       # Number of bytes of host memory used
host_op_rate                                      261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31165.25                       # Real time elapsed on the host
host_tick_rate                                 796705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7939828                       # Number of instructions simulated
sim_ops                                       8147145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024830                       # Number of seconds simulated
sim_ticks                                 24829516875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.783743                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  322015                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               332716                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                484                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5098                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            340603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3678                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              625                       # Number of indirect misses.
system.cpu.branchPred.lookups                  377090                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          777                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2326957                       # Number of instructions committed
system.cpu.committedOps                       2368489                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.097136                       # CPI: cycles per instruction
system.cpu.discardedOps                         12363                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1330621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             93295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           602073                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2318331                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322879                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      424                       # number of quiesce instructions executed
system.cpu.numCycles                          7206903                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       424                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1649341     69.64%     69.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1482      0.06%     69.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97365      4.11%     73.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                620300     26.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2368489                       # Class of committed instruction
system.cpu.quiesceCycles                     32520324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4888572                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        563182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              183045                       # Transaction distribution
system.membus.trans_dist::ReadResp             187782                       # Transaction distribution
system.membus.trans_dist::WriteReq              98426                       # Transaction distribution
system.membus.trans_dist::WriteResp             98426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          232                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4473                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           264                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       276783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        276783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       554802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       564236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       553566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       553566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1131031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       286272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       286272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57411                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18057195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            840078                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001342                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036603                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  838951     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1127      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              840078                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1401830646                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9513874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12829624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1884500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7584755                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1113091770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23197500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2639439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       659860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3299299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       659860                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2639439                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3299299                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3299299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3299299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6598598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       230912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       230912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       411391                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       411391                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1081346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1122306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1284606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5830                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10387                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17956868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20443643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2114175125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1731236484                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1105663000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2639439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3959159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5278878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11877476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5278878                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3959159                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9238037                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2639439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9238037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9238037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21115514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1979579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9238037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1979579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13197196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3959159                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1361283                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5320442                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1979579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13197196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3340862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18517638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       182575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       182575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       520194                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       553566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16646148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17713512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       338805                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       338805    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       338805                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    780419875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1007059000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1777650698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15836635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26394392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1819881725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39591588                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39646845                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79238433                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1817242286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55483480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26394392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1899120158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22478852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11862020                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21037060                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4300801                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       370689                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2664449                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21115514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    662499399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    219073453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2639439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    905327805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    369521487                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    477738655                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    847260142                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21115514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1032020886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    696812108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2639439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1752587947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       286272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       286272                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       286272                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4473                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4496                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11529503                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59284                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11588788                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11529503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11529503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11529503                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59284                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11588788                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11206660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11710120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6045184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       175105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15891892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    451344263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1979579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1361283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1043919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471620936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         639239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15836635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    219073453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5278878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       659860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1979579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243467645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         639239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31728527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    670417716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7258458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       659860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3340862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1043919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715088581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    259906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              336074                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94456                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5873                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5883168100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  913830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10680775600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32189.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58439.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   170417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  160351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.466942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.589633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.974403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          480      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          503      2.66%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316      1.67%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      1.28%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.49%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      1.57%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          368      1.95%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          268      1.42%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16151     85.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18906                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     722.399209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1141.653352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           162     64.03%     64.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           28     11.07%     75.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.79%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.40%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           42     16.60%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.77%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.19%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.335968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.619929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.204707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            102     40.32%     40.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      6.72%     47.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      9.09%     56.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.35%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.79%     61.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.58%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.79%     64.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.19%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.19%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.79%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.40%     67.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     68.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.37%     70.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           74     29.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11697024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6045056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11710120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6045184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       471.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       243.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    471.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24829663125                       # Total gap between requests
system.mem_ctrls.avgGap                      89496.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11194436                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5438400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15890442.088998559862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 450851945.946290194988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1933183.003183182329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1361283.031408157432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1033608.512368608150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 677902.839782902622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15836635.162076629698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 219029634.260654538870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5278878.387358875945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 659859.798419859493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1979579.395259578712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       175105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    348978165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10234132750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43429140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35190210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19045335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43084805125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29833685750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 332264041750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2600982750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51238423750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1352578000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56542.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58445.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56548.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66396.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47025.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 173729052.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4855743.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3909356.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1270011.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 200150092.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1761169.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20065571690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1343160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3421635560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 848                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           424                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47937200.471698                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    234872912.234086                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       344500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             424                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8185358250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20325373000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1106890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1106890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1106890                       # number of overall hits
system.cpu.icache.overall_hits::total         1106890                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4473                       # number of overall misses
system.cpu.icache.overall_misses::total          4473                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195645625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195645625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195645625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195645625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1111363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1111363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1111363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1111363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43739.241002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43739.241002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43739.241002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43739.241002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4473                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4473                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4473                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4473                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    188762375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    188762375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    188762375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    188762375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42200.396825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42200.396825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42200.396825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42200.396825                       # average overall mshr miss latency
system.cpu.icache.replacements                   4283                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1106890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1106890                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4473                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195645625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195645625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1111363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1111363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43739.241002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43739.241002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    188762375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    188762375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42200.396825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42200.396825                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.277869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2726105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            577.442279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.277869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2227199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2227199                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161341                       # number of overall hits
system.cpu.dcache.overall_hits::total          161341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          566                       # number of overall misses
system.cpu.dcache.overall_misses::total           566                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44948875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44948875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44948875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44948875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       161907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       161907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       161907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       161907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79414.973498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79414.973498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79414.973498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79414.973498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          232                       # number of writebacks
system.cpu.dcache.writebacks::total               232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33226500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33226500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10219250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10219250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002643                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77632.009346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77632.009346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77632.009346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77632.009346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.874147                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.874147                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76842.198582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76842.198582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          470                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          470                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19988125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19988125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10219250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10219250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75712.594697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75712.594697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.085106                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.085106                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23279375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23279375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        62321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62321                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81969.630282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81969.630282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4218                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4218                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13238375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13238375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80721.798780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80721.798780                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       276783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       276783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2886362750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2886362750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.251554                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.251554                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       216112                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       216112                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2794499271                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2794499271                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12930.791770                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12930.791770                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.816944                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              165723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.301064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.816944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2862320                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2862320                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28510731250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
