// Seed: 2819571162
module module_0 (
    output logic id_0,
    input id_1,
    input tri0 id_2
);
  assign id_0 = id_2[1];
endmodule
