# 50-Days-Verilog-Challenge
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
1. Basic Gates : This contains all the basic gate on diffrent modelling types.
2. Adders : This contains half, full, Ripple carry, Carry lookahead Adders.
3. Subractors : This contains half, full subractors and full adder using half subractors and also Binary adder or Subractor.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
