{
  "design": {
    "design_info": {
      "boundary_crc": "0x1CD2FDCAEF0FD39",
      "device": "xc7z010clg400-1",
      "name": "zynq_fpga_dac_top_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "ps7_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "fpga_dac_top_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "i2s_in_bck_i_0": {
        "direction": "I"
      },
      "i2s_in_sdata_i_0": {
        "direction": "I"
      },
      "dsd_oe_i_0": {
        "direction": "I"
      },
      "i2s_in_sck_nc_i_0": {
        "direction": "I"
      },
      "i2s_in_sck_i_0": {
        "direction": "I"
      },
      "ext_key_i_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "i2s_in_lrck_i_0": {
        "direction": "I"
      },
      "pl_key_i_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "pl_led_o_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "dsm_clk_o_0": {
        "direction": "O"
      },
      "dsm_out_o_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "pl_clk_50m_i_0": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "zynq_fpga_dac_top_design_processing_system7_0_0",
        "parameters": {
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zynq_fpga_dac_top_design_proc_sys_reset_0_0"
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zynq_fpga_dac_top_design_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zynq_fpga_dac_top_design_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "fpga_dac_top_0": {
        "vlnv": "xilinx.com:module_ref:fpga_dac_top:1.0",
        "xci_name": "zynq_fpga_dac_top_design_fpga_dac_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fpga_dac_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s0_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s0_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "zynq_fpga_dac_top_design_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s0_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s0_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s0_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s0_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s0_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s0_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s0_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s0_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s0_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s0_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s0_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s0_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s0_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s0_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s0_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s0_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s0_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s0_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s0_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s0_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "zynq_fpga_dac_top_design_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "s0_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pl_clk_50m_i": {
            "direction": "I"
          },
          "pl_key_i": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "i2s_in_sck_i": {
            "direction": "I"
          },
          "i2s_in_sck_nc_i": {
            "direction": "I"
          },
          "i2s_in_bck_i": {
            "direction": "I"
          },
          "i2s_in_lrck_i": {
            "direction": "I"
          },
          "i2s_in_sdata_i": {
            "direction": "I"
          },
          "ext_key_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "dsd_oe_i": {
            "direction": "I"
          },
          "pl_led_o": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "dsm_clk_o": {
            "direction": "O"
          },
          "dsm_out_o": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "fpga_dac_top_0/s0_axi",
          "ps7_0_axi_periph/M00_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "fpga_dac_top_0/s0_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "i2s_in_bck_i_0_1": {
        "ports": [
          "i2s_in_bck_i_0",
          "fpga_dac_top_0/i2s_in_bck_i"
        ]
      },
      "i2s_in_sdata_i_0_1": {
        "ports": [
          "i2s_in_sdata_i_0",
          "fpga_dac_top_0/i2s_in_sdata_i"
        ]
      },
      "dsd_oe_i_0_1": {
        "ports": [
          "dsd_oe_i_0",
          "fpga_dac_top_0/dsd_oe_i"
        ]
      },
      "i2s_in_sck_nc_i_0_1": {
        "ports": [
          "i2s_in_sck_nc_i_0",
          "fpga_dac_top_0/i2s_in_sck_nc_i"
        ]
      },
      "i2s_in_sck_i_0_1": {
        "ports": [
          "i2s_in_sck_i_0",
          "fpga_dac_top_0/i2s_in_sck_i"
        ]
      },
      "ext_key_i_0_1": {
        "ports": [
          "ext_key_i_0",
          "fpga_dac_top_0/ext_key_i"
        ]
      },
      "i2s_in_lrck_i_0_1": {
        "ports": [
          "i2s_in_lrck_i_0",
          "fpga_dac_top_0/i2s_in_lrck_i"
        ]
      },
      "pl_key_i_0_1": {
        "ports": [
          "pl_key_i_0",
          "fpga_dac_top_0/pl_key_i"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "fpga_dac_top_0/s0_axi_aresetn"
        ]
      },
      "fpga_dac_top_0_pl_led_o": {
        "ports": [
          "fpga_dac_top_0/pl_led_o",
          "pl_led_o_0"
        ]
      },
      "fpga_dac_top_0_dsm_clk_o": {
        "ports": [
          "fpga_dac_top_0/dsm_clk_o",
          "dsm_clk_o_0"
        ]
      },
      "fpga_dac_top_0_dsm_out_o": {
        "ports": [
          "fpga_dac_top_0/dsm_out_o",
          "dsm_out_o_0"
        ]
      },
      "pl_clk_50m_i_0_1": {
        "ports": [
          "pl_clk_50m_i_0",
          "fpga_dac_top_0/pl_clk_50m_i"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_fpga_dac_top_0_reg0": {
                "address_block": "/fpga_dac_top_0/s0_axi/reg0",
                "offset": "0x40000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}