<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="46916666666fs"></ZoomStartTime>
      <ZoomEndTime time="65566666667fs"></ZoomEndTime>
      <Cursor1Time time="100000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="333"></NameColumnWidth>
      <ValueColumnWidth column_width="269"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="10" />
   <wvobject fp_name="/sim_cpu/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="group116" type="group">
      <obj_property name="label">mem_sim</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_cpu/sm/Tx" type="logic">
         <obj_property name="ElementShortName">Tx</obj_property>
         <obj_property name="ObjectShortName">Tx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/sm/Rx" type="logic">
         <obj_property name="ElementShortName">Rx</obj_property>
         <obj_property name="ObjectShortName">Rx</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group1251" type="group">
      <obj_property name="label">Top</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_cpu/CPU/RST_delay" type="logic">
         <obj_property name="ElementShortName">RST_delay</obj_property>
         <obj_property name="ObjectShortName">RST_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CLK" type="logic">
         <obj_property name="ElementShortName">CLK</obj_property>
         <obj_property name="ObjectShortName">CLK</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/RST" type="logic">
         <obj_property name="ElementShortName">RST</obj_property>
         <obj_property name="ObjectShortName">RST</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group1250" type="group">
      <obj_property name="label">CPU_Core</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_cpu/CPU/Tx" type="logic">
         <obj_property name="ElementShortName">Tx</obj_property>
         <obj_property name="ObjectShortName">Tx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/Rx" type="logic">
         <obj_property name="ElementShortName">Rx</obj_property>
         <obj_property name="ObjectShortName">Rx</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_rw_flag" type="array">
         <obj_property name="ElementShortName">MEM_rw_flag[3:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_rw_flag[3:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_addr" type="array">
         <obj_property name="ElementShortName">MEM_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_addr[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_read_data" type="array">
         <obj_property name="ElementShortName">MEM_read_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_read_data[63:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_write_data" type="array">
         <obj_property name="ElementShortName">MEM_write_data[63:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_write_data[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_write_mask" type="array">
         <obj_property name="ElementShortName">MEM_write_mask[7:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_write_mask[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_busy" type="array">
         <obj_property name="ElementShortName">MEM_busy[1:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_busy[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/MEM_done" type="array">
         <obj_property name="ElementShortName">MEM_done[1:0]</obj_property>
         <obj_property name="ObjectShortName">MEM_done[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group50" type="group">
      <obj_property name="label">Stall</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="group54" type="group">
         <obj_property name="label">IF</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/busy" type="logic">
            <obj_property name="ElementShortName">busy</obj_property>
            <obj_property name="ObjectShortName">busy</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/done" type="logic">
            <obj_property name="ElementShortName">done</obj_property>
            <obj_property name="ObjectShortName">done</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/stall_o" type="logic">
            <obj_property name="ElementShortName">stall_o</obj_property>
            <obj_property name="ObjectShortName">stall_o</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group57" type="group">
         <obj_property name="label">RegFile</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject fp_name="group52" type="group">
         <obj_property name="label">ID</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/rst" type="logic">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/i_id" type="array">
            <obj_property name="ElementShortName">i_id[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_id[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/i_id_o" type="array">
            <obj_property name="ElementShortName">i_id_o[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_id_o[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/opCode_i" type="array">
            <obj_property name="ElementShortName">opCode_i[31:0]</obj_property>
            <obj_property name="ObjectShortName">opCode_i[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/r0" type="array">
            <obj_property name="ElementShortName">r0[4:0]</obj_property>
            <obj_property name="ObjectShortName">r0[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/r1" type="array">
            <obj_property name="ElementShortName">r1[4:0]</obj_property>
            <obj_property name="ObjectShortName">r1[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/r0_is" type="logic">
            <obj_property name="ElementShortName">r0_is</obj_property>
            <obj_property name="ObjectShortName">r0_is</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/r1_is" type="logic">
            <obj_property name="ElementShortName">r1_is</obj_property>
            <obj_property name="ObjectShortName">r1_is</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/opCode" type="array">
            <obj_property name="ElementShortName">opCode[6:0]</obj_property>
            <obj_property name="ObjectShortName">opCode[6:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/opType" type="array">
            <obj_property name="ElementShortName">opType[2:0]</obj_property>
            <obj_property name="ObjectShortName">opType[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/wrIs" type="logic">
            <obj_property name="ElementShortName">wrIs</obj_property>
            <obj_property name="ObjectShortName">wrIs</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/wr" type="array">
            <obj_property name="ElementShortName">wr[4:0]</obj_property>
            <obj_property name="ObjectShortName">wr[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/rd0_i" type="array">
            <obj_property name="ElementShortName">rd0_i[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd0_i[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/rd1_i" type="array">
            <obj_property name="ElementShortName">rd1_i[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd1_i[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/rd0" type="array">
            <obj_property name="ElementShortName">rd0[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd0[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/rd1" type="array">
            <obj_property name="ElementShortName">rd1[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/imm" type="array">
            <obj_property name="ElementShortName">imm[31:0]</obj_property>
            <obj_property name="ObjectShortName">imm[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/stall_o" type="logic">
            <obj_property name="ElementShortName">stall_o</obj_property>
            <obj_property name="ObjectShortName">stall_o</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/lkd0" type="logic">
            <obj_property name="ElementShortName">lkd0</obj_property>
            <obj_property name="ObjectShortName">lkd0</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/ID/lkd1" type="logic">
            <obj_property name="ElementShortName">lkd1</obj_property>
            <obj_property name="ObjectShortName">lkd1</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group2137" type="group">
         <obj_property name="label">EX</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject fp_name="group53" type="group">
         <obj_property name="label">MEM</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/rst" type="logic">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/state" type="logic">
            <obj_property name="ElementShortName">state</obj_property>
            <obj_property name="ObjectShortName">state</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/i_id" type="array">
            <obj_property name="ElementShortName">i_id[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_id[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/i_id_o" type="array">
            <obj_property name="ElementShortName">i_id_o[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_id_o[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wrIs" type="logic">
            <obj_property name="ElementShortName">wrIs</obj_property>
            <obj_property name="ObjectShortName">wrIs</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wr" type="array">
            <obj_property name="ElementShortName">wr[4:0]</obj_property>
            <obj_property name="ObjectShortName">wr[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wrData" type="array">
            <obj_property name="ElementShortName">wrData[31:0]</obj_property>
            <obj_property name="ObjectShortName">wrData[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/opCode" type="array">
            <obj_property name="ElementShortName">opCode[6:0]</obj_property>
            <obj_property name="ObjectShortName">opCode[6:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/opCode_o" type="array">
            <obj_property name="ElementShortName">opCode_o[6:0]</obj_property>
            <obj_property name="ObjectShortName">opCode_o[6:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/opType" type="array">
            <obj_property name="ElementShortName">opType[2:0]</obj_property>
            <obj_property name="ObjectShortName">opType[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/opType_o" type="array">
            <obj_property name="ElementShortName">opType_o[2:0]</obj_property>
            <obj_property name="ObjectShortName">opType_o[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/rd0" type="array">
            <obj_property name="ElementShortName">rd0[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd0[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/rd1" type="array">
            <obj_property name="ElementShortName">rd1[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/imm" type="array">
            <obj_property name="ElementShortName">imm[31:0]</obj_property>
            <obj_property name="ObjectShortName">imm[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/memIs" type="array">
            <obj_property name="ElementShortName">memIs[1:0]</obj_property>
            <obj_property name="ObjectShortName">memIs[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/memType" type="array">
            <obj_property name="ElementShortName">memType[3:0]</obj_property>
            <obj_property name="ObjectShortName">memType[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/memData_o" type="array">
            <obj_property name="ElementShortName">memData_o[31:0]</obj_property>
            <obj_property name="ObjectShortName">memData_o[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/memAdd" type="array">
            <obj_property name="ElementShortName">memAdd[31:0]</obj_property>
            <obj_property name="ObjectShortName">memAdd[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/memData_i" type="array">
            <obj_property name="ElementShortName">memData_i[31:0]</obj_property>
            <obj_property name="ObjectShortName">memData_i[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wrIs_o" type="logic">
            <obj_property name="ElementShortName">wrIs_o</obj_property>
            <obj_property name="ObjectShortName">wrIs_o</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wr_o" type="array">
            <obj_property name="ElementShortName">wr_o[4:0]</obj_property>
            <obj_property name="ObjectShortName">wr_o[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/wrData_o" type="array">
            <obj_property name="ElementShortName">wrData_o[31:0]</obj_property>
            <obj_property name="ObjectShortName">wrData_o[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/cacheMiss" type="logic">
            <obj_property name="ElementShortName">cacheMiss</obj_property>
            <obj_property name="ObjectShortName">cacheMiss</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/cacheReady" type="logic">
            <obj_property name="ElementShortName">cacheReady</obj_property>
            <obj_property name="ObjectShortName">cacheReady</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/MEM/stall_o" type="logic">
            <obj_property name="ElementShortName">stall_o</obj_property>
            <obj_property name="ObjectShortName">stall_o</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group1183" type="group">
         <obj_property name="label">Controller</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/rst" type="logic">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/stall_i" type="array">
            <obj_property name="ElementShortName">stall_i[3:0]</obj_property>
            <obj_property name="ObjectShortName">stall_i[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/rst_i" type="array">
            <obj_property name="ElementShortName">rst_i[3:0]</obj_property>
            <obj_property name="ObjectShortName">rst_i[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/stall_o" type="array">
            <obj_property name="ElementShortName">stall_o[3:0]</obj_property>
            <obj_property name="ObjectShortName">stall_o[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/controller/rst_o" type="array">
            <obj_property name="ElementShortName">rst_o[3:0]</obj_property>
            <obj_property name="ObjectShortName">rst_o[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group98" type="group">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/stall" type="logic">
         <obj_property name="ElementShortName">stall</obj_property>
         <obj_property name="ObjectShortName">stall</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/wIs" type="logic">
         <obj_property name="ElementShortName">wIs</obj_property>
         <obj_property name="ObjectShortName">wIs</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/pcIn" type="array">
         <obj_property name="ElementShortName">pcIn[31:0]</obj_property>
         <obj_property name="ObjectShortName">pcIn[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/pc" type="array">
         <obj_property name="ElementShortName">pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/CPU/CORE/regpc/ce" type="logic">
         <obj_property name="ElementShortName">ce</obj_property>
         <obj_property name="ObjectShortName">ce</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group97" type="group">
      <obj_property name="label">RF</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group113" type="group">
      <obj_property name="label">iCache</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group114" type="group">
      <obj_property name="label">dCache</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group49" type="group">
      <obj_property name="label">Data</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="group96" type="group">
         <obj_property name="label">IF</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/rst" type="logic">
            <obj_property name="ElementShortName">rst</obj_property>
            <obj_property name="ObjectShortName">rst</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
            <obj_property name="Radix">BINARYRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/i_datain" type="array">
            <obj_property name="ElementShortName">i_datain[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_datain[31:0]</obj_property>
            <obj_property name="Radix">BINARYRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/i_id" type="array">
            <obj_property name="ElementShortName">i_id[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_id[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/opCode" type="array">
            <obj_property name="ElementShortName">opCode[31:0]</obj_property>
            <obj_property name="ObjectShortName">opCode[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/iAddr" type="array">
            <obj_property name="ElementShortName">iAddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">iAddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/rw_flag" type="array">
            <obj_property name="ElementShortName">rw_flag[1:0]</obj_property>
            <obj_property name="ObjectShortName">rw_flag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/busy" type="logic">
            <obj_property name="ElementShortName">busy</obj_property>
            <obj_property name="ObjectShortName">busy</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/done" type="logic">
            <obj_property name="ElementShortName">done</obj_property>
            <obj_property name="ObjectShortName">done</obj_property>
         </wvobject>
         <wvobject fp_name="/sim_cpu/CPU/CORE/IF/stall_o" type="logic">
            <obj_property name="ElementShortName">stall_o</obj_property>
            <obj_property name="ObjectShortName">stall_o</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group95" type="group">
         <obj_property name="label">ID</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="group94" type="group">
         <obj_property name="label">EX</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="group2178" type="group">
         <obj_property name="label">memTrans</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="group93" type="group">
         <obj_property name="label">MEM</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
</wave_config>
