/*
 * lcd_kit_utils.h
 *
 * lcdkit utils function head file for lcd driver
 *
 * Copyright (c) 2020-2021 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef __LCD_KIT_UTILS_H_
#define __LCD_KIT_UTILS_H_
#include <linux/kernel.h>
#include <linux/ctype.h>
#include "dsi_display.h"
#include "dsi_panel.h"
#include "lcd_kit_common.h"
#include "lcd_kit_panel.h"
#include "lcd_kit_sysfs.h"
#include "lcd_kit_adapt.h"
#include <securec.h>
#include <linux/mtd/hw_nve_interface.h>

/* macro */
/* default panel */
#define LCD_KIT_DEFAULT_PANEL  "auo_otm1901a_5p2_1080p_video_default"

/* dcs read/write */
#define DTYPE_DCS_LWRITE	0x39 /* long write */
#define DTYPE_DSC_LWRITE	0x0A /* dsc dsi1.2 vesa3x long write */
#define DTYPE_DCS_WRITE		0x05 /* short write, 0 parameter */
#define DTYPE_DCS_WRITE1	0x15 /* short write, 1 parameter */
#define DTYPE_DCS_READ		0x06 /* read */

/* generic read/write */
#define DTYPE_GEN_LWRITE	0x29 /* long write */
#define DTYPE_GEN_READ		0x04 /* long read, 0 parameter */
#define DTYPE_GEN_READ1		0x14 /* long read, 1 parameter */
#define DTYPE_GEN_READ2		0x24 /* long read, 2 parameter */
#define DTYPE_GEN_WRITE		0x03 /* short write, 0 parameter */
#define DTYPE_GEN_WRITE1	0x13 /* short write, 1 parameter */
#define DTYPE_GEN_WRITE2	0x23 /* short write, 2 parameter */

/* lcd fps scence */
#define LCD_KIT_FPS_SCENCE_IDLE        BIT(0)
#define LCD_KIT_FPS_SCENCE_VIDEO       BIT(1)
#define LCD_KIT_FPS_SCENCE_GAME        BIT(2)
#define LCD_KIT_FPS_SCENCE_WEB         BIT(3)
#define LCD_KIT_FPS_SCENCE_EBOOK       BIT(4)
#define LCD_KIT_FPS_SCENCE_FORCE_30FPS          BIT(5)
#define LCD_KIT_FPS_SCENCE_FUNC_DEFAULT_ENABLE  BIT(6)
#define LCD_KIT_FPS_SCENCE_FUNC_DEFAULT_DISABLE BIT(7)

/* lcd fps value */
#define LCD_KIT_FPS_55 55
#define LCD_KIT_FPS_60 60
#define LCD_KIT_FPS_30 30
#define MAX_BUF 60
#define LCD_REG_LENGTH_MAX 1000
#define LCD_DDIC_INFO_LEN 64
/* 2d barcode */
#define BARCODE_LENGTH 46

/* project id */
#define PROJECTID_LEN 10
#define SN_CODE_LENGTH_MAX 54

/* pcd errflag detect */
#define PCD_ERRFLAG_SUCCESS       0
#define PCD_FAIL                  1
#define ERRFLAG_FAIL              2
#define LCD_KIT_PCD_SIZE          3
#define LCD_KIT_ERRFLAG_SIZE      8
#define DMD_ERR_INFO_LEN         50
#define LCD_KIT_PCD_DETECT_OPEN   1
#define LCD_KIT_PCD_DETECT_CLOSE  0
/* ddic low voltage detect */
#define VAL_0          0
#define VAL_1          1
#define DET1_INDEX     0
#define DET2_INDEX     1
#define DET_START      1
#define DET3_INDEX     2
#define DET4_INDEX     3
#define DETECT_NUM     4
#define ERR_THRESHOLD  4
#define DETECT_LOOPS   6
#define DMD_DET_ERR_LEN      300
#define ENABLE	       1
#define DISABLE	       0
#define INVALID_INDEX  0xFF
#define VAL_NUM        2

/* mipi error detect */
#define MIPI_DETECT_NUM       4
#define MIPI_DETECT_LOOP      30
#define MIPI_DETECT_START     0
#define MIPI_DETECT_BASE      1
#define MIPI_READ_COUNT       5
#define MIPI_DETECT_DELAY     2

enum alpm_state {
	ALPM_OUT,
	ALPM_START,
	ALPM_IN,
};

struct display_engine_panel_info_param {
	int width;
	int height;
	int maxluminance;
	int minluminance;
	int maxbacklight;
	int minbacklight;
};

struct display_engine_ddic_rgbw_param {
	int ddic_rgbw_backlight;
	int pixel_gain_limit;
	int ddic_panel_id;
	int ddic_rgbw_mode;
};

struct display_engine {
	u8 ddic_rgbw_support;
	u8 ddic_cabc_support;
};

/* lcd fps scence */
enum {
	LCD_FPS_SCENCE_30 = 0,
	LCD_FPS_SCENCE_45 = 1,
	LCD_FPS_SCENCE_60 = 2,
	LCD_FPS_SCENCE_90 = 3,
	LCD_FPS_SCENCE_120 = 4,
	LCD_FPS_SCENCE_180 = 5,
	LCD_FPS_SCENCE_MAX = 6,
};

/* fps dsi mipi parameter index */
enum {
	FPS_HFP_INDEX = 0,
	FPS_HBP_INDEX = 1,
	FPS_HS_INDEX = 2,
	FPS_VFP_INDEX = 3,
	FPS_VBP_INDEX = 4,
	FPS_VS_INDEX = 5,
	FPS_VRE_INDEX = 6,
	FPS_RATE_INDEX = 7,
	FPS_LOWER_INDEX = 8,
	FPS_DSI_TIMMING_PARA_NUM = 9,
};

/* lcd fps value */
#define LCD_FPS_30 30
#define LCD_FPS_45 45
#define LCD_FPS_60 60
#define LCD_FPS_90 90
#define LCD_FPS_120 120
#define LCD_FPS_180 180

/* fp delay */
struct mask_delay_time {
	uint32_t delay_time_before_fp;
	uint32_t delay_time_after_fp;
	/* Fp Delay Threshold */
	uint64_t left_time_to_te_us;
	uint64_t right_time_to_te_us;
	uint64_t te_interval_us;
};

/* lcd panel version */
#define VERSION_VALUE_NUM_MAX 30
#define VERSION_NUM_MAX       20
#define LCD_PANEL_VERSION_SIZE 32
/* lcd panel dieid */
#define PANEL_DIEID_DATA_SIZE_MAX 500

struct lcd_kit_panel_version {
	u32 support;
	u32 value_number;
	u32 version_number;
	unsigned char read_value[VERSION_VALUE_NUM_MAX];
	unsigned char lcd_version_name[VERSION_NUM_MAX][LCD_PANEL_VERSION_SIZE];
	struct lcd_kit_arrays_data value;
	char lcd_panel_version[LCD_PANEL_VERSION_SIZE];
};

struct lcd_kit_panel_dieid_info {
	u32 support;
	struct lcd_kit_dsi_panel_cmds cmds;
	char dieid_info_data[PANEL_DIEID_DATA_SIZE_MAX];
};

struct qcom_panel_info {
	struct dsi_display *display;
	u32 panel_state;
	u32 panel_lcm_type;
	u32 panel_dsi_mode;
	u32 type;
	u32 xres;
	u32 yres;
	u32 bl_set_type;
	u32 bl_min;
	u32 bl_max;
	u32 bl_default;
	u32 bl_current;
	u32 vrefresh;
	u32 gpio_offset;
	int maxluminance;
	int minluminance;
	/* sn code */
	uint32_t sn_code_length;
	unsigned char sn_code[SN_CODE_LENGTH_MAX];
	/* backlight workqueue */
	struct workqueue_struct *brightness_workqueue;
	struct work_struct backlight_work;
	struct work_struct vblank_work;
	struct work_struct backlight_update_work;
	/* vblank workqueue */
	struct workqueue_struct *vblank_workqueue;
	struct mask_delay_time mask_delay;
	u32 finger_unlock_state_support;
	u32 finger_unlock_state;
	u32 finger_handle_esd_support;
	u32 bl_after_frame;
	u32 cmd_async_support;
	u32 cmd_async;
	/* panel version */
	struct lcd_kit_panel_version panel_version;
	/* ddic cmd workqueue */
	struct workqueue_struct *cmd_workqueue;
	struct work_struct vint2_on_cmd_work;
	struct work_struct vint2_off_cmd_work;
	struct work_struct od_on_cmd_work;
	struct work_struct od_off_cmd_work;
	struct work_struct irc_on_cmd_work;
	struct work_struct irc_off_cmd_work;
	/* panel dieid info */
	struct lcd_kit_panel_dieid_info panel_dieid_info;
	struct hw_nve_info_user nv_info;
};

enum {
	LCD_OFFLINE = 0,
	LCD_ONLINE = 1,
};

/* enum */
enum {
	RGBW_SET1_MODE = 1,
	RGBW_SET2_MODE = 2,
	RGBW_SET3_MODE = 3,
	RGBW_SET4_MODE = 4,
};

struct lcd_kit_color_coordinate {
	u32 support;
	/* color consistency support */
	struct lcd_kit_dsi_panel_cmds cmds;
};

struct lcd_kit_gamma {
	u32 support;
	u32 addr;
	u32 length;
	struct lcd_kit_dsi_panel_cmds cmds;
};

struct lcd_kit_panel_id {
	u32 modulesn;
	u32 equipid;
	u32 modulemanufactdate;
	u32 vendorid;
};

struct lcd_kit_2d_barcode {
	u32 support;
	int number_offset;
	struct lcd_kit_dsi_panel_cmds cmds;
	bool flags;
};

struct lcd_kit_oem_info {
	u32 support;
	/* 2d barcode */
	struct lcd_kit_2d_barcode barcode_2d;
	/* color coordinate */
	struct lcd_kit_color_coordinate col_coordinate;
};

struct lcd_kit_brightness_color_oeminfo {
	u32 support;
	struct lcd_kit_oem_info oem_info;
};

struct lcd_kit_project_id {
	u32 support;
	char *default_project_id;
	char id[LCD_DDIC_INFO_LEN];
	struct lcd_kit_dsi_panel_cmds cmds;
};

struct lcd_kit_fps {
	u32 support;
	u32 fps_switch_support;
	char *fps_60_cmd;
	char *fps_90_cmd;
	char *fps_120_cmd;
	char *fps_45_cmd;
	char *fps_40_cmd;
	char *fps_30_cmd;
	char *fps_24_cmd;
	char *fps_20_cmd;
	char *fps_18_cmd;
	char *fps_15_cmd;
	char *fps_10_cmd;
	char *fps_1_cmd;
	unsigned int default_fps;
	unsigned int current_fps;
	unsigned int hop_support;
	unsigned int bl_to_1_hz;
	unsigned int aod_bl_to_1_hz;
	struct lcd_kit_array_data normal_frame_porch;
	struct lcd_kit_array_data panel_support_fps_list;
	struct lcd_kit_dsi_panel_cmds dfr_enable_cmds;
	struct lcd_kit_dsi_panel_cmds dfr_disable_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_1_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_10_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_15_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_18_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_20_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_24_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_30_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_40_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_45_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_60_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_90_cmds;
	struct lcd_kit_dsi_panel_cmds fps_to_120_cmds;
	struct lcd_kit_array_data low_frame_porch;
	struct lcd_kit_array_data hop_info[LCD_FPS_SCENCE_MAX];
	struct lcd_kit_dsi_panel_cmds fps_to_cmds[LCD_FPS_SCENCE_MAX];
	struct lcd_kit_array_data fps_dsi_timming[LCD_FPS_SCENCE_MAX];
};

struct lcd_kit_rgbw {
	u32 support;
	u32 rgbw_bl_max;
	struct lcd_kit_dsi_panel_cmds pwm_gain_cmds;
	struct lcd_kit_dsi_panel_cmds pixel_gain_speed_cmds;
	struct lcd_kit_dsi_panel_cmds pixel_gain_limit_cmds;
	struct lcd_kit_dsi_panel_cmds color_distor_allowance_cmds;
	struct lcd_kit_dsi_panel_cmds frame_gain_speed_cmds;
	struct lcd_kit_dsi_panel_cmds frame_gain_limit_cmds;
	struct lcd_kit_dsi_panel_cmds saturation_ctrl_cmds;
	struct lcd_kit_dsi_panel_cmds backlight_cmds;
	struct lcd_kit_dsi_panel_cmds mode1_cmds;
	struct lcd_kit_dsi_panel_cmds mode2_cmds;
	struct lcd_kit_dsi_panel_cmds mode3_cmds;
	struct lcd_kit_dsi_panel_cmds mode4_cmds;
};

struct lcd_kit_alpm {
	u32 support;
	u32 state;
	u32 doze_time_delay;
	u32 aod_bl_to_1_hz;
	struct lcd_kit_dsi_panel_cmds exit_cmds;
	struct lcd_kit_dsi_panel_cmds off_cmds;
	struct lcd_kit_dsi_panel_cmds low_light_cmds;
	struct lcd_kit_dsi_panel_cmds high_light_cmds;
	struct lcd_kit_dsi_panel_cmds middle_light_cmds;
	struct lcd_kit_dsi_panel_cmds double_clock_cmds;
	struct lcd_kit_dsi_panel_cmds single_clock_cmds;
	struct lcd_kit_dsi_panel_cmds no_light_cmds;
};

struct lcd_kit_quickly_sleep_out {
	u32 support;
	u32 panel_on_tag;
	u32 interval;
	struct timeval panel_on_record_tv;
};

struct lcd_kit_snd_disp {
	u32 support;
	struct lcd_kit_dsi_panel_cmds off_cmds;
	struct lcd_kit_dsi_panel_cmds on_cmds;
};

enum bl_control_mode {
	MTK_AP_MODE = 0,
	I2C_ONLY_MODE = 1,
	PWM_ONLY_MODE,
	MTK_PWM_HIGH_I2C_MODE,
	MUTI_THEN_RAMP_MODE,
	RAMP_THEN_MUTI_MODE,
	MTK_AAL_I2C_MODE,
	MTK_MIPI_MODE,
	MTK_MIPI_BL_IC_PWM_MODE,
};

struct display_engine_ddic_hbm_param {
	int type;      // 0:fp   1:MMI   2:light
	int level;
	bool dimming;  // 0:no dimming  1:dimming
};

enum bias_control_mode {
	MT_AP_MODE = 0,
	PMIC_ONLY_MODE = 1,
	GPIO_ONLY_MODE,
	GPIO_THEN_I2C_MODE,
};

struct hbm_type_cfg {
	int source;
	void *dsi;
	void *cb;
	void *handle;
};

enum HBM_CFG_TYPE {
	HBM_FOR_FP = 0,
	HBM_FOR_MMI = 1,
	HBM_FOR_LIGHT = 2
};

/* pcd errflag detect */
enum {
	PCD_COMPARE_MODE_EQUAL = 0,
	PCD_COMPARE_MODE_BIGGER = 1,
	PCD_COMPARE_MODE_MASK = 2,
	PCD_COMPARE_MODE_MULTI = 3,
};
struct lcd_kit_pcd_errflag {
	u32 pcd_support;
	u32 pcd_det_num;
	u32 pcd_errflag_check_support;
	u32 pcd_value_compare_mode;
	u32 errflag_support;
	u32 exp_pcd_mask;
	u32 gpio_errflag;
	u32 gpio_pcd;
	struct lcd_kit_dsi_panel_cmds read_errflag_cmds;
	struct lcd_kit_array_data pcd_value;
	struct lcd_kit_dsi_panel_cmds read_pcd_cmds;
	struct lcd_kit_dsi_panel_cmds switch_page_cmds;
	struct lcd_kit_dsi_panel_cmds start_pcd_check_cmds;
};

/* sync mode define */
enum lcd_sync_mode_def {
	LCD_SYNC_MODE = 0,
	LCD_ASYNC_MODE = 1,
};

/* function declare */
int lcd_kit_read_project_id(uint32_t panel_id);
int lcd_kit_utils_init(uint32_t panel_id, struct device_node *np, struct qcom_panel_info *pinfo);
#ifdef LCD_KIT_DEBUG_ENABLE
int lcd_kit_dbg_init(void);
#endif
bool lcd_kit_support(void);
void lcd_kit_disp_on_record_time(uint32_t panel_id);
int lcd_kit_get_bl_max_nit_from_dts(uint32_t panel_id);
void lcd_kit_disp_on_check_delay(void);
void lcd_kit_set_bl_cmd(uint32_t panel_id, uint32_t level);
int lcd_kit_mipi_set_backlight(struct hbm_type_cfg hbm_source, uint32_t level);
int lcd_panel_sncode_store(struct dsi_display *display);
int lcd_kit_check_pcd_errflag_check_fac(uint32_t panel_id);
int lcd_kit_gpio_pcd_errflag_check(uint32_t panel_id);
int lcd_kit_start_pcd_check(struct dsi_display *display);
int lcd_kit_check_pcd_errflag_check(struct dsi_display *display);
void lcd_kit_ddic_lv_detect_dmd_report(u8 reg_val[DETECT_LOOPS][DETECT_NUM][VAL_NUM]);
void lcd_esd_enable(uint32_t panel_id, int enable);
void lcd_kit_recovery_display(uint32_t panel_id, uint32_t sync_mode);
int lcd_kit_alpm_setting(uint32_t panel_id, uint32_t mode);
int lcd_kit_get_gpio_value(uint32_t gpio_num, const char *gpio_name);
void lcd_kit_mipi_error_dmd_report(u8 reg_val[MIPI_DETECT_LOOP][MIPI_DETECT_NUM][VAL_NUM]);
#endif
