
build/debug/recruiting-sw-microcontrollers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000133c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080013fc  080013fc  000023fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001480  08001480  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001480  08001480  00003010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001480  08001480  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001480  08001480  00002480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001484  08001484  00002484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001488  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000010  08001498  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08001498  000030e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .comment      00000038  00000000  00000000  00003038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b5ae  00000000  00000000  00003070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001869  00000000  00000000  0000e61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  0000fe88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005eb  00000000  00000000  00010590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008b76  00000000  00000000  00010b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000025f5  00000000  00000000  000196f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  000010f8  00000000  00000000  0001bce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00004442  00000000  00000000  0001cde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00021222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__udivsi3>:
 80000c0:	2200      	movs	r2, #0
 80000c2:	0843      	lsrs	r3, r0, #1
 80000c4:	428b      	cmp	r3, r1
 80000c6:	d374      	bcc.n	80001b2 <__udivsi3+0xf2>
 80000c8:	0903      	lsrs	r3, r0, #4
 80000ca:	428b      	cmp	r3, r1
 80000cc:	d35f      	bcc.n	800018e <__udivsi3+0xce>
 80000ce:	0a03      	lsrs	r3, r0, #8
 80000d0:	428b      	cmp	r3, r1
 80000d2:	d344      	bcc.n	800015e <__udivsi3+0x9e>
 80000d4:	0b03      	lsrs	r3, r0, #12
 80000d6:	428b      	cmp	r3, r1
 80000d8:	d328      	bcc.n	800012c <__udivsi3+0x6c>
 80000da:	0c03      	lsrs	r3, r0, #16
 80000dc:	428b      	cmp	r3, r1
 80000de:	d30d      	bcc.n	80000fc <__udivsi3+0x3c>
 80000e0:	22ff      	movs	r2, #255	@ 0xff
 80000e2:	0209      	lsls	r1, r1, #8
 80000e4:	ba12      	rev	r2, r2
 80000e6:	0c03      	lsrs	r3, r0, #16
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d302      	bcc.n	80000f2 <__udivsi3+0x32>
 80000ec:	1212      	asrs	r2, r2, #8
 80000ee:	0209      	lsls	r1, r1, #8
 80000f0:	d065      	beq.n	80001be <__udivsi3+0xfe>
 80000f2:	0b03      	lsrs	r3, r0, #12
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d319      	bcc.n	800012c <__udivsi3+0x6c>
 80000f8:	e000      	b.n	80000fc <__udivsi3+0x3c>
 80000fa:	0a09      	lsrs	r1, r1, #8
 80000fc:	0bc3      	lsrs	r3, r0, #15
 80000fe:	428b      	cmp	r3, r1
 8000100:	d301      	bcc.n	8000106 <__udivsi3+0x46>
 8000102:	03cb      	lsls	r3, r1, #15
 8000104:	1ac0      	subs	r0, r0, r3
 8000106:	4152      	adcs	r2, r2
 8000108:	0b83      	lsrs	r3, r0, #14
 800010a:	428b      	cmp	r3, r1
 800010c:	d301      	bcc.n	8000112 <__udivsi3+0x52>
 800010e:	038b      	lsls	r3, r1, #14
 8000110:	1ac0      	subs	r0, r0, r3
 8000112:	4152      	adcs	r2, r2
 8000114:	0b43      	lsrs	r3, r0, #13
 8000116:	428b      	cmp	r3, r1
 8000118:	d301      	bcc.n	800011e <__udivsi3+0x5e>
 800011a:	034b      	lsls	r3, r1, #13
 800011c:	1ac0      	subs	r0, r0, r3
 800011e:	4152      	adcs	r2, r2
 8000120:	0b03      	lsrs	r3, r0, #12
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x6a>
 8000126:	030b      	lsls	r3, r1, #12
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0ac3      	lsrs	r3, r0, #11
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x76>
 8000132:	02cb      	lsls	r3, r1, #11
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0a83      	lsrs	r3, r0, #10
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x82>
 800013e:	028b      	lsls	r3, r1, #10
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0a43      	lsrs	r3, r0, #9
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x8e>
 800014a:	024b      	lsls	r3, r1, #9
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0a03      	lsrs	r3, r0, #8
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x9a>
 8000156:	020b      	lsls	r3, r1, #8
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	d2cd      	bcs.n	80000fa <__udivsi3+0x3a>
 800015e:	09c3      	lsrs	r3, r0, #7
 8000160:	428b      	cmp	r3, r1
 8000162:	d301      	bcc.n	8000168 <__udivsi3+0xa8>
 8000164:	01cb      	lsls	r3, r1, #7
 8000166:	1ac0      	subs	r0, r0, r3
 8000168:	4152      	adcs	r2, r2
 800016a:	0983      	lsrs	r3, r0, #6
 800016c:	428b      	cmp	r3, r1
 800016e:	d301      	bcc.n	8000174 <__udivsi3+0xb4>
 8000170:	018b      	lsls	r3, r1, #6
 8000172:	1ac0      	subs	r0, r0, r3
 8000174:	4152      	adcs	r2, r2
 8000176:	0943      	lsrs	r3, r0, #5
 8000178:	428b      	cmp	r3, r1
 800017a:	d301      	bcc.n	8000180 <__udivsi3+0xc0>
 800017c:	014b      	lsls	r3, r1, #5
 800017e:	1ac0      	subs	r0, r0, r3
 8000180:	4152      	adcs	r2, r2
 8000182:	0903      	lsrs	r3, r0, #4
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xcc>
 8000188:	010b      	lsls	r3, r1, #4
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	08c3      	lsrs	r3, r0, #3
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xd8>
 8000194:	00cb      	lsls	r3, r1, #3
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0883      	lsrs	r3, r0, #2
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xe4>
 80001a0:	008b      	lsls	r3, r1, #2
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0843      	lsrs	r3, r0, #1
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xf0>
 80001ac:	004b      	lsls	r3, r1, #1
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	1a41      	subs	r1, r0, r1
 80001b4:	d200      	bcs.n	80001b8 <__udivsi3+0xf8>
 80001b6:	4601      	mov	r1, r0
 80001b8:	4152      	adcs	r2, r2
 80001ba:	4610      	mov	r0, r2
 80001bc:	4770      	bx	lr
 80001be:	e7ff      	b.n	80001c0 <__udivsi3+0x100>
 80001c0:	b501      	push	{r0, lr}
 80001c2:	2000      	movs	r0, #0
 80001c4:	f000 f806 	bl	80001d4 <__aeabi_idiv0>
 80001c8:	bd02      	pop	{r1, pc}
 80001ca:	46c0      	nop			@ (mov r8, r8)

080001cc <__aeabi_uidivmod>:
 80001cc:	2900      	cmp	r1, #0
 80001ce:	d0f7      	beq.n	80001c0 <__udivsi3+0x100>
 80001d0:	e776      	b.n	80000c0 <__udivsi3>
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_idiv0>:
 80001d4:	4770      	bx	lr
 80001d6:	46c0      	nop			@ (mov r8, r8)

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c06      	ldr	r4, [pc, #24]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d107      	bne.n	80001f2 <__do_global_dtors_aux+0x1a>
 80001e2:	4b05      	ldr	r3, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <__do_global_dtors_aux+0x16>
 80001e8:	4804      	ldr	r0, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x24>)
 80001ea:	e000      	b.n	80001ee <__do_global_dtors_aux+0x16>
 80001ec:	bf00      	nop
 80001ee:	2301      	movs	r3, #1
 80001f0:	7023      	strb	r3, [r4, #0]
 80001f2:	bd10      	pop	{r4, pc}
 80001f4:	20000010 	.word	0x20000010
 80001f8:	00000000 	.word	0x00000000
 80001fc:	080013e4 	.word	0x080013e4

08000200 <frame_dummy>:
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <frame_dummy+0x14>)
 8000202:	b510      	push	{r4, lr}
 8000204:	2b00      	cmp	r3, #0
 8000206:	d003      	beq.n	8000210 <frame_dummy+0x10>
 8000208:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x18>)
 800020a:	4804      	ldr	r0, [pc, #16]	@ (800021c <frame_dummy+0x1c>)
 800020c:	e000      	b.n	8000210 <frame_dummy+0x10>
 800020e:	bf00      	nop
 8000210:	bd10      	pop	{r4, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)
 8000214:	00000000 	.word	0x00000000
 8000218:	20000014 	.word	0x20000014
 800021c:	080013e4 	.word	0x080013e4

08000220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000220:	b084      	sub	sp, #16
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000222:	4b0d      	ldr	r3, [pc, #52]	@ (8000258 <MX_GPIO_Init+0x38>)
 8000224:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000226:	2204      	movs	r2, #4
 8000228:	4311      	orrs	r1, r2
 800022a:	6359      	str	r1, [r3, #52]	@ 0x34
 800022c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800022e:	400a      	ands	r2, r1
 8000230:	9201      	str	r2, [sp, #4]
 8000232:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000234:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000236:	2220      	movs	r2, #32
 8000238:	4311      	orrs	r1, r2
 800023a:	6359      	str	r1, [r3, #52]	@ 0x34
 800023c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800023e:	400a      	ands	r2, r1
 8000240:	9202      	str	r2, [sp, #8]
 8000242:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000244:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000246:	2201      	movs	r2, #1
 8000248:	4311      	orrs	r1, r2
 800024a:	6359      	str	r1, [r3, #52]	@ 0x34
 800024c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800024e:	401a      	ands	r2, r3
 8000250:	9203      	str	r2, [sp, #12]
 8000252:	9b03      	ldr	r3, [sp, #12]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000254:	b004      	add	sp, #16
 8000256:	4770      	bx	lr
 8000258:	40021000 	.word	0x40021000

0800025c <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800025c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800025e:	e7fe      	b.n	800025e <Error_Handler+0x2>

08000260 <SystemClock_Config>:
{
 8000260:	b510      	push	{r4, lr}
 8000262:	b08c      	sub	sp, #48	@ 0x30
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000264:	ac05      	add	r4, sp, #20
 8000266:	221c      	movs	r2, #28
 8000268:	2100      	movs	r1, #0
 800026a:	0020      	movs	r0, r4
 800026c:	f001 f88d 	bl	800138a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	2214      	movs	r2, #20
 8000272:	2100      	movs	r1, #0
 8000274:	4668      	mov	r0, sp
 8000276:	f001 f888 	bl	800138a <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800027a:	4912      	ldr	r1, [pc, #72]	@ (80002c4 <SystemClock_Config+0x64>)
 800027c:	680b      	ldr	r3, [r1, #0]
 800027e:	2207      	movs	r2, #7
 8000280:	4393      	bics	r3, r2
 8000282:	3a06      	subs	r2, #6
 8000284:	4313      	orrs	r3, r2
 8000286:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000288:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028a:	2380      	movs	r3, #128	@ 0x80
 800028c:	025b      	lsls	r3, r3, #9
 800028e:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000290:	0020      	movs	r0, r4
 8000292:	f000 fa43 	bl	800071c <HAL_RCC_OscConfig>
 8000296:	2800      	cmp	r0, #0
 8000298:	d10f      	bne.n	80002ba <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029a:	4668      	mov	r0, sp
 800029c:	2307      	movs	r3, #7
 800029e:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80002a0:	3b06      	subs	r3, #6
 80002a2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80002a8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002aa:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002ac:	2101      	movs	r1, #1
 80002ae:	f000 fbc1 	bl	8000a34 <HAL_RCC_ClockConfig>
 80002b2:	2800      	cmp	r0, #0
 80002b4:	d103      	bne.n	80002be <SystemClock_Config+0x5e>
}
 80002b6:	b00c      	add	sp, #48	@ 0x30
 80002b8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80002ba:	f7ff ffcf 	bl	800025c <Error_Handler>
    Error_Handler();
 80002be:	f7ff ffcd 	bl	800025c <Error_Handler>
 80002c2:	46c0      	nop			@ (mov r8, r8)
 80002c4:	40022000 	.word	0x40022000

080002c8 <main>:
{
 80002c8:	b510      	push	{r4, lr}
  HAL_Init();
 80002ca:	f000 f855 	bl	8000378 <HAL_Init>
  SystemClock_Config();
 80002ce:	f7ff ffc7 	bl	8000260 <SystemClock_Config>
  MX_GPIO_Init();
 80002d2:	f7ff ffa5 	bl	8000220 <MX_GPIO_Init>
  BSP_LED_Init(LED_GREEN);
 80002d6:	2000      	movs	r0, #0
 80002d8:	f000 ff56 	bl	8001188 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80002dc:	2101      	movs	r1, #1
 80002de:	2000      	movs	r0, #0
 80002e0:	f000 ff94 	bl	800120c <BSP_PB_Init>
  BspCOMInit.BaudRate   = 115200;
 80002e4:	490c      	ldr	r1, [pc, #48]	@ (8000318 <main+0x50>)
 80002e6:	23e1      	movs	r3, #225	@ 0xe1
 80002e8:	025b      	lsls	r3, r3, #9
 80002ea:	600b      	str	r3, [r1, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80002ec:	2300      	movs	r3, #0
 80002ee:	604b      	str	r3, [r1, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80002f0:	810b      	strh	r3, [r1, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80002f2:	814b      	strh	r3, [r1, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80002f4:	818b      	strh	r3, [r1, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80002f6:	2000      	movs	r0, #0
 80002f8:	f000 fffc 	bl	80012f4 <BSP_COM_Init>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d108      	bne.n	8000312 <main+0x4a>
    HAL_GPIO_TogglePin(LED2_GPIO_PORT, GPIO_PIN_5);
 8000300:	2120      	movs	r1, #32
 8000302:	4806      	ldr	r0, [pc, #24]	@ (800031c <main+0x54>)
 8000304:	f000 f9ea 	bl	80006dc <HAL_GPIO_TogglePin>
    HAL_Delay(500);
 8000308:	20fa      	movs	r0, #250	@ 0xfa
 800030a:	0040      	lsls	r0, r0, #1
 800030c:	f000 f852 	bl	80003b4 <HAL_Delay>
  while (1)
 8000310:	e7f6      	b.n	8000300 <main+0x38>
    Error_Handler();
 8000312:	f7ff ffa3 	bl	800025c <Error_Handler>
 8000316:	46c0      	nop			@ (mov r8, r8)
 8000318:	2000002c 	.word	0x2000002c
 800031c:	50000800 	.word	0x50000800

08000320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000320:	b510      	push	{r4, lr}
 8000322:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000324:	4b11      	ldr	r3, [pc, #68]	@ (800036c <HAL_InitTick+0x4c>)
 8000326:	7819      	ldrb	r1, [r3, #0]
 8000328:	2900      	cmp	r1, #0
 800032a:	d101      	bne.n	8000330 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800032c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800032e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000330:	20fa      	movs	r0, #250	@ 0xfa
 8000332:	0080      	lsls	r0, r0, #2
 8000334:	f7ff fec4 	bl	80000c0 <__udivsi3>
 8000338:	0001      	movs	r1, r0
 800033a:	4b0d      	ldr	r3, [pc, #52]	@ (8000370 <HAL_InitTick+0x50>)
 800033c:	6818      	ldr	r0, [r3, #0]
 800033e:	f7ff febf 	bl	80000c0 <__udivsi3>
 8000342:	f000 f8a5 	bl	8000490 <HAL_SYSTICK_Config>
 8000346:	2800      	cmp	r0, #0
 8000348:	d10d      	bne.n	8000366 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800034a:	2c03      	cmp	r4, #3
 800034c:	d901      	bls.n	8000352 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800034e:	2001      	movs	r0, #1
 8000350:	e7ed      	b.n	800032e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000352:	3001      	adds	r0, #1
 8000354:	2200      	movs	r2, #0
 8000356:	0021      	movs	r1, r4
 8000358:	4240      	negs	r0, r0
 800035a:	f000 f889 	bl	8000470 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800035e:	4b05      	ldr	r3, [pc, #20]	@ (8000374 <HAL_InitTick+0x54>)
 8000360:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000362:	2000      	movs	r0, #0
 8000364:	e7e3      	b.n	800032e <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8000366:	2001      	movs	r0, #1
 8000368:	e7e1      	b.n	800032e <HAL_InitTick+0xe>
 800036a:	46c0      	nop			@ (mov r8, r8)
 800036c:	20000000 	.word	0x20000000
 8000370:	2000000c 	.word	0x2000000c
 8000374:	20000004 	.word	0x20000004

08000378 <HAL_Init>:
{
 8000378:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800037a:	2003      	movs	r0, #3
 800037c:	f7ff ffd0 	bl	8000320 <HAL_InitTick>
 8000380:	1e04      	subs	r4, r0, #0
 8000382:	d002      	beq.n	800038a <HAL_Init+0x12>
    status = HAL_ERROR;
 8000384:	2401      	movs	r4, #1
}
 8000386:	0020      	movs	r0, r4
 8000388:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800038a:	f000 f9af 	bl	80006ec <HAL_MspInit>
 800038e:	e7fa      	b.n	8000386 <HAL_Init+0xe>

08000390 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000390:	4b03      	ldr	r3, [pc, #12]	@ (80003a0 <HAL_IncTick+0x10>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	4a03      	ldr	r2, [pc, #12]	@ (80003a4 <HAL_IncTick+0x14>)
 8000396:	6811      	ldr	r1, [r2, #0]
 8000398:	185b      	adds	r3, r3, r1
 800039a:	6013      	str	r3, [r2, #0]
}
 800039c:	4770      	bx	lr
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	20000000 	.word	0x20000000
 80003a4:	2000003c 	.word	0x2000003c

080003a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80003a8:	4b01      	ldr	r3, [pc, #4]	@ (80003b0 <HAL_GetTick+0x8>)
 80003aa:	6818      	ldr	r0, [r3, #0]
}
 80003ac:	4770      	bx	lr
 80003ae:	46c0      	nop			@ (mov r8, r8)
 80003b0:	2000003c 	.word	0x2000003c

080003b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003b4:	b570      	push	{r4, r5, r6, lr}
 80003b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80003b8:	f7ff fff6 	bl	80003a8 <HAL_GetTick>
 80003bc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003be:	1c63      	adds	r3, r4, #1
 80003c0:	d002      	beq.n	80003c8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80003c2:	4b04      	ldr	r3, [pc, #16]	@ (80003d4 <HAL_Delay+0x20>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80003c8:	f7ff ffee 	bl	80003a8 <HAL_GetTick>
 80003cc:	1b40      	subs	r0, r0, r5
 80003ce:	42a0      	cmp	r0, r4
 80003d0:	d3fa      	bcc.n	80003c8 <HAL_Delay+0x14>
  {
  }
}
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	20000000 	.word	0x20000000

080003d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003d8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80003da:	2800      	cmp	r0, #0
 80003dc:	db11      	blt.n	8000402 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003de:	0883      	lsrs	r3, r0, #2
 80003e0:	4d13      	ldr	r5, [pc, #76]	@ (8000430 <__NVIC_SetPriority+0x58>)
 80003e2:	33c0      	adds	r3, #192	@ 0xc0
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	595c      	ldr	r4, [r3, r5]
 80003e8:	2203      	movs	r2, #3
 80003ea:	4010      	ands	r0, r2
 80003ec:	00c0      	lsls	r0, r0, #3
 80003ee:	32fc      	adds	r2, #252	@ 0xfc
 80003f0:	0016      	movs	r6, r2
 80003f2:	4086      	lsls	r6, r0
 80003f4:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003f6:	0189      	lsls	r1, r1, #6
 80003f8:	400a      	ands	r2, r1
 80003fa:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003fc:	4322      	orrs	r2, r4
 80003fe:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000400:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000402:	230f      	movs	r3, #15
 8000404:	4003      	ands	r3, r0
 8000406:	3b08      	subs	r3, #8
 8000408:	089b      	lsrs	r3, r3, #2
 800040a:	3306      	adds	r3, #6
 800040c:	009b      	lsls	r3, r3, #2
 800040e:	4a09      	ldr	r2, [pc, #36]	@ (8000434 <__NVIC_SetPriority+0x5c>)
 8000410:	4694      	mov	ip, r2
 8000412:	4463      	add	r3, ip
 8000414:	685c      	ldr	r4, [r3, #4]
 8000416:	2203      	movs	r2, #3
 8000418:	4010      	ands	r0, r2
 800041a:	00c0      	lsls	r0, r0, #3
 800041c:	32fc      	adds	r2, #252	@ 0xfc
 800041e:	0015      	movs	r5, r2
 8000420:	4085      	lsls	r5, r0
 8000422:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000424:	0189      	lsls	r1, r1, #6
 8000426:	400a      	ands	r2, r1
 8000428:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800042a:	4322      	orrs	r2, r4
 800042c:	605a      	str	r2, [r3, #4]
}
 800042e:	e7e7      	b.n	8000400 <__NVIC_SetPriority+0x28>
 8000430:	e000e100 	.word	0xe000e100
 8000434:	e000ed00 	.word	0xe000ed00

08000438 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000438:	3801      	subs	r0, #1
 800043a:	2380      	movs	r3, #128	@ 0x80
 800043c:	045b      	lsls	r3, r3, #17
 800043e:	4298      	cmp	r0, r3
 8000440:	d20f      	bcs.n	8000462 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000442:	4a09      	ldr	r2, [pc, #36]	@ (8000468 <SysTick_Config+0x30>)
 8000444:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000446:	4809      	ldr	r0, [pc, #36]	@ (800046c <SysTick_Config+0x34>)
 8000448:	6a03      	ldr	r3, [r0, #32]
 800044a:	021b      	lsls	r3, r3, #8
 800044c:	0a1b      	lsrs	r3, r3, #8
 800044e:	21c0      	movs	r1, #192	@ 0xc0
 8000450:	0609      	lsls	r1, r1, #24
 8000452:	430b      	orrs	r3, r1
 8000454:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000456:	2300      	movs	r3, #0
 8000458:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800045a:	3307      	adds	r3, #7
 800045c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800045e:	2000      	movs	r0, #0
}
 8000460:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000462:	2001      	movs	r0, #1
 8000464:	e7fc      	b.n	8000460 <SysTick_Config+0x28>
 8000466:	46c0      	nop			@ (mov r8, r8)
 8000468:	e000e010 	.word	0xe000e010
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000470:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000472:	f7ff ffb1 	bl	80003d8 <__NVIC_SetPriority>
}
 8000476:	bd10      	pop	{r4, pc}

08000478 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000478:	2800      	cmp	r0, #0
 800047a:	db05      	blt.n	8000488 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800047c:	221f      	movs	r2, #31
 800047e:	4002      	ands	r2, r0
 8000480:	2301      	movs	r3, #1
 8000482:	4093      	lsls	r3, r2
 8000484:	4a01      	ldr	r2, [pc, #4]	@ (800048c <HAL_NVIC_EnableIRQ+0x14>)
 8000486:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	e000e100 	.word	0xe000e100

08000490 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000490:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8000492:	f7ff ffd1 	bl	8000438 <SysTick_Config>
}
 8000496:	bd10      	pop	{r4, pc}

08000498 <HAL_EXTI_RegisterCallback>:
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8000498:	2901      	cmp	r1, #1
 800049a:	d007      	beq.n	80004ac <HAL_EXTI_RegisterCallback+0x14>
 800049c:	2902      	cmp	r1, #2
 800049e:	d008      	beq.n	80004b2 <HAL_EXTI_RegisterCallback+0x1a>
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d109      	bne.n	80004b8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80004a4:	6042      	str	r2, [r0, #4]
      hexti->FallingCallback = pPendingCbfn;
 80004a6:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80004a8:	0008      	movs	r0, r1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 80004aa:	4770      	bx	lr
      hexti->RisingCallback = pPendingCbfn;
 80004ac:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80004ae:	2000      	movs	r0, #0
      break;
 80004b0:	e7fb      	b.n	80004aa <HAL_EXTI_RegisterCallback+0x12>
      hexti->FallingCallback = pPendingCbfn;
 80004b2:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80004b4:	2000      	movs	r0, #0
      break;
 80004b6:	e7f8      	b.n	80004aa <HAL_EXTI_RegisterCallback+0x12>
  switch (CallbackID)
 80004b8:	2001      	movs	r0, #1
 80004ba:	e7f6      	b.n	80004aa <HAL_EXTI_RegisterCallback+0x12>

080004bc <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80004bc:	2800      	cmp	r0, #0
 80004be:	d002      	beq.n	80004c6 <HAL_EXTI_GetHandle+0xa>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80004c0:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 80004c2:	2000      	movs	r0, #0
  }
}
 80004c4:	4770      	bx	lr
    return HAL_ERROR;
 80004c6:	2001      	movs	r0, #1
 80004c8:	e7fc      	b.n	80004c4 <HAL_EXTI_GetHandle+0x8>
	...

080004cc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80004cc:	b570      	push	{r4, r5, r6, lr}
 80004ce:	0006      	movs	r6, r0
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80004d0:	6802      	ldr	r2, [r0, #0]
 80004d2:	0c14      	lsrs	r4, r2, #16
 80004d4:	2501      	movs	r5, #1
 80004d6:	402c      	ands	r4, r5
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80004d8:	231f      	movs	r3, #31
 80004da:	4013      	ands	r3, r2
 80004dc:	409d      	lsls	r5, r3

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80004de:	0164      	lsls	r4, r4, #5
 80004e0:	4b0a      	ldr	r3, [pc, #40]	@ (800050c <HAL_EXTI_IRQHandler+0x40>)
 80004e2:	18e3      	adds	r3, r4, r3
  regval = (*regaddr & maskline);
 80004e4:	681a      	ldr	r2, [r3, #0]

  if (regval != 0U)
 80004e6:	4215      	tst	r5, r2
 80004e8:	d004      	beq.n	80004f4 <HAL_EXTI_IRQHandler+0x28>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80004ea:	601d      	str	r5, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 80004ec:	6843      	ldr	r3, [r0, #4]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d000      	beq.n	80004f4 <HAL_EXTI_IRQHandler+0x28>
    {
      hexti->RisingCallback();
 80004f2:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 80004f4:	4b06      	ldr	r3, [pc, #24]	@ (8000510 <HAL_EXTI_IRQHandler+0x44>)
 80004f6:	469c      	mov	ip, r3
 80004f8:	4464      	add	r4, ip
  regval = (*regaddr & maskline);
 80004fa:	6823      	ldr	r3, [r4, #0]

  if (regval != 0U)
 80004fc:	421d      	tst	r5, r3
 80004fe:	d004      	beq.n	800050a <HAL_EXTI_IRQHandler+0x3e>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000500:	6025      	str	r5, [r4, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8000502:	68b3      	ldr	r3, [r6, #8]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d000      	beq.n	800050a <HAL_EXTI_IRQHandler+0x3e>
    {
      hexti->FallingCallback();
 8000508:	4798      	blx	r3
    }
  }
}
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	4002180c 	.word	0x4002180c
 8000510:	40021810 	.word	0x40021810

08000514 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000516:	46d6      	mov	lr, sl
 8000518:	464f      	mov	r7, r9
 800051a:	4646      	mov	r6, r8
 800051c:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800051e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000520:	e03b      	b.n	800059a <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000522:	2505      	movs	r5, #5
 8000524:	e000      	b.n	8000528 <HAL_GPIO_Init+0x14>
 8000526:	2500      	movs	r5, #0
 8000528:	40a5      	lsls	r5, r4
 800052a:	002c      	movs	r4, r5
 800052c:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 800052e:	4d63      	ldr	r5, [pc, #396]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 8000530:	3218      	adds	r2, #24
 8000532:	0092      	lsls	r2, r2, #2
 8000534:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000536:	2280      	movs	r2, #128	@ 0x80
 8000538:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 800053a:	464a      	mov	r2, r9
 800053c:	43d2      	mvns	r2, r2
 800053e:	003d      	movs	r5, r7
 8000540:	464c      	mov	r4, r9
 8000542:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000544:	684c      	ldr	r4, [r1, #4]
 8000546:	03e4      	lsls	r4, r4, #15
 8000548:	d502      	bpl.n	8000550 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 800054a:	003d      	movs	r5, r7
 800054c:	464c      	mov	r4, r9
 800054e:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8000550:	4c5a      	ldr	r4, [pc, #360]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 8000552:	2780      	movs	r7, #128	@ 0x80
 8000554:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 8000556:	2584      	movs	r5, #132	@ 0x84
 8000558:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 800055a:	003d      	movs	r5, r7
 800055c:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800055e:	684c      	ldr	r4, [r1, #4]
 8000560:	03a4      	lsls	r4, r4, #14
 8000562:	d502      	bpl.n	800056a <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8000564:	003d      	movs	r5, r7
 8000566:	464c      	mov	r4, r9
 8000568:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 800056a:	4c54      	ldr	r4, [pc, #336]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 800056c:	2784      	movs	r7, #132	@ 0x84
 800056e:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000570:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8000572:	003d      	movs	r5, r7
 8000574:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000576:	684c      	ldr	r4, [r1, #4]
 8000578:	02e4      	lsls	r4, r4, #11
 800057a:	d502      	bpl.n	8000582 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 800057c:	003d      	movs	r5, r7
 800057e:	464c      	mov	r4, r9
 8000580:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8000582:	4c4e      	ldr	r4, [pc, #312]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 8000584:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 8000586:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 8000588:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800058a:	684c      	ldr	r4, [r1, #4]
 800058c:	02a4      	lsls	r4, r4, #10
 800058e:	d501      	bpl.n	8000594 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8000590:	464a      	mov	r2, r9
 8000592:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 8000594:	4c49      	ldr	r4, [pc, #292]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 8000596:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 8000598:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800059a:	680c      	ldr	r4, [r1, #0]
 800059c:	0022      	movs	r2, r4
 800059e:	40da      	lsrs	r2, r3
 80005a0:	d100      	bne.n	80005a4 <HAL_GPIO_Init+0x90>
 80005a2:	e086      	b.n	80006b2 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80005a4:	2201      	movs	r2, #1
 80005a6:	409a      	lsls	r2, r3
 80005a8:	0026      	movs	r6, r4
 80005aa:	4016      	ands	r6, r2
 80005ac:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 80005ae:	4214      	tst	r4, r2
 80005b0:	d0f2      	beq.n	8000598 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005b2:	684c      	ldr	r4, [r1, #4]
 80005b4:	2c02      	cmp	r4, #2
 80005b6:	d001      	beq.n	80005bc <HAL_GPIO_Init+0xa8>
 80005b8:	2c12      	cmp	r4, #18
 80005ba:	d118      	bne.n	80005ee <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 80005bc:	08dd      	lsrs	r5, r3, #3
 80005be:	3508      	adds	r5, #8
 80005c0:	00ad      	lsls	r5, r5, #2
 80005c2:	582c      	ldr	r4, [r5, r0]
 80005c4:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80005c6:	2707      	movs	r7, #7
 80005c8:	401f      	ands	r7, r3
 80005ca:	00bf      	lsls	r7, r7, #2
 80005cc:	240f      	movs	r4, #15
 80005ce:	46a2      	mov	sl, r4
 80005d0:	0026      	movs	r6, r4
 80005d2:	40be      	lsls	r6, r7
 80005d4:	46b0      	mov	r8, r6
 80005d6:	4666      	mov	r6, ip
 80005d8:	4644      	mov	r4, r8
 80005da:	43a6      	bics	r6, r4
 80005dc:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80005de:	690c      	ldr	r4, [r1, #16]
 80005e0:	4656      	mov	r6, sl
 80005e2:	4026      	ands	r6, r4
 80005e4:	0034      	movs	r4, r6
 80005e6:	40bc      	lsls	r4, r7
 80005e8:	4666      	mov	r6, ip
 80005ea:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 80005ec:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 80005ee:	6804      	ldr	r4, [r0, #0]
 80005f0:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80005f2:	005d      	lsls	r5, r3, #1
 80005f4:	2403      	movs	r4, #3
 80005f6:	46a2      	mov	sl, r4
 80005f8:	0027      	movs	r7, r4
 80005fa:	40af      	lsls	r7, r5
 80005fc:	46b8      	mov	r8, r7
 80005fe:	43ff      	mvns	r7, r7
 8000600:	4666      	mov	r6, ip
 8000602:	4644      	mov	r4, r8
 8000604:	43a6      	bics	r6, r4
 8000606:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000608:	684c      	ldr	r4, [r1, #4]
 800060a:	4656      	mov	r6, sl
 800060c:	4026      	ands	r6, r4
 800060e:	0034      	movs	r4, r6
 8000610:	40ac      	lsls	r4, r5
 8000612:	4666      	mov	r6, ip
 8000614:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8000616:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000618:	684c      	ldr	r4, [r1, #4]
 800061a:	1e66      	subs	r6, r4, #1
 800061c:	2e01      	cmp	r6, #1
 800061e:	d903      	bls.n	8000628 <HAL_GPIO_Init+0x114>
 8000620:	2c11      	cmp	r4, #17
 8000622:	d001      	beq.n	8000628 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000624:	2c12      	cmp	r4, #18
 8000626:	d112      	bne.n	800064e <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8000628:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800062a:	403c      	ands	r4, r7
 800062c:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800062e:	68cc      	ldr	r4, [r1, #12]
 8000630:	40ac      	lsls	r4, r5
 8000632:	4666      	mov	r6, ip
 8000634:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8000636:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8000638:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800063a:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800063c:	684a      	ldr	r2, [r1, #4]
 800063e:	0912      	lsrs	r2, r2, #4
 8000640:	4694      	mov	ip, r2
 8000642:	2201      	movs	r2, #1
 8000644:	4666      	mov	r6, ip
 8000646:	4032      	ands	r2, r6
 8000648:	409a      	lsls	r2, r3
 800064a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 800064c:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800064e:	684a      	ldr	r2, [r1, #4]
 8000650:	2a03      	cmp	r2, #3
 8000652:	d005      	beq.n	8000660 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8000654:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000656:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000658:	688a      	ldr	r2, [r1, #8]
 800065a:	40aa      	lsls	r2, r5
 800065c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 800065e:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000660:	684a      	ldr	r2, [r1, #4]
 8000662:	00d2      	lsls	r2, r2, #3
 8000664:	d598      	bpl.n	8000598 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 8000666:	089a      	lsrs	r2, r3, #2
 8000668:	0014      	movs	r4, r2
 800066a:	3418      	adds	r4, #24
 800066c:	00a4      	lsls	r4, r4, #2
 800066e:	4d13      	ldr	r5, [pc, #76]	@ (80006bc <HAL_GPIO_Init+0x1a8>)
 8000670:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000672:	2403      	movs	r4, #3
 8000674:	401c      	ands	r4, r3
 8000676:	00e4      	lsls	r4, r4, #3
 8000678:	250f      	movs	r5, #15
 800067a:	40a5      	lsls	r5, r4
 800067c:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800067e:	25a0      	movs	r5, #160	@ 0xa0
 8000680:	05ed      	lsls	r5, r5, #23
 8000682:	42a8      	cmp	r0, r5
 8000684:	d100      	bne.n	8000688 <HAL_GPIO_Init+0x174>
 8000686:	e74e      	b.n	8000526 <HAL_GPIO_Init+0x12>
 8000688:	4d0d      	ldr	r5, [pc, #52]	@ (80006c0 <HAL_GPIO_Init+0x1ac>)
 800068a:	42a8      	cmp	r0, r5
 800068c:	d00b      	beq.n	80006a6 <HAL_GPIO_Init+0x192>
 800068e:	4d0d      	ldr	r5, [pc, #52]	@ (80006c4 <HAL_GPIO_Init+0x1b0>)
 8000690:	42a8      	cmp	r0, r5
 8000692:	d00a      	beq.n	80006aa <HAL_GPIO_Init+0x196>
 8000694:	4d0c      	ldr	r5, [pc, #48]	@ (80006c8 <HAL_GPIO_Init+0x1b4>)
 8000696:	42a8      	cmp	r0, r5
 8000698:	d009      	beq.n	80006ae <HAL_GPIO_Init+0x19a>
 800069a:	4d0c      	ldr	r5, [pc, #48]	@ (80006cc <HAL_GPIO_Init+0x1b8>)
 800069c:	42a8      	cmp	r0, r5
 800069e:	d100      	bne.n	80006a2 <HAL_GPIO_Init+0x18e>
 80006a0:	e73f      	b.n	8000522 <HAL_GPIO_Init+0xe>
 80006a2:	2506      	movs	r5, #6
 80006a4:	e740      	b.n	8000528 <HAL_GPIO_Init+0x14>
 80006a6:	2501      	movs	r5, #1
 80006a8:	e73e      	b.n	8000528 <HAL_GPIO_Init+0x14>
 80006aa:	2502      	movs	r5, #2
 80006ac:	e73c      	b.n	8000528 <HAL_GPIO_Init+0x14>
 80006ae:	2503      	movs	r5, #3
 80006b0:	e73a      	b.n	8000528 <HAL_GPIO_Init+0x14>
  }
}
 80006b2:	bce0      	pop	{r5, r6, r7}
 80006b4:	46ba      	mov	sl, r7
 80006b6:	46b1      	mov	r9, r6
 80006b8:	46a8      	mov	r8, r5
 80006ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006bc:	40021800 	.word	0x40021800
 80006c0:	50000400 	.word	0x50000400
 80006c4:	50000800 	.word	0x50000800
 80006c8:	50000c00 	.word	0x50000c00
 80006cc:	50001400 	.word	0x50001400

080006d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006d0:	2a00      	cmp	r2, #0
 80006d2:	d001      	beq.n	80006d8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80006d4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80006d6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80006d8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80006da:	e7fc      	b.n	80006d6 <HAL_GPIO_WritePin+0x6>

080006dc <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80006dc:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80006de:	0013      	movs	r3, r2
 80006e0:	400b      	ands	r3, r1
 80006e2:	041b      	lsls	r3, r3, #16
 80006e4:	4391      	bics	r1, r2
 80006e6:	430b      	orrs	r3, r1
 80006e8:	6183      	str	r3, [r0, #24]
}
 80006ea:	4770      	bx	lr

080006ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ec:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <HAL_MspInit+0x2c>)
 80006f0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80006f2:	2201      	movs	r2, #1
 80006f4:	4311      	orrs	r1, r2
 80006f6:	6419      	str	r1, [r3, #64]	@ 0x40
 80006f8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80006fa:	400a      	ands	r2, r1
 80006fc:	9200      	str	r2, [sp, #0]
 80006fe:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000702:	2180      	movs	r1, #128	@ 0x80
 8000704:	0549      	lsls	r1, r1, #21
 8000706:	430a      	orrs	r2, r1
 8000708:	63da      	str	r2, [r3, #60]	@ 0x3c
 800070a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800070c:	400b      	ands	r3, r1
 800070e:	9301      	str	r3, [sp, #4]
 8000710:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000712:	b002      	add	sp, #8
 8000714:	4770      	bx	lr
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	40021000 	.word	0x40021000

0800071c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000720:	d100      	bne.n	8000724 <HAL_RCC_OscConfig+0x8>
 8000722:	e139      	b.n	8000998 <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000724:	6803      	ldr	r3, [r0, #0]
 8000726:	07db      	lsls	r3, r3, #31
 8000728:	d52c      	bpl.n	8000784 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800072a:	4ba1      	ldr	r3, [pc, #644]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800072c:	689a      	ldr	r2, [r3, #8]
 800072e:	2338      	movs	r3, #56	@ 0x38
 8000730:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000732:	2b08      	cmp	r3, #8
 8000734:	d022      	beq.n	800077c <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000736:	6843      	ldr	r3, [r0, #4]
 8000738:	2280      	movs	r2, #128	@ 0x80
 800073a:	0252      	lsls	r2, r2, #9
 800073c:	4293      	cmp	r3, r2
 800073e:	d02e      	beq.n	800079e <HAL_RCC_OscConfig+0x82>
 8000740:	22a0      	movs	r2, #160	@ 0xa0
 8000742:	02d2      	lsls	r2, r2, #11
 8000744:	4293      	cmp	r3, r2
 8000746:	d031      	beq.n	80007ac <HAL_RCC_OscConfig+0x90>
 8000748:	4b99      	ldr	r3, [pc, #612]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4999      	ldr	r1, [pc, #612]	@ (80009b4 <HAL_RCC_OscConfig+0x298>)
 800074e:	400a      	ands	r2, r1
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4998      	ldr	r1, [pc, #608]	@ (80009b8 <HAL_RCC_OscConfig+0x29c>)
 8000756:	400a      	ands	r2, r1
 8000758:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800075a:	6863      	ldr	r3, [r4, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d031      	beq.n	80007c4 <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000760:	f7ff fe22 	bl	80003a8 <HAL_GetTick>
 8000764:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000766:	4b92      	ldr	r3, [pc, #584]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	039b      	lsls	r3, r3, #14
 800076c:	d40a      	bmi.n	8000784 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800076e:	f7ff fe1b 	bl	80003a8 <HAL_GetTick>
 8000772:	1b40      	subs	r0, r0, r5
 8000774:	2864      	cmp	r0, #100	@ 0x64
 8000776:	d9f6      	bls.n	8000766 <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8000778:	2003      	movs	r0, #3
 800077a:	e10e      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800077c:	6843      	ldr	r3, [r0, #4]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d100      	bne.n	8000784 <HAL_RCC_OscConfig+0x68>
 8000782:	e10b      	b.n	800099c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000784:	6823      	ldr	r3, [r4, #0]
 8000786:	079b      	lsls	r3, r3, #30
 8000788:	d547      	bpl.n	800081a <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800078a:	4b89      	ldr	r3, [pc, #548]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000790:	421a      	tst	r2, r3
 8000792:	d161      	bne.n	8000858 <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000794:	68e3      	ldr	r3, [r4, #12]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d122      	bne.n	80007e0 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 800079a:	2001      	movs	r0, #1
 800079c:	e0fd      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800079e:	4a84      	ldr	r2, [pc, #528]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80007a0:	6811      	ldr	r1, [r2, #0]
 80007a2:	2380      	movs	r3, #128	@ 0x80
 80007a4:	025b      	lsls	r3, r3, #9
 80007a6:	430b      	orrs	r3, r1
 80007a8:	6013      	str	r3, [r2, #0]
 80007aa:	e7d6      	b.n	800075a <HAL_RCC_OscConfig+0x3e>
 80007ac:	4b80      	ldr	r3, [pc, #512]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80007ae:	6819      	ldr	r1, [r3, #0]
 80007b0:	2280      	movs	r2, #128	@ 0x80
 80007b2:	02d2      	lsls	r2, r2, #11
 80007b4:	430a      	orrs	r2, r1
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	6819      	ldr	r1, [r3, #0]
 80007ba:	2280      	movs	r2, #128	@ 0x80
 80007bc:	0252      	lsls	r2, r2, #9
 80007be:	430a      	orrs	r2, r1
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	e7ca      	b.n	800075a <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 80007c4:	f7ff fdf0 	bl	80003a8 <HAL_GetTick>
 80007c8:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80007ca:	4b79      	ldr	r3, [pc, #484]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	039b      	lsls	r3, r3, #14
 80007d0:	d5d8      	bpl.n	8000784 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80007d2:	f7ff fde9 	bl	80003a8 <HAL_GetTick>
 80007d6:	1b40      	subs	r0, r0, r5
 80007d8:	2864      	cmp	r0, #100	@ 0x64
 80007da:	d9f6      	bls.n	80007ca <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 80007dc:	2003      	movs	r0, #3
 80007de:	e0dc      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007e0:	4b73      	ldr	r3, [pc, #460]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80007e2:	685a      	ldr	r2, [r3, #4]
 80007e4:	4975      	ldr	r1, [pc, #468]	@ (80009bc <HAL_RCC_OscConfig+0x2a0>)
 80007e6:	400a      	ands	r2, r1
 80007e8:	6961      	ldr	r1, [r4, #20]
 80007ea:	0209      	lsls	r1, r1, #8
 80007ec:	430a      	orrs	r2, r1
 80007ee:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	4973      	ldr	r1, [pc, #460]	@ (80009c0 <HAL_RCC_OscConfig+0x2a4>)
 80007f4:	400a      	ands	r2, r1
 80007f6:	6921      	ldr	r1, [r4, #16]
 80007f8:	430a      	orrs	r2, r1
 80007fa:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	0adb      	lsrs	r3, r3, #11
 8000800:	2207      	movs	r2, #7
 8000802:	401a      	ands	r2, r3
 8000804:	4b6f      	ldr	r3, [pc, #444]	@ (80009c4 <HAL_RCC_OscConfig+0x2a8>)
 8000806:	40d3      	lsrs	r3, r2
 8000808:	4a6f      	ldr	r2, [pc, #444]	@ (80009c8 <HAL_RCC_OscConfig+0x2ac>)
 800080a:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800080c:	4b6f      	ldr	r3, [pc, #444]	@ (80009cc <HAL_RCC_OscConfig+0x2b0>)
 800080e:	6818      	ldr	r0, [r3, #0]
 8000810:	f7ff fd86 	bl	8000320 <HAL_InitTick>
 8000814:	2800      	cmp	r0, #0
 8000816:	d000      	beq.n	800081a <HAL_RCC_OscConfig+0xfe>
 8000818:	e0c2      	b.n	80009a0 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	071b      	lsls	r3, r3, #28
 800081e:	d557      	bpl.n	80008d0 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000820:	4b63      	ldr	r3, [pc, #396]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000822:	689a      	ldr	r2, [r3, #8]
 8000824:	2338      	movs	r3, #56	@ 0x38
 8000826:	4013      	ands	r3, r2
 8000828:	2b18      	cmp	r3, #24
 800082a:	d04e      	beq.n	80008ca <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800082c:	69a3      	ldr	r3, [r4, #24]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d077      	beq.n	8000922 <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000832:	4a5f      	ldr	r2, [pc, #380]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000834:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8000836:	2101      	movs	r1, #1
 8000838:	430b      	orrs	r3, r1
 800083a:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800083c:	f7ff fdb4 	bl	80003a8 <HAL_GetTick>
 8000840:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000842:	4b5b      	ldr	r3, [pc, #364]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000846:	079b      	lsls	r3, r3, #30
 8000848:	d442      	bmi.n	80008d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800084a:	f7ff fdad 	bl	80003a8 <HAL_GetTick>
 800084e:	1b40      	subs	r0, r0, r5
 8000850:	2802      	cmp	r0, #2
 8000852:	d9f6      	bls.n	8000842 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8000854:	2003      	movs	r0, #3
 8000856:	e0a0      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000858:	68e3      	ldr	r3, [r4, #12]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d022      	beq.n	80008a4 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800085e:	4a54      	ldr	r2, [pc, #336]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000860:	6813      	ldr	r3, [r2, #0]
 8000862:	4957      	ldr	r1, [pc, #348]	@ (80009c0 <HAL_RCC_OscConfig+0x2a4>)
 8000864:	400b      	ands	r3, r1
 8000866:	6921      	ldr	r1, [r4, #16]
 8000868:	430b      	orrs	r3, r1
 800086a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 800086c:	6811      	ldr	r1, [r2, #0]
 800086e:	2380      	movs	r3, #128	@ 0x80
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	430b      	orrs	r3, r1
 8000874:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000876:	f7ff fd97 	bl	80003a8 <HAL_GetTick>
 800087a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800087c:	4b4c      	ldr	r3, [pc, #304]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	055b      	lsls	r3, r3, #21
 8000882:	d406      	bmi.n	8000892 <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8000884:	f7ff fd90 	bl	80003a8 <HAL_GetTick>
 8000888:	1b40      	subs	r0, r0, r5
 800088a:	2802      	cmp	r0, #2
 800088c:	d9f6      	bls.n	800087c <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 800088e:	2003      	movs	r0, #3
 8000890:	e083      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000892:	4947      	ldr	r1, [pc, #284]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000894:	684b      	ldr	r3, [r1, #4]
 8000896:	4a49      	ldr	r2, [pc, #292]	@ (80009bc <HAL_RCC_OscConfig+0x2a0>)
 8000898:	4013      	ands	r3, r2
 800089a:	6962      	ldr	r2, [r4, #20]
 800089c:	0212      	lsls	r2, r2, #8
 800089e:	4313      	orrs	r3, r2
 80008a0:	604b      	str	r3, [r1, #4]
 80008a2:	e7ba      	b.n	800081a <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 80008a4:	4a42      	ldr	r2, [pc, #264]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80008a6:	6813      	ldr	r3, [r2, #0]
 80008a8:	4949      	ldr	r1, [pc, #292]	@ (80009d0 <HAL_RCC_OscConfig+0x2b4>)
 80008aa:	400b      	ands	r3, r1
 80008ac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80008ae:	f7ff fd7b 	bl	80003a8 <HAL_GetTick>
 80008b2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80008b4:	4b3e      	ldr	r3, [pc, #248]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	055b      	lsls	r3, r3, #21
 80008ba:	d5ae      	bpl.n	800081a <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80008bc:	f7ff fd74 	bl	80003a8 <HAL_GetTick>
 80008c0:	1b40      	subs	r0, r0, r5
 80008c2:	2802      	cmp	r0, #2
 80008c4:	d9f6      	bls.n	80008b4 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 80008c6:	2003      	movs	r0, #3
 80008c8:	e067      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80008ca:	69a3      	ldr	r3, [r4, #24]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d069      	beq.n	80009a4 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008d0:	6823      	ldr	r3, [r4, #0]
 80008d2:	075b      	lsls	r3, r3, #29
 80008d4:	d568      	bpl.n	80009a8 <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80008d6:	4b36      	ldr	r3, [pc, #216]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80008d8:	689a      	ldr	r2, [r3, #8]
 80008da:	2338      	movs	r3, #56	@ 0x38
 80008dc:	4013      	ands	r3, r2
 80008de:	2b20      	cmp	r3, #32
 80008e0:	d032      	beq.n	8000948 <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008e2:	68a3      	ldr	r3, [r4, #8]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d034      	beq.n	8000952 <HAL_RCC_OscConfig+0x236>
 80008e8:	2b05      	cmp	r3, #5
 80008ea:	d038      	beq.n	800095e <HAL_RCC_OscConfig+0x242>
 80008ec:	4b30      	ldr	r3, [pc, #192]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 80008ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80008f0:	2101      	movs	r1, #1
 80008f2:	438a      	bics	r2, r1
 80008f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80008f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80008f8:	3103      	adds	r1, #3
 80008fa:	438a      	bics	r2, r1
 80008fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80008fe:	68a3      	ldr	r3, [r4, #8]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d038      	beq.n	8000976 <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000904:	f7ff fd50 	bl	80003a8 <HAL_GetTick>
 8000908:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800090a:	4b29      	ldr	r3, [pc, #164]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800090c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800090e:	079b      	lsls	r3, r3, #30
 8000910:	d42f      	bmi.n	8000972 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000912:	f7ff fd49 	bl	80003a8 <HAL_GetTick>
 8000916:	1b00      	subs	r0, r0, r4
 8000918:	4b2e      	ldr	r3, [pc, #184]	@ (80009d4 <HAL_RCC_OscConfig+0x2b8>)
 800091a:	4298      	cmp	r0, r3
 800091c:	d9f5      	bls.n	800090a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800091e:	2003      	movs	r0, #3
 8000920:	e03b      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 8000922:	4a23      	ldr	r2, [pc, #140]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000924:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8000926:	2101      	movs	r1, #1
 8000928:	438b      	bics	r3, r1
 800092a:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800092c:	f7ff fd3c 	bl	80003a8 <HAL_GetTick>
 8000930:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000932:	4b1f      	ldr	r3, [pc, #124]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000936:	079b      	lsls	r3, r3, #30
 8000938:	d5ca      	bpl.n	80008d0 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800093a:	f7ff fd35 	bl	80003a8 <HAL_GetTick>
 800093e:	1b40      	subs	r0, r0, r5
 8000940:	2802      	cmp	r0, #2
 8000942:	d9f6      	bls.n	8000932 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8000944:	2003      	movs	r0, #3
 8000946:	e028      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8000948:	68a3      	ldr	r3, [r4, #8]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d02e      	beq.n	80009ac <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800094e:	2000      	movs	r0, #0
 8000950:	e023      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000952:	4a17      	ldr	r2, [pc, #92]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000954:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8000956:	2101      	movs	r1, #1
 8000958:	430b      	orrs	r3, r1
 800095a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800095c:	e7cf      	b.n	80008fe <HAL_RCC_OscConfig+0x1e2>
 800095e:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 8000960:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000962:	2104      	movs	r1, #4
 8000964:	430a      	orrs	r2, r1
 8000966:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000968:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800096a:	3903      	subs	r1, #3
 800096c:	430a      	orrs	r2, r1
 800096e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000970:	e7c5      	b.n	80008fe <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 8000972:	2000      	movs	r0, #0
 8000974:	e011      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8000976:	f7ff fd17 	bl	80003a8 <HAL_GetTick>
 800097a:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <HAL_RCC_OscConfig+0x294>)
 800097e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000980:	079b      	lsls	r3, r3, #30
 8000982:	d507      	bpl.n	8000994 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000984:	f7ff fd10 	bl	80003a8 <HAL_GetTick>
 8000988:	1b00      	subs	r0, r0, r4
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <HAL_RCC_OscConfig+0x2b8>)
 800098c:	4298      	cmp	r0, r3
 800098e:	d9f5      	bls.n	800097c <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 8000990:	2003      	movs	r0, #3
 8000992:	e002      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8000994:	2000      	movs	r0, #0
 8000996:	e000      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8000998:	2001      	movs	r0, #1
}
 800099a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800099c:	2001      	movs	r0, #1
 800099e:	e7fc      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 80009a0:	2001      	movs	r0, #1
 80009a2:	e7fa      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 80009a4:	2001      	movs	r0, #1
 80009a6:	e7f8      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 80009a8:	2000      	movs	r0, #0
 80009aa:	e7f6      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 80009ac:	2001      	movs	r0, #1
 80009ae:	e7f4      	b.n	800099a <HAL_RCC_OscConfig+0x27e>
 80009b0:	40021000 	.word	0x40021000
 80009b4:	fffeffff 	.word	0xfffeffff
 80009b8:	fffbffff 	.word	0xfffbffff
 80009bc:	ffff80ff 	.word	0xffff80ff
 80009c0:	ffffc7ff 	.word	0xffffc7ff
 80009c4:	02dc6c00 	.word	0x02dc6c00
 80009c8:	2000000c 	.word	0x2000000c
 80009cc:	20000004 	.word	0x20000004
 80009d0:	fffffeff 	.word	0xfffffeff
 80009d4:	00001388 	.word	0x00001388

080009d8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80009d8:	4b14      	ldr	r3, [pc, #80]	@ (8000a2c <HAL_RCC_GetSysClockFreq+0x54>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	2238      	movs	r2, #56	@ 0x38
 80009de:	421a      	tst	r2, r3
 80009e0:	d107      	bne.n	80009f2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80009e2:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <HAL_RCC_GetSysClockFreq+0x54>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	0ad2      	lsrs	r2, r2, #11
 80009e8:	2307      	movs	r3, #7
 80009ea:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80009ec:	4810      	ldr	r0, [pc, #64]	@ (8000a30 <HAL_RCC_GetSysClockFreq+0x58>)
 80009ee:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 80009f0:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <HAL_RCC_GetSysClockFreq+0x54>)
 80009f4:	689a      	ldr	r2, [r3, #8]
 80009f6:	2338      	movs	r3, #56	@ 0x38
 80009f8:	4013      	ands	r3, r2
 80009fa:	2b08      	cmp	r3, #8
 80009fc:	d010      	beq.n	8000a20 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80009fe:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <HAL_RCC_GetSysClockFreq+0x54>)
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	2338      	movs	r3, #56	@ 0x38
 8000a04:	4013      	ands	r3, r2
 8000a06:	2b20      	cmp	r3, #32
 8000a08:	d00c      	beq.n	8000a24 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000a0a:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <HAL_RCC_GetSysClockFreq+0x54>)
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	2338      	movs	r3, #56	@ 0x38
 8000a10:	4013      	ands	r3, r2
 8000a12:	2b18      	cmp	r3, #24
 8000a14:	d001      	beq.n	8000a1a <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8000a16:	2000      	movs	r0, #0
  return sysclockfreq;
 8000a18:	e7ea      	b.n	80009f0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8000a1a:	20fa      	movs	r0, #250	@ 0xfa
 8000a1c:	01c0      	lsls	r0, r0, #7
 8000a1e:	e7e7      	b.n	80009f0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8000a20:	4803      	ldr	r0, [pc, #12]	@ (8000a30 <HAL_RCC_GetSysClockFreq+0x58>)
 8000a22:	e7e5      	b.n	80009f0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8000a24:	2080      	movs	r0, #128	@ 0x80
 8000a26:	0200      	lsls	r0, r0, #8
 8000a28:	e7e2      	b.n	80009f0 <HAL_RCC_GetSysClockFreq+0x18>
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	02dc6c00 	.word	0x02dc6c00

08000a34 <HAL_RCC_ClockConfig>:
{
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	0004      	movs	r4, r0
 8000a38:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	d100      	bne.n	8000a40 <HAL_RCC_ClockConfig+0xc>
 8000a3e:	e0a4      	b.n	8000b8a <HAL_RCC_ClockConfig+0x156>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000a40:	4b54      	ldr	r3, [pc, #336]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	2307      	movs	r3, #7
 8000a46:	4013      	ands	r3, r2
 8000a48:	428b      	cmp	r3, r1
 8000a4a:	d321      	bcc.n	8000a90 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	079a      	lsls	r2, r3, #30
 8000a50:	d510      	bpl.n	8000a74 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a52:	075b      	lsls	r3, r3, #29
 8000a54:	d507      	bpl.n	8000a66 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000a56:	4950      	ldr	r1, [pc, #320]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000a58:	688a      	ldr	r2, [r1, #8]
 8000a5a:	4b50      	ldr	r3, [pc, #320]	@ (8000b9c <HAL_RCC_ClockConfig+0x168>)
 8000a5c:	401a      	ands	r2, r3
 8000a5e:	23b0      	movs	r3, #176	@ 0xb0
 8000a60:	011b      	lsls	r3, r3, #4
 8000a62:	4313      	orrs	r3, r2
 8000a64:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a66:	4a4c      	ldr	r2, [pc, #304]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000a68:	6893      	ldr	r3, [r2, #8]
 8000a6a:	494d      	ldr	r1, [pc, #308]	@ (8000ba0 <HAL_RCC_ClockConfig+0x16c>)
 8000a6c:	400b      	ands	r3, r1
 8000a6e:	68e1      	ldr	r1, [r4, #12]
 8000a70:	430b      	orrs	r3, r1
 8000a72:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a74:	6823      	ldr	r3, [r4, #0]
 8000a76:	07db      	lsls	r3, r3, #31
 8000a78:	d54c      	bpl.n	8000b14 <HAL_RCC_ClockConfig+0xe0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a7a:	6863      	ldr	r3, [r4, #4]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d01e      	beq.n	8000abe <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d139      	bne.n	8000af8 <HAL_RCC_ClockConfig+0xc4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000a84:	4a44      	ldr	r2, [pc, #272]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000a86:	6812      	ldr	r2, [r2, #0]
 8000a88:	0552      	lsls	r2, r2, #21
 8000a8a:	d41c      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	e064      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a90:	4a40      	ldr	r2, [pc, #256]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000a92:	6813      	ldr	r3, [r2, #0]
 8000a94:	2107      	movs	r1, #7
 8000a96:	438b      	bics	r3, r1
 8000a98:	432b      	orrs	r3, r5
 8000a9a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000a9c:	f7ff fc84 	bl	80003a8 <HAL_GetTick>
 8000aa0:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	42ab      	cmp	r3, r5
 8000aac:	d0ce      	beq.n	8000a4c <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000aae:	f7ff fc7b 	bl	80003a8 <HAL_GetTick>
 8000ab2:	1b80      	subs	r0, r0, r6
 8000ab4:	4a3b      	ldr	r2, [pc, #236]	@ (8000ba4 <HAL_RCC_ClockConfig+0x170>)
 8000ab6:	4290      	cmp	r0, r2
 8000ab8:	d9f3      	bls.n	8000aa2 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8000aba:	2003      	movs	r0, #3
 8000abc:	e04d      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000abe:	4a36      	ldr	r2, [pc, #216]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000ac0:	6812      	ldr	r2, [r2, #0]
 8000ac2:	0392      	lsls	r2, r2, #14
 8000ac4:	d563      	bpl.n	8000b8e <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000ac6:	4934      	ldr	r1, [pc, #208]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000ac8:	688a      	ldr	r2, [r1, #8]
 8000aca:	2007      	movs	r0, #7
 8000acc:	4382      	bics	r2, r0
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8000ad2:	f7ff fc69 	bl	80003a8 <HAL_GetTick>
 8000ad6:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	2238      	movs	r2, #56	@ 0x38
 8000ade:	401a      	ands	r2, r3
 8000ae0:	6863      	ldr	r3, [r4, #4]
 8000ae2:	00db      	lsls	r3, r3, #3
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d015      	beq.n	8000b14 <HAL_RCC_ClockConfig+0xe0>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae8:	f7ff fc5e 	bl	80003a8 <HAL_GetTick>
 8000aec:	1b80      	subs	r0, r0, r6
 8000aee:	4b2d      	ldr	r3, [pc, #180]	@ (8000ba4 <HAL_RCC_ClockConfig+0x170>)
 8000af0:	4298      	cmp	r0, r3
 8000af2:	d9f1      	bls.n	8000ad8 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8000af4:	2003      	movs	r0, #3
 8000af6:	e030      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	d005      	beq.n	8000b08 <HAL_RCC_ClockConfig+0xd4>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000afc:	4a26      	ldr	r2, [pc, #152]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000afe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8000b00:	0792      	lsls	r2, r2, #30
 8000b02:	d4e0      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8000b04:	2001      	movs	r0, #1
 8000b06:	e028      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000b08:	4a23      	ldr	r2, [pc, #140]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000b0a:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8000b0c:	0792      	lsls	r2, r2, #30
 8000b0e:	d4da      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8000b10:	2001      	movs	r0, #1
 8000b12:	e022      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000b14:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	2307      	movs	r3, #7
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	42ab      	cmp	r3, r5
 8000b1e:	d81d      	bhi.n	8000b5c <HAL_RCC_ClockConfig+0x128>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b20:	6823      	ldr	r3, [r4, #0]
 8000b22:	075b      	lsls	r3, r3, #29
 8000b24:	d506      	bpl.n	8000b34 <HAL_RCC_ClockConfig+0x100>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b26:	4a1c      	ldr	r2, [pc, #112]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000b28:	6893      	ldr	r3, [r2, #8]
 8000b2a:	491f      	ldr	r1, [pc, #124]	@ (8000ba8 <HAL_RCC_ClockConfig+0x174>)
 8000b2c:	400b      	ands	r3, r1
 8000b2e:	6921      	ldr	r1, [r4, #16]
 8000b30:	430b      	orrs	r3, r1
 8000b32:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000b34:	f7ff ff50 	bl	80009d8 <HAL_RCC_GetSysClockFreq>
 8000b38:	4b17      	ldr	r3, [pc, #92]	@ (8000b98 <HAL_RCC_ClockConfig+0x164>)
 8000b3a:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000b3c:	0a12      	lsrs	r2, r2, #8
 8000b3e:	230f      	movs	r3, #15
 8000b40:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000b42:	4a1a      	ldr	r2, [pc, #104]	@ (8000bac <HAL_RCC_ClockConfig+0x178>)
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000b48:	231f      	movs	r3, #31
 8000b4a:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000b4c:	40d8      	lsrs	r0, r3
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <HAL_RCC_ClockConfig+0x17c>)
 8000b50:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8000b52:	4b18      	ldr	r3, [pc, #96]	@ (8000bb4 <HAL_RCC_ClockConfig+0x180>)
 8000b54:	6818      	ldr	r0, [r3, #0]
 8000b56:	f7ff fbe3 	bl	8000320 <HAL_InitTick>
}
 8000b5a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000b5e:	6813      	ldr	r3, [r2, #0]
 8000b60:	2107      	movs	r1, #7
 8000b62:	438b      	bics	r3, r1
 8000b64:	432b      	orrs	r3, r5
 8000b66:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000b68:	f7ff fc1e 	bl	80003a8 <HAL_GetTick>
 8000b6c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <HAL_RCC_ClockConfig+0x160>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	2307      	movs	r3, #7
 8000b74:	4013      	ands	r3, r2
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d0d2      	beq.n	8000b20 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000b7a:	f7ff fc15 	bl	80003a8 <HAL_GetTick>
 8000b7e:	1b80      	subs	r0, r0, r6
 8000b80:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <HAL_RCC_ClockConfig+0x170>)
 8000b82:	4298      	cmp	r0, r3
 8000b84:	d9f3      	bls.n	8000b6e <HAL_RCC_ClockConfig+0x13a>
        return HAL_TIMEOUT;
 8000b86:	2003      	movs	r0, #3
 8000b88:	e7e7      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	e7e5      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
        return HAL_ERROR;
 8000b8e:	2001      	movs	r0, #1
 8000b90:	e7e3      	b.n	8000b5a <HAL_RCC_ClockConfig+0x126>
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	40022000 	.word	0x40022000
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	ffff84ff 	.word	0xffff84ff
 8000ba0:	fffff0ff 	.word	0xfffff0ff
 8000ba4:	00001388 	.word	0x00001388
 8000ba8:	ffff8fff 	.word	0xffff8fff
 8000bac:	08001440 	.word	0x08001440
 8000bb0:	2000000c 	.word	0x2000000c
 8000bb4:	20000004 	.word	0x20000004

08000bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000bb8:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000bba:	f7ff ff0d 	bl	80009d8 <HAL_RCC_GetSysClockFreq>
 8000bbe:	4b07      	ldr	r3, [pc, #28]	@ (8000bdc <HAL_RCC_GetHCLKFreq+0x24>)
 8000bc0:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000bc2:	0a12      	lsrs	r2, r2, #8
 8000bc4:	230f      	movs	r3, #15
 8000bc6:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000bc8:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <HAL_RCC_GetHCLKFreq+0x28>)
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000bce:	231f      	movs	r3, #31
 8000bd0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8000bd2:	40d8      	lsrs	r0, r3
 8000bd4:	4b03      	ldr	r3, [pc, #12]	@ (8000be4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8000bd6:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8000bd8:	bd10      	pop	{r4, pc}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	08001440 	.word	0x08001440
 8000be4:	2000000c 	.word	0x2000000c

08000be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000be8:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8000bea:	f7ff ffe5 	bl	8000bb8 <HAL_RCC_GetHCLKFreq>
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000bf0:	689a      	ldr	r2, [r3, #8]
 8000bf2:	0b12      	lsrs	r2, r2, #12
 8000bf4:	2307      	movs	r3, #7
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	589a      	ldr	r2, [r3, r2]
 8000bfe:	231f      	movs	r3, #31
 8000c00:	4013      	ands	r3, r2
 8000c02:	40d8      	lsrs	r0, r3
}
 8000c04:	bd10      	pop	{r4, pc}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	08001420 	.word	0x08001420

08000c10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8000c10:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000c12:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c16:	2201      	movs	r2, #1
 8000c18:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8000c1c:	6801      	ldr	r1, [r0, #0]
 8000c1e:	680b      	ldr	r3, [r1, #0]
 8000c20:	4d12      	ldr	r5, [pc, #72]	@ (8000c6c <UART_EndRxTransfer+0x5c>)
 8000c22:	402b      	ands	r3, r5
 8000c24:	600b      	str	r3, [r1, #0]
 8000c26:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000c2a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c2e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8000c32:	6802      	ldr	r2, [r0, #0]
 8000c34:	6893      	ldr	r3, [r2, #8]
 8000c36:	4c0e      	ldr	r4, [pc, #56]	@ (8000c70 <UART_EndRxTransfer+0x60>)
 8000c38:	4023      	ands	r3, r4
 8000c3a:	6093      	str	r3, [r2, #8]
 8000c3c:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8000c40:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d006      	beq.n	8000c54 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000c46:	238c      	movs	r3, #140	@ 0x8c
 8000c48:	2220      	movs	r2, #32
 8000c4a:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8000c50:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8000c52:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000c54:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c58:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000c5c:	6802      	ldr	r2, [r0, #0]
 8000c5e:	6813      	ldr	r3, [r2, #0]
 8000c60:	2410      	movs	r4, #16
 8000c62:	43a3      	bics	r3, r4
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	f381 8810 	msr	PRIMASK, r1
}
 8000c6a:	e7ec      	b.n	8000c46 <UART_EndRxTransfer+0x36>
 8000c6c:	fffffedf 	.word	0xfffffedf
 8000c70:	effffffe 	.word	0xeffffffe

08000c74 <HAL_UART_MspInit>:
}
 8000c74:	4770      	bx	lr
	...

08000c78 <UART_SetConfig>:
{
 8000c78:	b510      	push	{r4, lr}
 8000c7a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000c7c:	6883      	ldr	r3, [r0, #8]
 8000c7e:	6902      	ldr	r2, [r0, #16]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	6942      	ldr	r2, [r0, #20]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	69c2      	ldr	r2, [r0, #28]
 8000c88:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8000c8a:	6801      	ldr	r1, [r0, #0]
 8000c8c:	680a      	ldr	r2, [r1, #0]
 8000c8e:	4862      	ldr	r0, [pc, #392]	@ (8000e18 <UART_SetConfig+0x1a0>)
 8000c90:	4002      	ands	r2, r0
 8000c92:	4313      	orrs	r3, r2
 8000c94:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000c96:	6822      	ldr	r2, [r4, #0]
 8000c98:	6853      	ldr	r3, [r2, #4]
 8000c9a:	4960      	ldr	r1, [pc, #384]	@ (8000e1c <UART_SetConfig+0x1a4>)
 8000c9c:	400b      	ands	r3, r1
 8000c9e:	68e1      	ldr	r1, [r4, #12]
 8000ca0:	430b      	orrs	r3, r1
 8000ca2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8000ca4:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8000ca6:	6a22      	ldr	r2, [r4, #32]
 8000ca8:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8000caa:	6821      	ldr	r1, [r4, #0]
 8000cac:	688b      	ldr	r3, [r1, #8]
 8000cae:	485c      	ldr	r0, [pc, #368]	@ (8000e20 <UART_SetConfig+0x1a8>)
 8000cb0:	4003      	ands	r3, r0
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8000cb6:	6822      	ldr	r2, [r4, #0]
 8000cb8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8000cba:	210f      	movs	r1, #15
 8000cbc:	438b      	bics	r3, r1
 8000cbe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000cc0:	430b      	orrs	r3, r1
 8000cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000cc4:	6823      	ldr	r3, [r4, #0]
 8000cc6:	4a57      	ldr	r2, [pc, #348]	@ (8000e24 <UART_SetConfig+0x1ac>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d030      	beq.n	8000d2e <UART_SetConfig+0xb6>
 8000ccc:	4a56      	ldr	r2, [pc, #344]	@ (8000e28 <UART_SetConfig+0x1b0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d03e      	beq.n	8000d50 <UART_SetConfig+0xd8>
 8000cd2:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000cd4:	69e0      	ldr	r0, [r4, #28]
 8000cd6:	2280      	movs	r2, #128	@ 0x80
 8000cd8:	0212      	lsls	r2, r2, #8
 8000cda:	4290      	cmp	r0, r2
 8000cdc:	d042      	beq.n	8000d64 <UART_SetConfig+0xec>
    switch (clocksource)
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	d100      	bne.n	8000ce4 <UART_SetConfig+0x6c>
 8000ce2:	e089      	b.n	8000df8 <UART_SetConfig+0x180>
 8000ce4:	d87b      	bhi.n	8000dde <UART_SetConfig+0x166>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d100      	bne.n	8000cec <UART_SetConfig+0x74>
 8000cea:	e07f      	b.n	8000dec <UART_SetConfig+0x174>
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	d174      	bne.n	8000dda <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8000cf0:	4b4e      	ldr	r3, [pc, #312]	@ (8000e2c <UART_SetConfig+0x1b4>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	095b      	lsrs	r3, r3, #5
 8000cf6:	2107      	movs	r1, #7
 8000cf8:	4019      	ands	r1, r3
 8000cfa:	3101      	adds	r1, #1
 8000cfc:	484c      	ldr	r0, [pc, #304]	@ (8000e30 <UART_SetConfig+0x1b8>)
 8000cfe:	f7ff f9df 	bl	80000c0 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8000d02:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000d04:	4b4b      	ldr	r3, [pc, #300]	@ (8000e34 <UART_SetConfig+0x1bc>)
 8000d06:	0052      	lsls	r2, r2, #1
 8000d08:	5ad1      	ldrh	r1, [r2, r3]
 8000d0a:	f7ff f9d9 	bl	80000c0 <__udivsi3>
 8000d0e:	6861      	ldr	r1, [r4, #4]
 8000d10:	084b      	lsrs	r3, r1, #1
 8000d12:	18c0      	adds	r0, r0, r3
 8000d14:	f7ff f9d4 	bl	80000c0 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8000d18:	0002      	movs	r2, r0
 8000d1a:	3a10      	subs	r2, #16
 8000d1c:	4b46      	ldr	r3, [pc, #280]	@ (8000e38 <UART_SetConfig+0x1c0>)
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d86f      	bhi.n	8000e02 <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8000d22:	6823      	ldr	r3, [r4, #0]
 8000d24:	0400      	lsls	r0, r0, #16
 8000d26:	0c00      	lsrs	r0, r0, #16
 8000d28:	60d8      	str	r0, [r3, #12]
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	e06a      	b.n	8000e04 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8000e2c <UART_SetConfig+0x1b4>)
 8000d30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000d32:	2303      	movs	r3, #3
 8000d34:	4013      	ands	r3, r2
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d00c      	beq.n	8000d54 <UART_SetConfig+0xdc>
 8000d3a:	d805      	bhi.n	8000d48 <UART_SetConfig+0xd0>
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d00b      	beq.n	8000d58 <UART_SetConfig+0xe0>
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10b      	bne.n	8000d5c <UART_SetConfig+0xe4>
 8000d44:	3303      	adds	r3, #3
 8000d46:	e7c5      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d48:	2b03      	cmp	r3, #3
 8000d4a:	d109      	bne.n	8000d60 <UART_SetConfig+0xe8>
 8000d4c:	3305      	adds	r3, #5
 8000d4e:	e7c1      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d50:	2300      	movs	r3, #0
 8000d52:	e7bf      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d54:	2302      	movs	r3, #2
 8000d56:	e7bd      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d58:	2300      	movs	r3, #0
 8000d5a:	e7bb      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d5c:	2310      	movs	r3, #16
 8000d5e:	e7b9      	b.n	8000cd4 <UART_SetConfig+0x5c>
 8000d60:	2310      	movs	r3, #16
 8000d62:	e7b7      	b.n	8000cd4 <UART_SetConfig+0x5c>
    switch (clocksource)
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d035      	beq.n	8000dd4 <UART_SetConfig+0x15c>
 8000d68:	d82a      	bhi.n	8000dc0 <UART_SetConfig+0x148>
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d02c      	beq.n	8000dc8 <UART_SetConfig+0x150>
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d124      	bne.n	8000dbc <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8000d72:	4b2e      	ldr	r3, [pc, #184]	@ (8000e2c <UART_SetConfig+0x1b4>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	095b      	lsrs	r3, r3, #5
 8000d78:	2107      	movs	r1, #7
 8000d7a:	4019      	ands	r1, r3
 8000d7c:	3101      	adds	r1, #1
 8000d7e:	482c      	ldr	r0, [pc, #176]	@ (8000e30 <UART_SetConfig+0x1b8>)
 8000d80:	f7ff f99e 	bl	80000c0 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8000d84:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000d86:	4b2b      	ldr	r3, [pc, #172]	@ (8000e34 <UART_SetConfig+0x1bc>)
 8000d88:	0052      	lsls	r2, r2, #1
 8000d8a:	5ad1      	ldrh	r1, [r2, r3]
 8000d8c:	f7ff f998 	bl	80000c0 <__udivsi3>
 8000d90:	0040      	lsls	r0, r0, #1
 8000d92:	6861      	ldr	r1, [r4, #4]
 8000d94:	084b      	lsrs	r3, r1, #1
 8000d96:	18c0      	adds	r0, r0, r3
 8000d98:	f7ff f992 	bl	80000c0 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8000d9c:	0002      	movs	r2, r0
 8000d9e:	3a10      	subs	r2, #16
 8000da0:	4b25      	ldr	r3, [pc, #148]	@ (8000e38 <UART_SetConfig+0x1c0>)
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d82b      	bhi.n	8000dfe <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8000da6:	b282      	uxth	r2, r0
 8000da8:	230f      	movs	r3, #15
 8000daa:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000dac:	0840      	lsrs	r0, r0, #1
 8000dae:	3b08      	subs	r3, #8
 8000db0:	4003      	ands	r3, r0
 8000db2:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8000db4:	6822      	ldr	r2, [r4, #0]
 8000db6:	60d3      	str	r3, [r2, #12]
 8000db8:	2000      	movs	r0, #0
 8000dba:	e023      	b.n	8000e04 <UART_SetConfig+0x18c>
    switch (clocksource)
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	e021      	b.n	8000e04 <UART_SetConfig+0x18c>
 8000dc0:	2b08      	cmp	r3, #8
 8000dc2:	d0df      	beq.n	8000d84 <UART_SetConfig+0x10c>
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	e01d      	b.n	8000e04 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8000dc8:	f7ff ff0e 	bl	8000be8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8000dcc:	2800      	cmp	r0, #0
 8000dce:	d1d9      	bne.n	8000d84 <UART_SetConfig+0x10c>
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	e017      	b.n	8000e04 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8000dd4:	f7ff fe00 	bl	80009d8 <HAL_RCC_GetSysClockFreq>
        break;
 8000dd8:	e7f8      	b.n	8000dcc <UART_SetConfig+0x154>
    switch (clocksource)
 8000dda:	2001      	movs	r0, #1
 8000ddc:	e012      	b.n	8000e04 <UART_SetConfig+0x18c>
 8000dde:	2b08      	cmp	r3, #8
 8000de0:	d102      	bne.n	8000de8 <UART_SetConfig+0x170>
 8000de2:	2080      	movs	r0, #128	@ 0x80
 8000de4:	0200      	lsls	r0, r0, #8
 8000de6:	e78c      	b.n	8000d02 <UART_SetConfig+0x8a>
 8000de8:	2001      	movs	r0, #1
 8000dea:	e00b      	b.n	8000e04 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8000dec:	f7ff fefc 	bl	8000be8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8000df0:	2800      	cmp	r0, #0
 8000df2:	d186      	bne.n	8000d02 <UART_SetConfig+0x8a>
 8000df4:	2000      	movs	r0, #0
 8000df6:	e005      	b.n	8000e04 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8000df8:	f7ff fdee 	bl	80009d8 <HAL_RCC_GetSysClockFreq>
        break;
 8000dfc:	e7f8      	b.n	8000df0 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8000dfe:	2001      	movs	r0, #1
 8000e00:	e000      	b.n	8000e04 <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8000e02:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	226a      	movs	r2, #106	@ 0x6a
 8000e08:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8000e0a:	3a02      	subs	r2, #2
 8000e0c:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8000e12:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8000e14:	bd10      	pop	{r4, pc}
 8000e16:	46c0      	nop			@ (mov r8, r8)
 8000e18:	cfff69f3 	.word	0xcfff69f3
 8000e1c:	ffffcfff 	.word	0xffffcfff
 8000e20:	11fff4ff 	.word	0x11fff4ff
 8000e24:	40013800 	.word	0x40013800
 8000e28:	40004400 	.word	0x40004400
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	02dc6c00 	.word	0x02dc6c00
 8000e34:	080013fc 	.word	0x080013fc
 8000e38:	0000ffef 	.word	0x0000ffef

08000e3c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8000e3c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000e3e:	071b      	lsls	r3, r3, #28
 8000e40:	d506      	bpl.n	8000e50 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8000e42:	6802      	ldr	r2, [r0, #0]
 8000e44:	6853      	ldr	r3, [r2, #4]
 8000e46:	492c      	ldr	r1, [pc, #176]	@ (8000ef8 <UART_AdvFeatureConfig+0xbc>)
 8000e48:	400b      	ands	r3, r1
 8000e4a:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8000e4c:	430b      	orrs	r3, r1
 8000e4e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000e50:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000e52:	07db      	lsls	r3, r3, #31
 8000e54:	d506      	bpl.n	8000e64 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8000e56:	6802      	ldr	r2, [r0, #0]
 8000e58:	6853      	ldr	r3, [r2, #4]
 8000e5a:	4928      	ldr	r1, [pc, #160]	@ (8000efc <UART_AdvFeatureConfig+0xc0>)
 8000e5c:	400b      	ands	r3, r1
 8000e5e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8000e60:	430b      	orrs	r3, r1
 8000e62:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8000e64:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000e66:	079b      	lsls	r3, r3, #30
 8000e68:	d506      	bpl.n	8000e78 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8000e6a:	6802      	ldr	r2, [r0, #0]
 8000e6c:	6853      	ldr	r3, [r2, #4]
 8000e6e:	4924      	ldr	r1, [pc, #144]	@ (8000f00 <UART_AdvFeatureConfig+0xc4>)
 8000e70:	400b      	ands	r3, r1
 8000e72:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8000e74:	430b      	orrs	r3, r1
 8000e76:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8000e78:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000e7a:	075b      	lsls	r3, r3, #29
 8000e7c:	d506      	bpl.n	8000e8c <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8000e7e:	6802      	ldr	r2, [r0, #0]
 8000e80:	6853      	ldr	r3, [r2, #4]
 8000e82:	4920      	ldr	r1, [pc, #128]	@ (8000f04 <UART_AdvFeatureConfig+0xc8>)
 8000e84:	400b      	ands	r3, r1
 8000e86:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8000e88:	430b      	orrs	r3, r1
 8000e8a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8000e8c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000e8e:	06db      	lsls	r3, r3, #27
 8000e90:	d506      	bpl.n	8000ea0 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8000e92:	6802      	ldr	r2, [r0, #0]
 8000e94:	6893      	ldr	r3, [r2, #8]
 8000e96:	491c      	ldr	r1, [pc, #112]	@ (8000f08 <UART_AdvFeatureConfig+0xcc>)
 8000e98:	400b      	ands	r3, r1
 8000e9a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000e9c:	430b      	orrs	r3, r1
 8000e9e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8000ea0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000ea2:	069b      	lsls	r3, r3, #26
 8000ea4:	d506      	bpl.n	8000eb4 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8000ea6:	6802      	ldr	r2, [r0, #0]
 8000ea8:	6893      	ldr	r3, [r2, #8]
 8000eaa:	4918      	ldr	r1, [pc, #96]	@ (8000f0c <UART_AdvFeatureConfig+0xd0>)
 8000eac:	400b      	ands	r3, r1
 8000eae:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000eb0:	430b      	orrs	r3, r1
 8000eb2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8000eb4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000eb6:	065b      	lsls	r3, r3, #25
 8000eb8:	d50b      	bpl.n	8000ed2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8000eba:	6802      	ldr	r2, [r0, #0]
 8000ebc:	6853      	ldr	r3, [r2, #4]
 8000ebe:	4914      	ldr	r1, [pc, #80]	@ (8000f10 <UART_AdvFeatureConfig+0xd4>)
 8000ec0:	400b      	ands	r3, r1
 8000ec2:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8000ec4:	430b      	orrs	r3, r1
 8000ec6:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8000ec8:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8000eca:	2380      	movs	r3, #128	@ 0x80
 8000ecc:	035b      	lsls	r3, r3, #13
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d00a      	beq.n	8000ee8 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8000ed2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000ed4:	061b      	lsls	r3, r3, #24
 8000ed6:	d506      	bpl.n	8000ee6 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8000ed8:	6802      	ldr	r2, [r0, #0]
 8000eda:	6853      	ldr	r3, [r2, #4]
 8000edc:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <UART_AdvFeatureConfig+0xd8>)
 8000ede:	400b      	ands	r3, r1
 8000ee0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	6053      	str	r3, [r2, #4]
}
 8000ee6:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8000ee8:	6802      	ldr	r2, [r0, #0]
 8000eea:	6853      	ldr	r3, [r2, #4]
 8000eec:	490a      	ldr	r1, [pc, #40]	@ (8000f18 <UART_AdvFeatureConfig+0xdc>)
 8000eee:	400b      	ands	r3, r1
 8000ef0:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000ef2:	430b      	orrs	r3, r1
 8000ef4:	6053      	str	r3, [r2, #4]
 8000ef6:	e7ec      	b.n	8000ed2 <UART_AdvFeatureConfig+0x96>
 8000ef8:	ffff7fff 	.word	0xffff7fff
 8000efc:	fffdffff 	.word	0xfffdffff
 8000f00:	fffeffff 	.word	0xfffeffff
 8000f04:	fffbffff 	.word	0xfffbffff
 8000f08:	ffffefff 	.word	0xffffefff
 8000f0c:	ffffdfff 	.word	0xffffdfff
 8000f10:	ffefffff 	.word	0xffefffff
 8000f14:	fff7ffff 	.word	0xfff7ffff
 8000f18:	ff9fffff 	.word	0xff9fffff

08000f1c <UART_WaitOnFlagUntilTimeout>:
{
 8000f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f1e:	46ce      	mov	lr, r9
 8000f20:	4647      	mov	r7, r8
 8000f22:	b580      	push	{r7, lr}
 8000f24:	0006      	movs	r6, r0
 8000f26:	000d      	movs	r5, r1
 8000f28:	0017      	movs	r7, r2
 8000f2a:	4699      	mov	r9, r3
 8000f2c:	9b08      	ldr	r3, [sp, #32]
 8000f2e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000f30:	6833      	ldr	r3, [r6, #0]
 8000f32:	69dc      	ldr	r4, [r3, #28]
 8000f34:	402c      	ands	r4, r5
 8000f36:	1b64      	subs	r4, r4, r5
 8000f38:	4263      	negs	r3, r4
 8000f3a:	415c      	adcs	r4, r3
 8000f3c:	42bc      	cmp	r4, r7
 8000f3e:	d133      	bne.n	8000fa8 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8000f40:	4643      	mov	r3, r8
 8000f42:	3301      	adds	r3, #1
 8000f44:	d0f4      	beq.n	8000f30 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f46:	f7ff fa2f 	bl	80003a8 <HAL_GetTick>
 8000f4a:	464b      	mov	r3, r9
 8000f4c:	1ac0      	subs	r0, r0, r3
 8000f4e:	4540      	cmp	r0, r8
 8000f50:	d82f      	bhi.n	8000fb2 <UART_WaitOnFlagUntilTimeout+0x96>
 8000f52:	4643      	mov	r3, r8
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d02e      	beq.n	8000fb6 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8000f58:	6832      	ldr	r2, [r6, #0]
 8000f5a:	6813      	ldr	r3, [r2, #0]
 8000f5c:	075b      	lsls	r3, r3, #29
 8000f5e:	d5e7      	bpl.n	8000f30 <UART_WaitOnFlagUntilTimeout+0x14>
 8000f60:	2d80      	cmp	r5, #128	@ 0x80
 8000f62:	d0e5      	beq.n	8000f30 <UART_WaitOnFlagUntilTimeout+0x14>
 8000f64:	2d40      	cmp	r5, #64	@ 0x40
 8000f66:	d0e3      	beq.n	8000f30 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8000f68:	69d3      	ldr	r3, [r2, #28]
 8000f6a:	071b      	lsls	r3, r3, #28
 8000f6c:	d410      	bmi.n	8000f90 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8000f6e:	69d3      	ldr	r3, [r2, #28]
 8000f70:	051b      	lsls	r3, r3, #20
 8000f72:	d5dd      	bpl.n	8000f30 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	011b      	lsls	r3, r3, #4
 8000f78:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8000f7a:	0030      	movs	r0, r6
 8000f7c:	f7ff fe48 	bl	8000c10 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8000f80:	2390      	movs	r3, #144	@ 0x90
 8000f82:	2220      	movs	r2, #32
 8000f84:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8000f86:	3b0c      	subs	r3, #12
 8000f88:	2200      	movs	r2, #0
 8000f8a:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	e00c      	b.n	8000faa <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000f90:	2408      	movs	r4, #8
 8000f92:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8000f94:	0030      	movs	r0, r6
 8000f96:	f7ff fe3b 	bl	8000c10 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8000f9a:	2390      	movs	r3, #144	@ 0x90
 8000f9c:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8000f9e:	3b0c      	subs	r3, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	e000      	b.n	8000faa <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8000fa8:	2000      	movs	r0, #0
}
 8000faa:	bcc0      	pop	{r6, r7}
 8000fac:	46b9      	mov	r9, r7
 8000fae:	46b0      	mov	r8, r6
 8000fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	e7f9      	b.n	8000faa <UART_WaitOnFlagUntilTimeout+0x8e>
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	e7f7      	b.n	8000faa <UART_WaitOnFlagUntilTimeout+0x8e>
	...

08000fbc <UART_CheckIdleState>:
{
 8000fbc:	b530      	push	{r4, r5, lr}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fc2:	2390      	movs	r3, #144	@ 0x90
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8000fc8:	f7ff f9ee 	bl	80003a8 <HAL_GetTick>
 8000fcc:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	071b      	lsls	r3, r3, #28
 8000fd4:	d410      	bmi.n	8000ff8 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8000fd6:	6823      	ldr	r3, [r4, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	075b      	lsls	r3, r3, #29
 8000fdc:	d42b      	bmi.n	8001036 <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 8000fde:	2320      	movs	r3, #32
 8000fe0:	2288      	movs	r2, #136	@ 0x88
 8000fe2:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8000fe4:	3204      	adds	r2, #4
 8000fe6:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000fec:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8000fee:	3a08      	subs	r2, #8
 8000ff0:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8000ff2:	2000      	movs	r0, #0
}
 8000ff4:	b003      	add	sp, #12
 8000ff6:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8000ff8:	2180      	movs	r1, #128	@ 0x80
 8000ffa:	4b23      	ldr	r3, [pc, #140]	@ (8001088 <UART_CheckIdleState+0xcc>)
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	0003      	movs	r3, r0
 8001000:	2200      	movs	r2, #0
 8001002:	0389      	lsls	r1, r1, #14
 8001004:	0020      	movs	r0, r4
 8001006:	f7ff ff89 	bl	8000f1c <UART_WaitOnFlagUntilTimeout>
 800100a:	2800      	cmp	r0, #0
 800100c:	d0e3      	beq.n	8000fd6 <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800100e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001012:	2301      	movs	r3, #1
 8001014:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001018:	6822      	ldr	r2, [r4, #0]
 800101a:	6813      	ldr	r3, [r2, #0]
 800101c:	2080      	movs	r0, #128	@ 0x80
 800101e:	4383      	bics	r3, r0
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8001026:	2388      	movs	r3, #136	@ 0x88
 8001028:	2220      	movs	r2, #32
 800102a:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 800102c:	3b04      	subs	r3, #4
 800102e:	2200      	movs	r2, #0
 8001030:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001032:	387d      	subs	r0, #125	@ 0x7d
 8001034:	e7de      	b.n	8000ff4 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001036:	2180      	movs	r1, #128	@ 0x80
 8001038:	4b13      	ldr	r3, [pc, #76]	@ (8001088 <UART_CheckIdleState+0xcc>)
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	002b      	movs	r3, r5
 800103e:	2200      	movs	r2, #0
 8001040:	03c9      	lsls	r1, r1, #15
 8001042:	0020      	movs	r0, r4
 8001044:	f7ff ff6a 	bl	8000f1c <UART_WaitOnFlagUntilTimeout>
 8001048:	2800      	cmp	r0, #0
 800104a:	d0c8      	beq.n	8000fde <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800104c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001050:	2201      	movs	r2, #1
 8001052:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001056:	6821      	ldr	r1, [r4, #0]
 8001058:	680b      	ldr	r3, [r1, #0]
 800105a:	4d0c      	ldr	r5, [pc, #48]	@ (800108c <UART_CheckIdleState+0xd0>)
 800105c:	402b      	ands	r3, r5
 800105e:	600b      	str	r3, [r1, #0]
 8001060:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001064:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001068:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800106c:	6821      	ldr	r1, [r4, #0]
 800106e:	688b      	ldr	r3, [r1, #8]
 8001070:	4393      	bics	r3, r2
 8001072:	608b      	str	r3, [r1, #8]
 8001074:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8001078:	238c      	movs	r3, #140	@ 0x8c
 800107a:	321f      	adds	r2, #31
 800107c:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 800107e:	3b08      	subs	r3, #8
 8001080:	2200      	movs	r2, #0
 8001082:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001084:	2003      	movs	r0, #3
 8001086:	e7b5      	b.n	8000ff4 <UART_CheckIdleState+0x38>
 8001088:	01ffffff 	.word	0x01ffffff
 800108c:	fffffedf 	.word	0xfffffedf

08001090 <HAL_UART_Init>:
{
 8001090:	b510      	push	{r4, lr}
 8001092:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001094:	d030      	beq.n	80010f8 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001096:	2388      	movs	r3, #136	@ 0x88
 8001098:	58c3      	ldr	r3, [r0, r3]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d022      	beq.n	80010e4 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 800109e:	2388      	movs	r3, #136	@ 0x88
 80010a0:	2224      	movs	r2, #36	@ 0x24
 80010a2:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80010a4:	6822      	ldr	r2, [r4, #0]
 80010a6:	6813      	ldr	r3, [r2, #0]
 80010a8:	2101      	movs	r1, #1
 80010aa:	438b      	bics	r3, r1
 80010ac:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80010ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d11d      	bne.n	80010f0 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80010b4:	0020      	movs	r0, r4
 80010b6:	f7ff fddf 	bl	8000c78 <UART_SetConfig>
 80010ba:	2801      	cmp	r0, #1
 80010bc:	d011      	beq.n	80010e2 <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010be:	6822      	ldr	r2, [r4, #0]
 80010c0:	6853      	ldr	r3, [r2, #4]
 80010c2:	490e      	ldr	r1, [pc, #56]	@ (80010fc <HAL_UART_Init+0x6c>)
 80010c4:	400b      	ands	r3, r1
 80010c6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80010c8:	6822      	ldr	r2, [r4, #0]
 80010ca:	6893      	ldr	r3, [r2, #8]
 80010cc:	212a      	movs	r1, #42	@ 0x2a
 80010ce:	438b      	bics	r3, r1
 80010d0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80010d2:	6822      	ldr	r2, [r4, #0]
 80010d4:	6813      	ldr	r3, [r2, #0]
 80010d6:	3929      	subs	r1, #41	@ 0x29
 80010d8:	430b      	orrs	r3, r1
 80010da:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80010dc:	0020      	movs	r0, r4
 80010de:	f7ff ff6d 	bl	8000fbc <UART_CheckIdleState>
}
 80010e2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80010e4:	3384      	adds	r3, #132	@ 0x84
 80010e6:	2200      	movs	r2, #0
 80010e8:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80010ea:	f7ff fdc3 	bl	8000c74 <HAL_UART_MspInit>
 80010ee:	e7d6      	b.n	800109e <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 80010f0:	0020      	movs	r0, r4
 80010f2:	f7ff fea3 	bl	8000e3c <UART_AdvFeatureConfig>
 80010f6:	e7dd      	b.n	80010b4 <HAL_UART_Init+0x24>
    return HAL_ERROR;
 80010f8:	2001      	movs	r0, #1
 80010fa:	e7f2      	b.n	80010e2 <HAL_UART_Init+0x52>
 80010fc:	ffffb7ff 	.word	0xffffb7ff

08001100 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001100:	e7fe      	b.n	8001100 <NMI_Handler>

08001102 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001102:	e7fe      	b.n	8001102 <HardFault_Handler>

08001104 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001104:	4770      	bx	lr

08001106 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001106:	4770      	bx	lr

08001108 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001108:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800110a:	f7ff f941 	bl	8000390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110e:	bd10      	pop	{r4, pc}

08001110 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001110:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 f8c2 	bl	800129c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001118:	bd10      	pop	{r4, pc}
	...

0800111c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800111c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111e:	b089      	sub	sp, #36	@ 0x24

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001120:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <COM1_MspInit+0x68>)
 8001122:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001124:	2501      	movs	r5, #1
 8001126:	432a      	orrs	r2, r5
 8001128:	635a      	str	r2, [r3, #52]	@ 0x34
 800112a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800112c:	402a      	ands	r2, r5
 800112e:	9200      	str	r2, [sp, #0]
 8001130:	9a00      	ldr	r2, [sp, #0]
  COM1_RX_GPIO_CLK_ENABLE();
 8001132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001134:	432a      	orrs	r2, r5
 8001136:	635a      	str	r2, [r3, #52]	@ 0x34
 8001138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800113a:	402a      	ands	r2, r5
 800113c:	9201      	str	r2, [sp, #4]
 800113e:	9a01      	ldr	r2, [sp, #4]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001142:	2180      	movs	r1, #128	@ 0x80
 8001144:	0289      	lsls	r1, r1, #10
 8001146:	430a      	orrs	r2, r1
 8001148:	63da      	str	r2, [r3, #60]	@ 0x3c
 800114a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800114c:	400b      	ands	r3, r1
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	9b02      	ldr	r3, [sp, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001152:	ac03      	add	r4, sp, #12
 8001154:	2304      	movs	r3, #4
 8001156:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001158:	2602      	movs	r6, #2
 800115a:	9604      	str	r6, [sp, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800115c:	9606      	str	r6, [sp, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800115e:	9505      	str	r5, [sp, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001160:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001162:	27a0      	movs	r7, #160	@ 0xa0
 8001164:	05ff      	lsls	r7, r7, #23
 8001166:	0021      	movs	r1, r4
 8001168:	0038      	movs	r0, r7
 800116a:	f7ff f9d3 	bl	8000514 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 800116e:	2308      	movs	r3, #8
 8001170:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001172:	9604      	str	r6, [sp, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001174:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001176:	0021      	movs	r1, r4
 8001178:	0038      	movs	r0, r7
 800117a:	f7ff f9cb 	bl	8000514 <HAL_GPIO_Init>
}
 800117e:	b009      	add	sp, #36	@ 0x24
 8001180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	40021000 	.word	0x40021000

08001188 <BSP_LED_Init>:
{
 8001188:	b570      	push	{r4, r5, r6, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	0004      	movs	r4, r0
  if ((Led != LED1)
 800118e:	2801      	cmp	r0, #1
 8001190:	d832      	bhi.n	80011f8 <BSP_LED_Init+0x70>
    if (Led == LED1)
 8001192:	2800      	cmp	r0, #0
 8001194:	d11d      	bne.n	80011d2 <BSP_LED_Init+0x4a>
      LED1_GPIO_CLK_ENABLE();
 8001196:	4a1a      	ldr	r2, [pc, #104]	@ (8001200 <BSP_LED_Init+0x78>)
 8001198:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 800119a:	2301      	movs	r3, #1
 800119c:	4319      	orrs	r1, r3
 800119e:	6351      	str	r1, [r2, #52]	@ 0x34
 80011a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80011a2:	4013      	ands	r3, r2
 80011a4:	9301      	str	r3, [sp, #4]
 80011a6:	9b01      	ldr	r3, [sp, #4]
    gpio_init_structure.Pin   = LED_PIN[Led];
 80011a8:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <BSP_LED_Init+0x7c>)
 80011aa:	0062      	lsls	r2, r4, #1
 80011ac:	5ad6      	ldrh	r6, [r2, r3]
 80011ae:	a903      	add	r1, sp, #12
 80011b0:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	604b      	str	r3, [r1, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	608b      	str	r3, [r1, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	3303      	adds	r3, #3
 80011bc:	60cb      	str	r3, [r1, #12]
    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80011be:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <BSP_LED_Init+0x80>)
 80011c0:	00a2      	lsls	r2, r4, #2
 80011c2:	58d0      	ldr	r0, [r2, r3]
 80011c4:	f7ff f9a6 	bl	8000514 <HAL_GPIO_Init>
    if (Led == LED2)
 80011c8:	2c01      	cmp	r4, #1
 80011ca:	d00c      	beq.n	80011e6 <BSP_LED_Init+0x5e>
  int32_t ret = BSP_ERROR_NONE;
 80011cc:	2000      	movs	r0, #0
}
 80011ce:	b008      	add	sp, #32
 80011d0:	bd70      	pop	{r4, r5, r6, pc}
      LED2_GPIO_CLK_ENABLE();
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <BSP_LED_Init+0x78>)
 80011d4:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80011d6:	2304      	movs	r3, #4
 80011d8:	4319      	orrs	r1, r3
 80011da:	6351      	str	r1, [r2, #52]	@ 0x34
 80011dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80011de:	4013      	ands	r3, r2
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	9b02      	ldr	r3, [sp, #8]
 80011e4:	e7e0      	b.n	80011a8 <BSP_LED_Init+0x20>
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <BSP_LED_Init+0x80>)
 80011e8:	00a4      	lsls	r4, r4, #2
 80011ea:	58e0      	ldr	r0, [r4, r3]
 80011ec:	2201      	movs	r2, #1
 80011ee:	0031      	movs	r1, r6
 80011f0:	f7ff fa6e 	bl	80006d0 <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 80011f4:	2000      	movs	r0, #0
 80011f6:	e7ea      	b.n	80011ce <BSP_LED_Init+0x46>
    ret = BSP_ERROR_WRONG_PARAM;
 80011f8:	2002      	movs	r0, #2
 80011fa:	4240      	negs	r0, r0
 80011fc:	e7e7      	b.n	80011ce <BSP_LED_Init+0x46>
 80011fe:	46c0      	nop			@ (mov r8, r8)
 8001200:	40021000 	.word	0x40021000
 8001204:	08001414 	.word	0x08001414
 8001208:	08001418 	.word	0x08001418

0800120c <BSP_PB_Init>:
{
 800120c:	b530      	push	{r4, r5, lr}
 800120e:	b087      	sub	sp, #28
 8001210:	0005      	movs	r5, r0
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001212:	4a1c      	ldr	r2, [pc, #112]	@ (8001284 <BSP_PB_Init+0x78>)
 8001214:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8001216:	2304      	movs	r3, #4
 8001218:	4318      	orrs	r0, r3
 800121a:	6350      	str	r0, [r2, #52]	@ 0x34
 800121c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800121e:	4013      	ands	r3, r2
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001224:	ab01      	add	r3, sp, #4
 8001226:	2280      	movs	r2, #128	@ 0x80
 8001228:	0192      	lsls	r2, r2, #6
 800122a:	9201      	str	r2, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800122c:	2201      	movs	r2, #1
 800122e:	9203      	str	r2, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001230:	3201      	adds	r2, #1
 8001232:	9204      	str	r2, [sp, #16]
  if (ButtonMode == BUTTON_MODE_GPIO)
 8001234:	2900      	cmp	r1, #0
 8001236:	d108      	bne.n	800124a <BSP_PB_Init+0x3e>
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001238:	0019      	movs	r1, r3
 800123a:	2300      	movs	r3, #0
 800123c:	604b      	str	r3, [r1, #4]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800123e:	4812      	ldr	r0, [pc, #72]	@ (8001288 <BSP_PB_Init+0x7c>)
 8001240:	f7ff f968 	bl	8000514 <HAL_GPIO_Init>
}
 8001244:	2000      	movs	r0, #0
 8001246:	b007      	add	sp, #28
 8001248:	bd30      	pop	{r4, r5, pc}
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800124a:	a901      	add	r1, sp, #4
 800124c:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <BSP_PB_Init+0x80>)
 800124e:	604b      	str	r3, [r1, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <BSP_PB_Init+0x7c>)
 8001252:	f7ff f95f 	bl	8000514 <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001256:	006c      	lsls	r4, r5, #1
 8001258:	1964      	adds	r4, r4, r5
 800125a:	00a4      	lsls	r4, r4, #2
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <BSP_PB_Init+0x84>)
 800125e:	18e4      	adds	r4, r4, r3
 8001260:	490c      	ldr	r1, [pc, #48]	@ (8001294 <BSP_PB_Init+0x88>)
 8001262:	0020      	movs	r0, r4
 8001264:	f7ff f92a 	bl	80004bc <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001268:	4a0b      	ldr	r2, [pc, #44]	@ (8001298 <BSP_PB_Init+0x8c>)
 800126a:	2100      	movs	r1, #0
 800126c:	0020      	movs	r0, r4
 800126e:	f7ff f913 	bl	8000498 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001272:	2200      	movs	r2, #0
 8001274:	210f      	movs	r1, #15
 8001276:	2007      	movs	r0, #7
 8001278:	f7ff f8fa 	bl	8000470 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800127c:	2007      	movs	r0, #7
 800127e:	f7ff f8fb 	bl	8000478 <HAL_NVIC_EnableIRQ>
 8001282:	e7df      	b.n	8001244 <BSP_PB_Init+0x38>
 8001284:	40021000 	.word	0x40021000
 8001288:	50000800 	.word	0x50000800
 800128c:	10210000 	.word	0x10210000
 8001290:	200000d4 	.word	0x200000d4
 8001294:	0600000d 	.word	0x0600000d
 8001298:	080012b7 	.word	0x080012b7

0800129c <BSP_PB_IRQHandler>:
{
 800129c:	b510      	push	{r4, lr}
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800129e:	0043      	lsls	r3, r0, #1
 80012a0:	1818      	adds	r0, r3, r0
 80012a2:	0080      	lsls	r0, r0, #2
 80012a4:	4b02      	ldr	r3, [pc, #8]	@ (80012b0 <BSP_PB_IRQHandler+0x14>)
 80012a6:	18c0      	adds	r0, r0, r3
 80012a8:	f7ff f910 	bl	80004cc <HAL_EXTI_IRQHandler>
}
 80012ac:	bd10      	pop	{r4, pc}
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	200000d4 	.word	0x200000d4

080012b4 <BSP_PB_Callback>:
}
 80012b4:	4770      	bx	lr

080012b6 <BUTTON_USER_EXTI_Callback>:
{
 80012b6:	b510      	push	{r4, lr}
  BSP_PB_Callback(BUTTON_USER);
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff fffb 	bl	80012b4 <BSP_PB_Callback>
}
 80012be:	bd10      	pop	{r4, pc}

080012c0 <MX_USART2_Init>:
{
 80012c0:	b510      	push	{r4, lr}
  huart->Instance                = COM_USART[COM1];
 80012c2:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <MX_USART2_Init+0x30>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6003      	str	r3, [r0, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 80012c8:	680b      	ldr	r3, [r1, #0]
 80012ca:	6043      	str	r3, [r0, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 80012cc:	230c      	movs	r3, #12
 80012ce:	6143      	str	r3, [r0, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 80012d0:	894b      	ldrh	r3, [r1, #10]
 80012d2:	6103      	str	r3, [r0, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 80012d4:	684b      	ldr	r3, [r1, #4]
 80012d6:	6083      	str	r3, [r0, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 80012d8:	890b      	ldrh	r3, [r1, #8]
 80012da:	60c3      	str	r3, [r0, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 80012dc:	898b      	ldrh	r3, [r1, #12]
 80012de:	6183      	str	r3, [r0, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80012e0:	2380      	movs	r3, #128	@ 0x80
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	61c3      	str	r3, [r0, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80012e6:	2300      	movs	r3, #0
 80012e8:	6243      	str	r3, [r0, #36]	@ 0x24
  return HAL_UART_Init(huart);
 80012ea:	f7ff fed1 	bl	8001090 <HAL_UART_Init>
}
 80012ee:	bd10      	pop	{r4, pc}
 80012f0:	20000008 	.word	0x20000008

080012f4 <BSP_COM_Init>:
{
 80012f4:	b570      	push	{r4, r5, r6, lr}
 80012f6:	000d      	movs	r5, r1
  if (COM >= COMn)
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d10d      	bne.n	8001318 <BSP_COM_Init+0x24>
    COM1_MspInit(&hcom_uart[COM]);
 80012fc:	2494      	movs	r4, #148	@ 0x94
 80012fe:	4344      	muls	r4, r0
 8001300:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <BSP_COM_Init+0x30>)
 8001302:	18e4      	adds	r4, r4, r3
 8001304:	0020      	movs	r0, r4
 8001306:	f7ff ff09 	bl	800111c <COM1_MspInit>
    if (MX_USART2_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800130a:	0029      	movs	r1, r5
 800130c:	0020      	movs	r0, r4
 800130e:	f7ff ffd7 	bl	80012c0 <MX_USART2_Init>
 8001312:	2800      	cmp	r0, #0
 8001314:	d103      	bne.n	800131e <BSP_COM_Init+0x2a>
}
 8001316:	bd70      	pop	{r4, r5, r6, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8001318:	2002      	movs	r0, #2
 800131a:	4240      	negs	r0, r0
 800131c:	e7fb      	b.n	8001316 <BSP_COM_Init+0x22>
      ret = BSP_ERROR_PERIPH_FAILURE;
 800131e:	2004      	movs	r0, #4
 8001320:	4240      	negs	r0, r0
  return ret;
 8001322:	e7f8      	b.n	8001316 <BSP_COM_Init+0x22>
 8001324:	20000040 	.word	0x20000040

08001328 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001328:	4b02      	ldr	r3, [pc, #8]	@ (8001334 <SystemInit+0xc>)
 800132a:	2280      	movs	r2, #128	@ 0x80
 800132c:	0512      	lsls	r2, r2, #20
 800132e:	609a      	str	r2, [r3, #8]
#endif
}
 8001330:	4770      	bx	lr
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001338:	480d      	ldr	r0, [pc, #52]	@ (8001370 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800133a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800133c:	f7ff fff4 	bl	8001328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001340:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001342:	e003      	b.n	800134c <LoopCopyDataInit>

08001344 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001346:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001348:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800134a:	3104      	adds	r1, #4

0800134c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800134c:	480a      	ldr	r0, [pc, #40]	@ (8001378 <LoopForever+0xa>)
  ldr r3, =_edata
 800134e:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <LoopForever+0xe>)
  adds r2, r0, r1
 8001350:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001352:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001354:	d3f6      	bcc.n	8001344 <CopyDataInit>
  ldr r2, =_sbss
 8001356:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <LoopForever+0x12>)
  b LoopFillZerobss
 8001358:	e002      	b.n	8001360 <LoopFillZerobss>

0800135a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  str  r3, [r2]
 800135c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800135e:	3204      	adds	r2, #4

08001360 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001360:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <LoopForever+0x16>)
  cmp r2, r3
 8001362:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001364:	d3f9      	bcc.n	800135a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001366:	f000 f819 	bl	800139c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800136a:	f7fe ffad 	bl	80002c8 <main>

0800136e <LoopForever>:

LoopForever:
    b LoopForever
 800136e:	e7fe      	b.n	800136e <LoopForever>
  ldr   r0, =_estack
 8001370:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001374:	08001488 	.word	0x08001488
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800137c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8001380:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8001384:	200000e0 	.word	0x200000e0

08001388 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001388:	e7fe      	b.n	8001388 <ADC1_IRQHandler>

0800138a <memset>:
 800138a:	0003      	movs	r3, r0
 800138c:	1882      	adds	r2, r0, r2
 800138e:	4293      	cmp	r3, r2
 8001390:	d100      	bne.n	8001394 <memset+0xa>
 8001392:	4770      	bx	lr
 8001394:	7019      	strb	r1, [r3, #0]
 8001396:	3301      	adds	r3, #1
 8001398:	e7f9      	b.n	800138e <memset+0x4>
	...

0800139c <__libc_init_array>:
 800139c:	b570      	push	{r4, r5, r6, lr}
 800139e:	2600      	movs	r6, #0
 80013a0:	4c0c      	ldr	r4, [pc, #48]	@ (80013d4 <__libc_init_array+0x38>)
 80013a2:	4d0d      	ldr	r5, [pc, #52]	@ (80013d8 <__libc_init_array+0x3c>)
 80013a4:	1b64      	subs	r4, r4, r5
 80013a6:	10a4      	asrs	r4, r4, #2
 80013a8:	42a6      	cmp	r6, r4
 80013aa:	d109      	bne.n	80013c0 <__libc_init_array+0x24>
 80013ac:	2600      	movs	r6, #0
 80013ae:	f000 f819 	bl	80013e4 <_init>
 80013b2:	4c0a      	ldr	r4, [pc, #40]	@ (80013dc <__libc_init_array+0x40>)
 80013b4:	4d0a      	ldr	r5, [pc, #40]	@ (80013e0 <__libc_init_array+0x44>)
 80013b6:	1b64      	subs	r4, r4, r5
 80013b8:	10a4      	asrs	r4, r4, #2
 80013ba:	42a6      	cmp	r6, r4
 80013bc:	d105      	bne.n	80013ca <__libc_init_array+0x2e>
 80013be:	bd70      	pop	{r4, r5, r6, pc}
 80013c0:	00b3      	lsls	r3, r6, #2
 80013c2:	58eb      	ldr	r3, [r5, r3]
 80013c4:	4798      	blx	r3
 80013c6:	3601      	adds	r6, #1
 80013c8:	e7ee      	b.n	80013a8 <__libc_init_array+0xc>
 80013ca:	00b3      	lsls	r3, r6, #2
 80013cc:	58eb      	ldr	r3, [r5, r3]
 80013ce:	4798      	blx	r3
 80013d0:	3601      	adds	r6, #1
 80013d2:	e7f2      	b.n	80013ba <__libc_init_array+0x1e>
 80013d4:	08001480 	.word	0x08001480
 80013d8:	08001480 	.word	0x08001480
 80013dc:	08001484 	.word	0x08001484
 80013e0:	08001480 	.word	0x08001480

080013e4 <_init>:
 80013e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ea:	bc08      	pop	{r3}
 80013ec:	469e      	mov	lr, r3
 80013ee:	4770      	bx	lr

080013f0 <_fini>:
 80013f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013f6:	bc08      	pop	{r3}
 80013f8:	469e      	mov	lr, r3
 80013fa:	4770      	bx	lr
