LIBRARY ieee;
USE ieee.std_logic_1164.all; 
USE ieee.std_logic_unsigned.all;

entity buffer8 is 
		generic ( n: natural := 8);
		port ( inBus: in std_logic_vector((n-1) downto 0); 
				enable: in std_logic;
			   outBus: buffer std_logic_vector((n-1) downto 0));
end entity;

architecture behave of buffer8 is
signal Q: std_logic_vector ((n-1) downto 0);
begin
	process(enable, Q)
		begin
			if (enable = '1') then
				outBus <= Q;
			else 
				outBus <= (others => 'Z');
			end if;
		end process;
	end behave;