// Seed: 4073000956
module module_0;
  bit id_1;
  always begin : LABEL_0
    id_2 <= id_1;
    id_1 <= id_1.id_1;
  end
  wire id_5;
  always begin : LABEL_0
    @(posedge 1 or posedge id_3 or id_4) id_3 <= -1;
    id_1 <= -1;
  end
  localparam id_6 = 1;
  id_7 :
  assert property (@(this) 1) id_1 = 1'b0;
  assign module_1.type_1 = 0;
  assign id_5 = id_3 == -1'b0;
  wire id_8, id_9;
  wire id_10;
  parameter id_11 = -1;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    id_16 = -1,
    input tri0 id_5,
    id_17,
    input uwire id_6,
    id_18,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    output wand id_10,
    input tri0 id_11,
    input wire id_12,
    input wor id_13,
    output wand id_14
);
  wire id_19;
  wire id_20, id_21;
  module_0 modCall_1 ();
endmodule
