###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:52:22 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK 
Endpoint:   DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/D          (^) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/Q (^) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.357
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.405
  Arrival Time                  0.501
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK              |            |       |   0.000 |   -0.096 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |   -0.096 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.017 |   -0.079 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |   -0.079 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |   -0.067 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |   -0.067 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.028 | 
     | CLK1_fun_scan__L1_I0/A                             |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.028 | 
     | CLK1_fun_scan__L1_I0/Y                             |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.057 | 
     | CLK1_fun_scan__L2_I0/A                             |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.057 | 
     | CLK1_fun_scan__L2_I0/Y                             |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.083 | 
     | CLK1_fun_scan__L3_I0/A                             |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.084 | 
     | CLK1_fun_scan__L3_I0/Y                             |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.107 | 
     | CLK1_fun_scan__L4_I0/A                             |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.107 | 
     | CLK1_fun_scan__L4_I0/Y                             |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.127 | 
     | CLK1_fun_scan__L5_I0/A                             |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.127 | 
     | CLK1_fun_scan__L5_I0/Y                             |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.170 | 
     | CLK1_fun_scan__L6_I1/A                             |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.005 |   0.272 |    0.176 | 
     | CLK1_fun_scan__L6_I1/Y                             |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.032 |   0.303 |    0.208 | 
     | CLK1_fun_scan__L7_I1/A                             |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.000 |   0.303 |    0.208 | 
     | CLK1_fun_scan__L7_I1/Y                             |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.027 |   0.330 |    0.234 | 
     | CLK1_fun_scan__L8_I3/A                             |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.002 |   0.332 |    0.236 | 
     | CLK1_fun_scan__L8_I3/Y                             |  ^   | CLK1_fun_scan__L8_N3 | CLKINVX40M | 0.025 |   0.357 |    0.261 | 
     | DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/CK |  ^   | CLK1_fun_scan__L8_N3 | SDFFRQX2M  | 0.001 |   0.357 |    0.261 | 
     | DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/Q  |  ^   | DATA_SYNC_I0/n13     | SDFFRQX2M  | 0.144 |   0.501 |    0.405 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/D           |  ^   | DATA_SYNC_I0/n13     | SDFFRQX2M  | 0.000 |   0.501 |    0.405 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                      |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK              |            |       |   0.000 |    0.096 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.096 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.016 |    0.112 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.016 |    0.112 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |    0.125 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |    0.125 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.220 | 
     | CLK1_fun_scan__L1_I0/A                    |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.220 | 
     | CLK1_fun_scan__L1_I0/Y                    |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.249 | 
     | CLK1_fun_scan__L2_I0/A                    |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.249 | 
     | CLK1_fun_scan__L2_I0/Y                    |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.275 | 
     | CLK1_fun_scan__L3_I0/A                    |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.276 | 
     | CLK1_fun_scan__L3_I0/Y                    |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.299 | 
     | CLK1_fun_scan__L4_I0/A                    |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.299 | 
     | CLK1_fun_scan__L4_I0/Y                    |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.319 | 
     | CLK1_fun_scan__L5_I0/A                    |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.319 | 
     | CLK1_fun_scan__L5_I0/Y                    |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.362 | 
     | CLK1_fun_scan__L6_I1/A                    |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.005 |   0.272 |    0.368 | 
     | CLK1_fun_scan__L6_I1/Y                    |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.032 |   0.303 |    0.399 | 
     | CLK1_fun_scan__L7_I1/A                    |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.000 |   0.303 |    0.399 | 
     | CLK1_fun_scan__L7_I1/Y                    |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.027 |   0.330 |    0.426 | 
     | CLK1_fun_scan__L8_I3/A                    |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.002 |   0.332 |    0.428 | 
     | CLK1_fun_scan__L8_I3/Y                    |  ^   | CLK1_fun_scan__L8_N3 | CLKINVX40M | 0.025 |   0.357 |    0.453 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N3 | SDFFRQX2M  | 0.001 |   0.357 |    0.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/D      (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST_SYNC_I1/Sync_flops_reg_0_/Q (^) triggered by  leading edge of 
'Master_UART_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.492
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.536
  Arrival Time                  0.638
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | UART_CLK                         |  ^   | UART_CLK             |            |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.016 |   0.016 |   -0.086 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.000 |   0.016 |   -0.086 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.029 |   -0.073 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.029 |   -0.073 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan        | MX2X8M     | 0.095 |   0.123 |    0.021 | 
     | CLK2_fun_scan__L1_I0/A           |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.123 |    0.021 | 
     | CLK2_fun_scan__L1_I0/Y           |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.152 |    0.050 | 
     | CLK2_fun_scan__L2_I1/A           |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.152 |    0.050 | 
     | CLK2_fun_scan__L2_I1/Y           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.052 |   0.204 |    0.102 | 
     | CLK2_fun_scan__L3_I0/A           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.204 |    0.102 | 
     | CLK2_fun_scan__L3_I0/Y           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.051 |   0.256 |    0.154 | 
     | CLK2_fun_scan__L4_I0/A           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.000 |   0.256 |    0.154 | 
     | CLK2_fun_scan__L4_I0/Y           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.052 |   0.308 |    0.206 | 
     | CLK2_fun_scan__L5_I0/A           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.000 |   0.308 |    0.206 | 
     | CLK2_fun_scan__L5_I0/Y           |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.065 |   0.373 |    0.271 | 
     | CLK2_fun_scan__L6_I0/A           |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.001 |   0.374 |    0.272 | 
     | CLK2_fun_scan__L6_I0/Y           |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.021 |   0.395 |    0.293 | 
     | CLK2_fun_scan__L7_I0/A           |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.395 |    0.293 | 
     | CLK2_fun_scan__L7_I0/Y           |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.056 |   0.450 |    0.349 | 
     | CLK2_fun_scan__L8_I0/A           |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   0.452 |    0.350 | 
     | CLK2_fun_scan__L8_I0/Y           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.024 |   0.476 |    0.374 | 
     | CLK2_fun_scan__L9_I0/A           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   0.478 |    0.376 | 
     | CLK2_fun_scan__L9_I0/Y           |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.014 |   0.492 |    0.390 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX2M  | 0.000 |   0.492 |    0.390 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/Q  |  ^   | n15                  | SDFFRQX2M  | 0.145 |   0.638 |    0.536 | 
     | RST_SYNC_I1/SYNC_RST_reg/D       |  ^   | n15                  | SDFFRQX1M  | 0.000 |   0.638 |    0.536 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | UART_CLK                    |  ^   | UART_CLK             |            |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0/A           |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.000 |    0.102 | 
     | UART_CLK__L1_I0/Y           |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.016 |   0.016 |    0.118 | 
     | UART_CLK__L2_I0/A           |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.000 |   0.016 |    0.118 | 
     | UART_CLK__L2_I0/Y           |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.029 |    0.131 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.029 |    0.131 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan        | MX2X8M     | 0.095 |   0.123 |    0.225 | 
     | CLK2_fun_scan__L1_I0/A      |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.123 |    0.225 | 
     | CLK2_fun_scan__L1_I0/Y      |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.152 |    0.254 | 
     | CLK2_fun_scan__L2_I1/A      |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.152 |    0.254 | 
     | CLK2_fun_scan__L2_I1/Y      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.052 |   0.204 |    0.306 | 
     | CLK2_fun_scan__L3_I0/A      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.204 |    0.306 | 
     | CLK2_fun_scan__L3_I0/Y      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.051 |   0.256 |    0.358 | 
     | CLK2_fun_scan__L4_I0/A      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.000 |   0.256 |    0.358 | 
     | CLK2_fun_scan__L4_I0/Y      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.052 |   0.308 |    0.410 | 
     | CLK2_fun_scan__L5_I0/A      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.000 |   0.308 |    0.410 | 
     | CLK2_fun_scan__L5_I0/Y      |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.065 |   0.373 |    0.475 | 
     | CLK2_fun_scan__L6_I0/A      |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.001 |   0.374 |    0.476 | 
     | CLK2_fun_scan__L6_I0/Y      |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.021 |   0.395 |    0.497 | 
     | CLK2_fun_scan__L7_I0/A      |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.395 |    0.497 | 
     | CLK2_fun_scan__L7_I0/Y      |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.056 |   0.451 |    0.552 | 
     | CLK2_fun_scan__L8_I0/A      |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   0.452 |    0.554 | 
     | CLK2_fun_scan__L8_I0/Y      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.024 |   0.476 |    0.578 | 
     | CLK2_fun_scan__L9_I0/A      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   0.478 |    0.580 | 
     | CLK2_fun_scan__L9_I0/Y      |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.014 |   0.492 |    0.594 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX1M  | 0.000 |   0.492 |    0.594 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/D      (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST_SYNC_I0/Sync_flops_reg_0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.359
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.506
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK              |            |       |   0.000 |   -0.104 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |   -0.104 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.017 |   -0.087 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |   -0.087 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |   -0.075 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |   -0.075 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.021 | 
     | CLK1_fun_scan__L1_I0/A           |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.021 | 
     | CLK1_fun_scan__L1_I0/Y           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.050 | 
     | CLK1_fun_scan__L2_I0/A           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.050 | 
     | CLK1_fun_scan__L2_I0/Y           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.075 | 
     | CLK1_fun_scan__L3_I0/A           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.076 | 
     | CLK1_fun_scan__L3_I0/Y           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.099 | 
     | CLK1_fun_scan__L4_I0/A           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.099 | 
     | CLK1_fun_scan__L4_I0/Y           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.119 | 
     | CLK1_fun_scan__L5_I0/A           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.119 | 
     | CLK1_fun_scan__L5_I0/Y           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.163 | 
     | CLK1_fun_scan__L6_I0/A           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.271 |    0.167 | 
     | CLK1_fun_scan__L6_I0/Y           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.030 |   0.301 |    0.197 | 
     | CLK1_fun_scan__L7_I0/A           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.000 |   0.301 |    0.197 | 
     | CLK1_fun_scan__L7_I0/Y           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.031 |   0.332 |    0.228 | 
     | CLK1_fun_scan__L8_I0/A           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.000 |   0.332 |    0.228 | 
     | CLK1_fun_scan__L8_I0/Y           |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.026 |   0.358 |    0.254 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX2M  | 0.001 |   0.359 |    0.255 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/Q  |  ^   | n16                  | SDFFRQX2M  | 0.147 |   0.506 |    0.402 | 
     | RST_SYNC_I0/SYNC_RST_reg/D       |  ^   | n16                  | SDFFRQX1M  | 0.000 |   0.506 |    0.402 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK              |            |       |   0.000 |    0.104 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.104 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.017 |    0.120 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |    0.120 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |    0.133 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |    0.133 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.228 | 
     | CLK1_fun_scan__L1_I0/A      |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.228 | 
     | CLK1_fun_scan__L1_I0/Y      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.257 | 
     | CLK1_fun_scan__L2_I0/A      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.257 | 
     | CLK1_fun_scan__L2_I0/Y      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.283 | 
     | CLK1_fun_scan__L3_I0/A      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.284 | 
     | CLK1_fun_scan__L3_I0/Y      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.306 | 
     | CLK1_fun_scan__L4_I0/A      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.306 | 
     | CLK1_fun_scan__L4_I0/Y      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.327 | 
     | CLK1_fun_scan__L5_I0/A      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.327 | 
     | CLK1_fun_scan__L5_I0/Y      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.370 | 
     | CLK1_fun_scan__L6_I0/A      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.271 |    0.375 | 
     | CLK1_fun_scan__L6_I0/Y      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.030 |   0.301 |    0.405 | 
     | CLK1_fun_scan__L7_I0/A      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.000 |   0.301 |    0.405 | 
     | CLK1_fun_scan__L7_I0/Y      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.031 |   0.332 |    0.436 | 
     | CLK1_fun_scan__L8_I0/A      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.000 |   0.332 |    0.436 | 
     | CLK1_fun_scan__L8_I0/Y      |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.026 |   0.358 |    0.462 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX1M  | 0.001 |   0.359 |    0.463 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin DATA_SYNC_I0/pulse_Gen_Q_reg/CK 
Endpoint:   DATA_SYNC_I0/pulse_Gen_Q_reg/D           (^) checked with  leading 
edge of 'Master_REF_CLK'
Beginpoint: DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/Q (^) triggered by  leading 
edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.358
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.518
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                          |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                  |            |       |   0.000 |   -0.115 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                  | CLKINVX40M | 0.000 |   0.000 |   -0.115 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0           | CLKINVX40M | 0.016 |   0.017 |   -0.098 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0           | CLKINVX32M | 0.000 |   0.017 |   -0.098 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0           | CLKINVX32M | 0.013 |   0.029 |   -0.086 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK__L2_N0           | MX2X8M     | 0.000 |   0.029 |   -0.086 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan            | MX2X8M     | 0.095 |   0.124 |    0.010 | 
     | CLK1_fun_scan__L1_I0/A                    |  ^   | CLK1_fun_scan            | CLKINVX32M | 0.000 |   0.124 |    0.010 | 
     | CLK1_fun_scan__L1_I0/Y                    |  v   | CLK1_fun_scan__L1_N0     | CLKINVX32M | 0.029 |   0.153 |    0.039 | 
     | CLK1_fun_scan__L2_I0/A                    |  v   | CLK1_fun_scan__L1_N0     | CLKINVX40M | 0.000 |   0.153 |    0.039 | 
     | CLK1_fun_scan__L2_I0/Y                    |  ^   | CLK1_fun_scan__L2_N0     | CLKINVX40M | 0.026 |   0.179 |    0.064 | 
     | CLK1_fun_scan__L3_I0/A                    |  ^   | CLK1_fun_scan__L2_N0     | CLKINVX32M | 0.001 |   0.180 |    0.065 | 
     | CLK1_fun_scan__L3_I0/Y                    |  v   | CLK1_fun_scan__L3_N0     | CLKINVX32M | 0.023 |   0.203 |    0.088 | 
     | CLK1_fun_scan__L4_I0/A                    |  v   | CLK1_fun_scan__L3_N0     | CLKINVX40M | 0.000 |   0.203 |    0.088 | 
     | CLK1_fun_scan__L4_I0/Y                    |  ^   | CLK1_fun_scan__L4_N0     | CLKINVX40M | 0.020 |   0.223 |    0.108 | 
     | CLK1_fun_scan__L5_I0/A                    |  ^   | CLK1_fun_scan__L4_N0     | CLKINVX32M | 0.000 |   0.223 |    0.108 | 
     | CLK1_fun_scan__L5_I0/Y                    |  v   | CLK1_fun_scan__L5_N0     | CLKINVX32M | 0.044 |   0.266 |    0.152 | 
     | CLK1_fun_scan__L6_I1/A                    |  v   | CLK1_fun_scan__L5_N0     | CLKINVX40M | 0.005 |   0.272 |    0.157 | 
     | CLK1_fun_scan__L6_I1/Y                    |  ^   | CLK1_fun_scan__L6_N1     | CLKINVX40M | 0.032 |   0.303 |    0.189 | 
     | CLK1_fun_scan__L7_I1/A                    |  ^   | CLK1_fun_scan__L6_N1     | CLKINVX40M | 0.000 |   0.303 |    0.189 | 
     | CLK1_fun_scan__L7_I1/Y                    |  v   | CLK1_fun_scan__L7_N1     | CLKINVX40M | 0.027 |   0.330 |    0.216 | 
     | CLK1_fun_scan__L8_I3/A                    |  v   | CLK1_fun_scan__L7_N1     | CLKINVX40M | 0.002 |   0.332 |    0.217 | 
     | CLK1_fun_scan__L8_I3/Y                    |  ^   | CLK1_fun_scan__L8_N3     | CLKINVX40M | 0.025 |   0.357 |    0.242 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N3     | SDFFRQX2M  | 0.001 |   0.357 |    0.243 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/Q  |  ^   | DATA_SYNC_I0/Sync_enable | SDFFRQX2M  | 0.161 |   0.518 |    0.403 | 
     | DATA_SYNC_I0/pulse_Gen_Q_reg/D            |  ^   | DATA_SYNC_I0/Sync_enable | SDFFRQX2M  | 0.000 |   0.518 |    0.403 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK              |            |       |   0.000 |    0.115 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.115 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.017 |    0.131 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |    0.131 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |    0.144 | 
     | mux2X1_UO/U1/A                  |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |    0.144 | 
     | mux2X1_UO/U1/Y                  |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.239 | 
     | CLK1_fun_scan__L1_I0/A          |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.239 | 
     | CLK1_fun_scan__L1_I0/Y          |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.268 | 
     | CLK1_fun_scan__L2_I0/A          |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.268 | 
     | CLK1_fun_scan__L2_I0/Y          |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.294 | 
     | CLK1_fun_scan__L3_I0/A          |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.295 | 
     | CLK1_fun_scan__L3_I0/Y          |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.317 | 
     | CLK1_fun_scan__L4_I0/A          |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.317 | 
     | CLK1_fun_scan__L4_I0/Y          |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.338 | 
     | CLK1_fun_scan__L5_I0/A          |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.338 | 
     | CLK1_fun_scan__L5_I0/Y          |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.381 | 
     | CLK1_fun_scan__L6_I1/A          |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.005 |   0.272 |    0.387 | 
     | CLK1_fun_scan__L6_I1/Y          |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.032 |   0.303 |    0.418 | 
     | CLK1_fun_scan__L7_I1/A          |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.000 |   0.303 |    0.418 | 
     | CLK1_fun_scan__L7_I1/Y          |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.027 |   0.330 |    0.445 | 
     | CLK1_fun_scan__L8_I3/A          |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.002 |   0.332 |    0.447 | 
     | CLK1_fun_scan__L8_I3/Y          |  ^   | CLK1_fun_scan__L8_N3 | CLKINVX40M | 0.025 |   0.357 |    0.472 | 
     | DATA_SYNC_I0/pulse_Gen_Q_reg/CK |  ^   | CLK1_fun_scan__L8_N3 | SDFFRQX2M  | 0.001 |   0.358 |    0.472 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_3_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_3_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_2_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.115 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.115 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.115 | 
     | ALU_I0/ALU_OUT_reg_2_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.115 | 
     | ALU_I0/ALU_OUT_reg_2_/Q          |  ^   | ALU_OUT[2]                     | SDFFRQX2M  | 0.155 |   0.155 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_3_/SI         |  ^   | ALU_OUT[2]                     | SDFFRQX2M  | 0.000 |   0.155 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.115 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.115 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.115 | 
     | ALU_I0/ALU_OUT_reg_3_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.115 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_4_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_4_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_3_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.116 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.116 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.116 | 
     | ALU_I0/ALU_OUT_reg_3_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.116 | 
     | ALU_I0/ALU_OUT_reg_3_/Q          |  ^   | ALU_OUT[3]                     | SDFFRQX2M  | 0.156 |   0.156 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_4_/SI         |  ^   | ALU_OUT[3]                     | SDFFRQX2M  | 0.000 |   0.156 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.116 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.116 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.116 | 
     | ALU_I0/ALU_OUT_reg_4_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_7_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_7_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_6_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.117 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.117 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.117 | 
     | ALU_I0/ALU_OUT_reg_6_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.117 | 
     | ALU_I0/ALU_OUT_reg_6_/Q          |  ^   | ALU_OUT[6]                     | SDFFRQX2M  | 0.156 |   0.156 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_7_/SI         |  ^   | ALU_OUT[6]                     | SDFFRQX2M  | 0.000 |   0.156 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.117 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.117 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.117 | 
     | ALU_I0/ALU_OUT_reg_7_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin BIT_SYNC_I0/SYNC_reg_0_/CK 
Endpoint:   BIT_SYNC_I0/SYNC_reg_0_/D          (^) checked with  leading edge 
of 'Master_REF_CLK'
Beginpoint: BIT_SYNC_I0/Sync_flops_reg_0__0_/Q (^) triggered by  leading edge 
of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.357
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.520
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                      |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                             |  ^   | REF_CLK              |            |       |   0.000 |   -0.117 | 
     | REF_CLK__L1_I0/A                    |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |   -0.117 | 
     | REF_CLK__L1_I0/Y                    |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.017 |   -0.101 | 
     | REF_CLK__L2_I0/A                    |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |   -0.101 | 
     | REF_CLK__L2_I0/Y                    |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |   -0.088 | 
     | mux2X1_UO/U1/A                      |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |   -0.088 | 
     | mux2X1_UO/U1/Y                      |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.007 | 
     | CLK1_fun_scan__L1_I0/A              |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.007 | 
     | CLK1_fun_scan__L1_I0/Y              |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.036 | 
     | CLK1_fun_scan__L2_I0/A              |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.036 | 
     | CLK1_fun_scan__L2_I0/Y              |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.062 | 
     | CLK1_fun_scan__L3_I0/A              |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.063 | 
     | CLK1_fun_scan__L3_I0/Y              |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.085 | 
     | CLK1_fun_scan__L4_I0/A              |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.085 | 
     | CLK1_fun_scan__L4_I0/Y              |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.105 | 
     | CLK1_fun_scan__L5_I0/A              |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.105 | 
     | CLK1_fun_scan__L5_I0/Y              |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.149 | 
     | CLK1_fun_scan__L6_I1/A              |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.005 |   0.272 |    0.154 | 
     | CLK1_fun_scan__L6_I1/Y              |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.032 |   0.303 |    0.186 | 
     | CLK1_fun_scan__L7_I1/A              |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.000 |   0.303 |    0.186 | 
     | CLK1_fun_scan__L7_I1/Y              |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.027 |   0.330 |    0.213 | 
     | CLK1_fun_scan__L8_I3/A              |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.002 |   0.332 |    0.215 | 
     | CLK1_fun_scan__L8_I3/Y              |  ^   | CLK1_fun_scan__L8_N3 | CLKINVX40M | 0.025 |   0.357 |    0.239 | 
     | BIT_SYNC_I0/Sync_flops_reg_0__0_/CK |  ^   | CLK1_fun_scan__L8_N3 | SDFFRQX2M  | 0.001 |   0.357 |    0.240 | 
     | BIT_SYNC_I0/Sync_flops_reg_0__0_/Q  |  ^   | n17                  | SDFFRQX2M  | 0.163 |   0.520 |    0.403 | 
     | BIT_SYNC_I0/SYNC_reg_0_/D           |  ^   | n17                  | SDFFRQX2M  | 0.000 |   0.520 |    0.403 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                            |      |                      |            |       |  Time   |   Time   | 
     |----------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                    |  ^   | REF_CLK              |            |       |   0.000 |    0.117 | 
     | REF_CLK__L1_I0/A           |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.117 | 
     | REF_CLK__L1_I0/Y           |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.016 |   0.016 |    0.134 | 
     | REF_CLK__L2_I0/A           |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.016 |    0.134 | 
     | REF_CLK__L2_I0/Y           |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.029 |    0.147 | 
     | mux2X1_UO/U1/A             |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.029 |    0.147 | 
     | mux2X1_UO/U1/Y             |  ^   | CLK1_fun_scan        | MX2X8M     | 0.095 |   0.124 |    0.242 | 
     | CLK1_fun_scan__L1_I0/A     |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.124 |    0.242 | 
     | CLK1_fun_scan__L1_I0/Y     |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.153 |    0.271 | 
     | CLK1_fun_scan__L2_I0/A     |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.153 |    0.271 | 
     | CLK1_fun_scan__L2_I0/Y     |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.026 |   0.179 |    0.297 | 
     | CLK1_fun_scan__L3_I0/A     |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.180 |    0.297 | 
     | CLK1_fun_scan__L3_I0/Y     |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.203 |    0.320 | 
     | CLK1_fun_scan__L4_I0/A     |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.203 |    0.320 | 
     | CLK1_fun_scan__L4_I0/Y     |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.020 |   0.223 |    0.340 | 
     | CLK1_fun_scan__L5_I0/A     |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.223 |    0.340 | 
     | CLK1_fun_scan__L5_I0/Y     |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.266 |    0.384 | 
     | CLK1_fun_scan__L6_I1/A     |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.005 |   0.272 |    0.389 | 
     | CLK1_fun_scan__L6_I1/Y     |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.032 |   0.303 |    0.421 | 
     | CLK1_fun_scan__L7_I1/A     |  ^   | CLK1_fun_scan__L6_N1 | CLKINVX40M | 0.000 |   0.303 |    0.421 | 
     | CLK1_fun_scan__L7_I1/Y     |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.027 |   0.330 |    0.448 | 
     | CLK1_fun_scan__L8_I3/A     |  v   | CLK1_fun_scan__L7_N1 | CLKINVX40M | 0.002 |   0.332 |    0.450 | 
     | CLK1_fun_scan__L8_I3/Y     |  ^   | CLK1_fun_scan__L8_N3 | CLKINVX40M | 0.025 |   0.357 |    0.474 | 
     | BIT_SYNC_I0/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N3 | SDFFRQX2M  | 0.001 |   0.357 |    0.475 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_2_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_2_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_1_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.118 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.118 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.118 | 
     | ALU_I0/ALU_OUT_reg_1_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.118 | 
     | ALU_I0/ALU_OUT_reg_1_/Q          |  ^   | ALU_OUT[1]                     | SDFFRQX2M  | 0.157 |   0.157 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_2_/SI         |  ^   | ALU_OUT[1]                     | SDFFRQX2M  | 0.000 |   0.157 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.118 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.118 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.118 | 
     | ALU_I0/ALU_OUT_reg_2_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.118 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/
CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/FSM_I/busy_reg/Q              (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.155
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/CK             |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/Q              |  ^   | Busy                                   | SDFFRQX2M   | 0.155 |   0.155 |    0.035 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/SI |  ^   | Busy                                   | SDFFRX1M    | 0.000 |   0.155 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |    0.119 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
5_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.119 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.119 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.159 |   0.159 |    0.040 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.000 |   0.159 |    0.040 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.119 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.119 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_10_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_10_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_9_/Q   (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_9_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_9_/Q          |  ^   | ALU_OUT[9]                     | SDFFRQX2M  | 0.159 |   0.159 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_10_/SI        |  ^   | ALU_OUT[9]                     | SDFFRQX2M  | 0.000 |   0.159 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_10_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_1_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_1_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_0_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_0_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_0_/Q          |  ^   | ALU_OUT[0]                     | SDFFRQX2M  | 0.159 |   0.159 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_1_/SI         |  ^   | ALU_OUT[0]                     | SDFFRQX2M  | 0.000 |   0.159 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_1_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_11_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_11_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_10_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_10_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_10_/Q         |  ^   | ALU_OUT[10]                    | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_11_/SI        |  ^   | ALU_OUT[10]                    | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_11_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_14_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_14_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_13_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_13_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_13_/Q         |  ^   | ALU_OUT[13]                    | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_14_/SI        |  ^   | ALU_OUT[13]                    | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_14_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_15_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_15_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_14_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.121 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_14_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_14_/Q         |  ^   | ALU_OUT[14]                    | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_15_/SI        |  ^   | ALU_OUT[14]                    | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.121 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.121 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.121 | 
     | ALU_I0/ALU_OUT_reg_15_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/
CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/Q    (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK   |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/Q    |  ^   | UART_I0/UART_TX_I0/par_bit             | SDFFRQX2M   | 0.161 |   0.161 |    0.039 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/SI |  ^   | UART_I0/UART_TX_I0/par_bit             | SDFFRQX2M   | 0.000 |   0.161 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.121 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | SDFFRQX2M   | 0.161 |   0.161 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | SDFFRQX2M   | 0.000 |   0.161 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.121 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.121 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_13_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_13_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_12_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.122 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.122 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.122 | 
     | ALU_I0/ALU_OUT_reg_12_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.122 | 
     | ALU_I0/ALU_OUT_reg_12_/Q         |  ^   | ALU_OUT[12]                    | SDFFRQX2M  | 0.161 |   0.161 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_13_/SI        |  ^   | ALU_OUT[12]                    | SDFFRQX2M  | 0.000 |   0.161 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.122 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.122 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.122 | 
     | ALU_I0/ALU_OUT_reg_13_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.122 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.122 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.122 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | SDFFRQX2M   | 0.162 |   0.162 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | SDFFRQX2M   | 0.000 |   0.162 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.122 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.122 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
7_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.123 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.162 |   0.162 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.000 |   0.162 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.123 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_12_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_12_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_11_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.123 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.123 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_11_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_11_/Q         |  ^   | ALU_OUT[11]                    | SDFFRQX2M  | 0.162 |   0.162 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_12_/SI        |  ^   | ALU_OUT[11]                    | SDFFRQX2M  | 0.000 |   0.162 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.123 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.123 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.123 | 
     | ALU_I0/ALU_OUT_reg_12_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.123 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.123 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.162 |   0.162 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.000 |   0.162 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.123 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_8_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_8_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_7_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_7_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_7_/Q          |  ^   | ALU_OUT[7]                     | SDFFRQX2M  | 0.163 |   0.163 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_8_/SI         |  ^   | ALU_OUT[7]                     | SDFFRQX2M  | 0.000 |   0.163 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/ALU_OUT_reg_8_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_6_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_6_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_5_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_5_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX1M  | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_5_/Q          |  ^   | ALU_OUT[5]                     | SDFFRQX1M  | 0.163 |   0.163 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_6_/SI         |  ^   | ALU_OUT[5]                     | SDFFRQX2M  | 0.000 |   0.163 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/ALU_OUT_reg_6_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.124 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[6] | SDFFRQX2M   | 0.163 |   0.163 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[6] | SDFFRQX2M   | 0.000 |   0.163 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.124 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_5_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_5_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_4_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.160
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_4_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.124 | 
     | ALU_I0/ALU_OUT_reg_4_/Q          |  ^   | ALU_OUT[4]                     | SDFFRQX2M  | 0.160 |   0.160 |    0.036 | 
     | ALU_I0/ALU_OUT_reg_5_/SI         |  ^   | ALU_OUT[4]                     | SDFFRQX1M  | 0.000 |   0.160 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.124 | 
     | ALU_I0/ALU_OUT_reg_5_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.124 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[5] | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[5] | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.124 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_9_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_9_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_8_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |   -0.125 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_8_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_8_/Q          |  ^   | ALU_OUT[8]                     | SDFFRQX2M  | 0.164 |   0.164 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_9_/SI         |  ^   | ALU_OUT[8]                     | SDFFRQX2M  | 0.000 |   0.164 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.125 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.125 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.125 | 
     | ALU_I0/ALU_OUT_reg_9_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.125 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
3_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[1] | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[1] | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/UART_TX_I0/ser_data            | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | Q                                                  |      |                                        |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/ser_data            | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | SI                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[4] | SDFFRQX2M   | 0.165 |   0.165 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[4] | SDFFRQX2M   | 0.000 |   0.165 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.126 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[0] | SDFFRQX2M   | 0.165 |   0.165 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[0] | SDFFRQX2M   | 0.000 |   0.165 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.126 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.126 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[2] | SDFFRQX2M   | 0.165 |   0.165 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[2] | SDFFRQX2M   | 0.000 |   0.165 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.126 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/Q     (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.168
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/Q   |  ^   | UART_I0/UART_TX_I0/serializer_I/n42    | SDFFRX1M    | 0.168 |   0.168 |    0.040 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n42    | SDFFRQX2M   | 0.000 |   0.168 |    0.040 | 
     | SI                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.128 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/SI              (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.050
  Arrival Time                  0.179
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.129 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |   -0.129 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/UART_TX_I0/n3                  | SDFFRQX2M   | 0.179 |   0.179 |    0.050 | 
     | Q                                                  |      |                                        |             |       |         |          | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/SI             |  ^   | UART_I0/UART_TX_I0/n3                  | SDFFRHQX8M  | 0.000 |   0.179 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                          |      |                                        |             |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                           |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A        |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.129 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK   |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRHQX8M  | 0.000 |   0.000 |    0.129 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.169
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.130 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.130 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[3] | SDFFRQX2M   | 0.169 |   0.169 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[3] | SDFFRQX2M   | 0.000 |   0.169 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.130 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.130 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/
CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/SI      (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.171
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                  | CLKBUFX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKBUFX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0                | CLKINVX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | CLKINVX40M  | 0.000 |   0.000 |   -0.133 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0         | SDFFRQX2M   | 0.000 |   0.000 |   -0.133 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[7] | SDFFRQX2M   | 0.171 |   0.171 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/SI    |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[7] | SDFFRQX2M   | 0.000 |   0.171 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                 |      |                                        |             |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                  |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A               |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y               |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y        |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A        |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.133 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/
CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/QN (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.175
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/QN |  ^   | UART_I0/UART_TX_I0/FSM_I/n7            | SDFFRX1M    | 0.175 |   0.175 |    0.036 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/SI |  ^   | UART_I0/UART_TX_I0/FSM_I/n7            | SDFFRQX2M   | 0.000 |   0.175 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.139 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_
reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D  (^) 
checked with  leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/QN (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.489
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.529
  Arrival Time                  0.679
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                           |            |       |   0.000 |   -0.150 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                           | CLKINVX40M | 0.000 |   0.000 |   -0.150 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                                    | CLKINVX40M | 0.016 |   0.016 |   -0.133 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                                    | CLKINVX32M | 0.000 |   0.016 |   -0.133 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                                    | CLKINVX32M | 0.013 |   0.029 |   -0.121 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                                    | MX2X8M     | 0.000 |   0.029 |   -0.121 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                      | MX2X8M     | 0.095 |   0.123 |   -0.026 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                      | CLKINVX32M | 0.000 |   0.123 |   -0.026 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                               | CLKINVX32M | 0.029 |   0.152 |    0.002 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                               | CLKBUFX20M | 0.000 |   0.152 |    0.002 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                               | CLKBUFX20M | 0.052 |   0.204 |    0.055 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                               | CLKBUFX20M | 0.000 |   0.204 |    0.055 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                               | CLKBUFX20M | 0.051 |   0.256 |    0.106 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                               | CLKBUFX20M | 0.000 |   0.256 |    0.106 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                               | CLKBUFX20M | 0.052 |   0.308 |    0.158 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                               | CLKBUFX20M | 0.000 |   0.308 |    0.158 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                               | CLKBUFX20M | 0.065 |   0.373 |    0.223 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                               | CLKINVX40M | 0.001 |   0.374 |    0.224 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                               | CLKINVX40M | 0.021 |   0.395 |    0.245 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                               | CLKBUFX40M | 0.000 |   0.395 |    0.245 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0                    | CLKBUFX40M | 0.049 |   0.443 |    0.294 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0                    | CLKINVX32M | 0.000 |   0.443 |    0.294 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0             | CLKINVX32M | 0.022 |   0.466 |    0.316 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0             | CLKINVX40M | 0.000 |   0.466 |    0.316 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0             | CLKINVX40M | 0.023 |   0.489 |    0.339 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0             | SDFFRX1M   | 0.000 |   0.489 |    0.339 | 
     | _2_/CK                                             |      |                                                    |            |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n9           | SDFFRX1M   | 0.124 |   0.613 |    0.464 | 
     | _2_/QN                                             |      |                                                    |            |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n9           | OAI32X1M   | 0.000 |   0.613 |    0.464 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | OAI32X1M   | 0.065 |   0.679 |    0.529 | 
     |                                                    |      | ue[2]                                              |            |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRX1M   | 0.000 |   0.679 |    0.529 | 
     | _2_/D                                              |      | ue[2]                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.000 |    0.150 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.000 |    0.150 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.016 |    0.166 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.016 |    0.166 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.029 |    0.179 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.029 |    0.179 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.095 |   0.123 |    0.273 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.123 |    0.273 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.152 |    0.302 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.152 |    0.302 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.052 |   0.204 |    0.354 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.204 |    0.354 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.051 |   0.256 |    0.406 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.256 |    0.406 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.052 |   0.308 |    0.458 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.308 |    0.458 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.373 |    0.522 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.374 |    0.524 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.395 |    0.545 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.395 |    0.545 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.444 |    0.593 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.444 |    0.593 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.466 |    0.615 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.466 |    0.615 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.023 |   0.489 |    0.639 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRX1M   | 0.000 |   0.489 |    0.639 | 
     | _2_/CK                                             |      |                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/
CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q  (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.189
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                              | UART_test_1 |       |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                              | CLKBUFX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0            | CLKBUFX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0            | CLKINVX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0     | CLKINVX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0     | CLKINVX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0     | CLKINVX40M  | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0     | SDFFRQX2M   | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q  |  ^   | UART_I0/UART_TX_I0/serializer_I/Counter[0] | SDFFRQX2M   | 0.189 |   0.189 |    0.037 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/SI |  ^   | UART_I0/UART_TX_I0/serializer_I/Counter[0] | SDFFRQX2M   | 0.000 |   0.189 |    0.037 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.152 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.562
  Arrival Time                  0.720
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.142 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.142 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.129 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.129 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.035 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.035 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.006 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.006 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.014 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.015 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.153 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.153 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.251 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.251 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.251 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.310 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.310 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.331 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.331 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.355 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.355 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.156 |   0.669 |    0.511 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U37/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | OAI2BB1X2M  | 0.000 |   0.669 |    0.511 | 
     | UART_I0/UART_TX_I0/serializer_I/U37/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n37           | OAI2BB1X2M  | 0.051 |   0.720 |    0.562 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n37           | SDFFRQX2M   | 0.000 |   0.720 |    0.562 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.158 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.175 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.175 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.187 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.187 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.282 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.282 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.310 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.310 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.331 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.331 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.469 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.469 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.568 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.568 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.568 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.627 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.627 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.647 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.647 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.671 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.672 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.562
  Arrival Time                  0.723
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.161 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.161 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.145 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.145 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.132 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.132 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.038 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.038 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.009 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.009 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.011 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.012 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.150 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.150 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.248 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.248 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.248 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.307 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.307 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.328 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.328 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.352 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.159 |   0.672 |    0.511 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U41/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | OAI2BB1X2M  | 0.000 |   0.672 |    0.511 | 
     | UART_I0/UART_TX_I0/serializer_I/U41/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n35           | OAI2BB1X2M  | 0.051 |   0.723 |    0.562 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n35           | SDFFRQX2M   | 0.000 |   0.723 |    0.562 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.161 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.161 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.178 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.178 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.190 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.190 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.285 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.285 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.313 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.313 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.334 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.334 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.472 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.472 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.571 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.571 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.571 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.630 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.630 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.650 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.650 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.674 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.675 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/
CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/D  (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/QN (v) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.555
  Arrival Time                  0.716
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                          |  ^   | UART_CLK                               |             |       |   0.000 |   -0.162 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |   -0.162 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |   -0.145 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |   -0.145 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |   -0.133 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |   -0.133 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |   -0.038 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |   -0.038 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |   -0.010 | 
     | CLK2_fun_scan__L2_I0/A                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |   -0.010 | 
     | CLK2_fun_scan__L2_I0/Y                            |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.011 | 
     | ClkDiv_I0/o_div_clk_reg/CK                        |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.012 | 
     | ClkDiv_I0/o_div_clk_reg/Q                         |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.149 | 
     | mux2X1_U2/U1/A                                    |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.149 | 
     | mux2X1_U2/U1/Y                                    |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.248 | 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.248 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.248 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.307 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.307 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.327 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.327 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.001 |   0.514 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/QN |  v   | UART_I0/UART_TX_I0/serializer_I/n12    | SDFFRX1M    | 0.137 |   0.651 |    0.489 | 
     | UART_I0/UART_TX_I0/serializer_I/U21/B1            |  v   | UART_I0/UART_TX_I0/serializer_I/n12    | OAI32X1M    | 0.000 |   0.651 |    0.489 | 
     | UART_I0/UART_TX_I0/serializer_I/U21/Y             |  ^   | UART_I0/UART_TX_I0/serializer_I/n30    | OAI32X1M    | 0.066 |   0.716 |    0.555 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/D  |  ^   | UART_I0/UART_TX_I0/serializer_I/n30    | SDFFRX1M    | 0.000 |   0.716 |    0.555 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                          |  ^   | UART_CLK                               |             |       |   0.000 |    0.162 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.162 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.178 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.178 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.190 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.190 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.285 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.285 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.314 | 
     | CLK2_fun_scan__L2_I0/A                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.314 | 
     | CLK2_fun_scan__L2_I0/Y                            |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.334 | 
     | ClkDiv_I0/o_div_clk_reg/CK                        |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.335 | 
     | ClkDiv_I0/o_div_clk_reg/Q                         |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.472 | 
     | mux2X1_U2/U1/A                                    |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.472 | 
     | mux2X1_U2/U1/Y                                    |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.571 | 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.571 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.571 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.630 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.630 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.651 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.651 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.675 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.001 |   0.514 |    0.675 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
3_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.562
  Arrival Time                  0.727
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.149 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.149 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.042 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.042 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.007 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.007 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.244 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.244 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.244 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.303 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.303 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.347 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.348 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | SDFFRQX2M   | 0.159 |   0.672 |    0.506 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U35/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | OAI2BB1X2M  | 0.000 |   0.672 |    0.506 | 
     | UART_I0/UART_TX_I0/serializer_I/U35/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n38           | OAI2BB1X2M  | 0.055 |   0.727 |    0.562 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n38           | SDFFRQX2M   | 0.000 |   0.727 |    0.562 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.182 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.182 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.289 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.289 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.338 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.575 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.575 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.575 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.634 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.634 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.679 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.679 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
5_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.561
  Arrival Time                  0.728
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.006 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.007 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.243 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.347 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.347 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | SDFFRQX2M   | 0.158 |   0.671 |    0.505 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U39/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | OAI2BB1X2M  | 0.000 |   0.671 |    0.505 | 
     | UART_I0/UART_TX_I0/serializer_I/U39/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n36           | OAI2BB1X2M  | 0.056 |   0.728 |    0.561 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n36           | SDFFRQX2M   | 0.000 |   0.728 |    0.561 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.576 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.679 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.680 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.562
  Arrival Time                  0.728
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.006 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.007 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.243 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.347 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.347 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.159 |   0.672 |    0.506 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U31/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | OAI2BB1X2M  | 0.000 |   0.672 |    0.506 | 
     | UART_I0/UART_TX_I0/serializer_I/U31/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n40           | OAI2BB1X2M  | 0.055 |   0.728 |    0.562 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n40           | SDFFRQX2M   | 0.000 |   0.728 |    0.562 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.576 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.679 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.680 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.514
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.562
  Arrival Time                  0.728
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                      |             |       |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                      | CLKINVX40M  | 0.000 |   0.000 |   -0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                               | CLKINVX40M  | 0.016 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                               | CLKINVX32M  | 0.000 |   0.016 |   -0.150 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                               | CLKINVX32M  | 0.013 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                               | MX2X8M      | 0.000 |   0.029 |   -0.137 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                 | MX2X8M      | 0.095 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                 | CLKINVX32M  | 0.000 |   0.123 |   -0.043 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.029 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                          | CLKINVX32M  | 0.000 |   0.152 |   -0.014 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                          | CLKINVX32M  | 0.020 |   0.172 |    0.006 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                          | SDFFRHQX4M  | 0.001 |   0.173 |    0.007 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                        | SDFFRHQX4M  | 0.138 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                        | MX2X8M      | 0.000 |   0.311 |    0.145 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                                 | MX2X8M      | 0.099 |   0.410 |    0.243 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                                 | CLKBUFX40M  | 0.000 |   0.410 |    0.243 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKBUFX40M  | 0.059 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0               | CLKINVX40M  | 0.000 |   0.468 |    0.302 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.021 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0        | CLKINVX40M  | 0.000 |   0.489 |    0.323 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | CLKINVX40M  | 0.024 |   0.513 |    0.347 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0        | SDFFRQX2M   | 0.001 |   0.514 |    0.347 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | SDFFRQX2M   | 0.161 |   0.674 |    0.508 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U33/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | OAI2BB1X2M  | 0.000 |   0.674 |    0.508 | 
     | UART_I0/UART_TX_I0/serializer_I/U33/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n39           | OAI2BB1X2M  | 0.054 |   0.728 |    0.562 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n39           | SDFFRQX2M   | 0.000 |   0.728 |    0.562 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |             |       |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 |    0.166 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.016 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.000 |   0.016 |    0.183 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.013 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.029 |    0.195 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.095 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.123 |    0.290 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.029 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.152 |    0.318 | 
     | CLK2_fun_scan__L2_I0/Y                             |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.020 |   0.172 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/CK                         |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.173 |    0.339 | 
     | ClkDiv_I0/o_div_clk_reg/Q                          |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.138 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/A                                     |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.311 |    0.477 | 
     | mux2X1_U2/U1/Y                                     |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.099 |   0.410 |    0.576 | 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.410 |    0.576 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.059 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.468 |    0.635 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.021 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.489 |    0.655 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.024 |   0.513 |    0.679 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.001 |   0.514 |    0.680 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
3_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/Q (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.489
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.537
  Arrival Time                  0.705
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                        |            |       |   0.000 |   -0.167 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                                        | CLKINVX40M | 0.000 |   0.000 |   -0.167 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                                 | CLKINVX40M | 0.016 |   0.016 |   -0.151 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                                 | CLKINVX32M | 0.000 |   0.016 |   -0.151 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                                 | CLKINVX32M | 0.013 |   0.029 |   -0.138 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                                 | MX2X8M     | 0.000 |   0.029 |   -0.138 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                   | MX2X8M     | 0.095 |   0.123 |   -0.044 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                                   | CLKINVX32M | 0.000 |   0.123 |   -0.044 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                            | CLKINVX32M | 0.029 |   0.152 |   -0.015 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                            | CLKBUFX20M | 0.000 |   0.152 |   -0.015 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                            | CLKBUFX20M | 0.052 |   0.204 |    0.037 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                            | CLKBUFX20M | 0.000 |   0.204 |    0.037 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                            | CLKBUFX20M | 0.051 |   0.256 |    0.089 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                            | CLKBUFX20M | 0.000 |   0.256 |    0.089 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                            | CLKBUFX20M | 0.052 |   0.308 |    0.141 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                            | CLKBUFX20M | 0.000 |   0.308 |    0.141 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                            | CLKBUFX20M | 0.065 |   0.373 |    0.205 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                            | CLKINVX40M | 0.001 |   0.374 |    0.207 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                            | CLKINVX40M | 0.021 |   0.395 |    0.228 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                            | CLKBUFX40M | 0.000 |   0.395 |    0.228 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0                 | CLKBUFX40M | 0.049 |   0.443 |    0.276 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0                 | CLKINVX32M | 0.000 |   0.443 |    0.276 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0          | CLKINVX32M | 0.022 |   0.466 |    0.298 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0          | CLKINVX40M | 0.000 |   0.466 |    0.298 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0          | CLKINVX40M | 0.023 |   0.489 |    0.322 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0          | SDFFRQX2M  | 0.001 |   0.489 |    0.322 | 
     | g/CK                                               |      |                                                 |            |       |         |          | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3 | SDFFRQX2M  | 0.157 |   0.646 |    0.479 | 
     | g/Q                                                |      |                                                 |            |       |         |          | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/A1N         |  ^   | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3 | OAI2BB2X1M | 0.000 |   0.646 |    0.479 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41          | OAI2BB2X1M | 0.058 |   0.705 |    0.537 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41          | SDFFRQX2M  | 0.000 |   0.705 |    0.537 | 
     | g/D                                                |      |                                                 |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.000 |    0.167 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.000 |    0.167 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.016 |    0.184 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.016 |    0.184 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.029 |    0.196 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.029 |    0.196 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.095 |   0.123 |    0.291 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.123 |    0.291 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.152 |    0.319 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.152 |    0.319 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.052 |   0.204 |    0.372 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.204 |    0.372 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.051 |   0.256 |    0.423 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.256 |    0.423 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.052 |   0.308 |    0.475 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.308 |    0.475 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.373 |    0.540 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.374 |    0.541 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.395 |    0.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.395 |    0.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.444 |    0.611 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.444 |    0.611 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.466 |    0.633 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.466 |    0.633 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.023 |   0.489 |    0.656 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   0.489 |    0.657 | 
     | g/CK                                               |      |                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 

