

================================================================
== Vivado HLS Report for 'canny_grad_computation'
================================================================
* Date:           Fri Jul 06 13:00:30 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1053697|  1053697|  1053697|  1053697|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1053696|  1053696|      1029|          -|          -|  1024|    no    |
        | + Loop 1.1  |     1027|     1027|         5|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    138|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      88|     10|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      88|    172|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |element_grad_fu_177_p2  |     +    |      0|  0|   9|           9|           9|
    |i_V_fu_111_p2           |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_123_p2           |     +    |      0|  0|  11|          11|           1|
    |neg_i1_fu_149_p2        |     -    |      0|  0|   8|           1|           8|
    |neg_i_fu_129_p2         |     -    |      0|  0|   8|           1|           8|
    |abs_gx_fu_141_p3        |  Select  |      0|  0|   8|           1|           8|
    |abs_gy_fu_161_p3        |  Select  |      0|  0|   8|           1|           8|
    |dir_g_1_fu_288_p3       |  Select  |      0|  0|   3|           1|           3|
    |dir_g_2_fu_300_p3       |  Select  |      0|  0|   3|           1|           3|
    |dir_g_3_cast_fu_333_p3  |  Select  |      0|  0|   2|           1|           2|
    |dir_g_6_fu_349_p3       |  Select  |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_307_p3      |  Select  |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_340_p3      |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_84           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp3_fu_321_p2      |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_345_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp10_fu_327_p2         |    and   |      0|  0|   1|           1|           1|
    |abscond_i1_fu_155_p2    |   icmp   |      0|  0|   3|           8|           1|
    |abscond_i_fu_135_p2     |   icmp   |      0|  0|   3|           8|           1|
    |exitcond4_fu_105_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_117_p2      |   icmp   |      0|  0|   5|          11|          12|
    |tmp_36_fu_183_p2        |   icmp   |      0|  0|   3|           8|           1|
    |tmp_37_fu_199_p2        |   icmp   |      0|  0|   3|           8|           8|
    |tmp_38_fu_189_p2        |   icmp   |      0|  0|   3|           8|           1|
    |tmp_41_fu_244_p2        |   icmp   |      0|  0|   3|           9|           9|
    |ult1_fu_221_p2          |   icmp   |      0|  0|   3|           9|           9|
    |ult2_fu_227_p2          |   icmp   |      0|  0|   3|           8|           8|
    |ult3_fu_250_p2          |   icmp   |      0|  0|   3|           9|           9|
    |ult_fu_195_p2           |   icmp   |      0|  0|   3|           8|           8|
    |ap_sig_bdd_161          |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_72           |    or    |      0|  0|   1|           1|           1|
    |or_cond7_fu_261_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond8_fu_283_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_266_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_203_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp9_fu_279_p2          |    or    |      0|  0|   1|           1|           1|
    |rev1_fu_231_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_295_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev9_fu_256_p2          |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_270_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_315_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 138|         162|         157|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |p_8_reg_94             |  11|          2|   11|         22|
    |p_s_reg_83             |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         10|   24|         50|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |abs_gx_reg_392                          |   8|   0|    8|          0|
    |abs_gy_reg_401                          |   8|   0|    8|          0|
    |abscond_i_reg_387                       |   1|   0|    1|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                   |   1|   0|    1|          0|
    |ap_reg_ppstg_abscond_i_reg_387_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_36_reg_415_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_38_reg_421_pp0_it2     |   1|   0|    1|          0|
    |dir_g_1_reg_463                         |   2|   0|    2|          0|
    |element_grad_reg_410                    |   9|   0|    9|          0|
    |exitcond_reg_378                        |   1|   0|    1|          0|
    |i_V_reg_373                             |  11|   0|   11|          0|
    |or_cond7_reg_458                        |   1|   0|    1|          0|
    |p_8_reg_94                              |  11|   0|   11|          0|
    |p_s_reg_83                              |  11|   0|   11|          0|
    |rev1_reg_442                            |   1|   0|    1|          0|
    |rev2_reg_468                            |   1|   0|    1|          0|
    |sel_tmp1_reg_473                        |   2|   0|    2|          0|
    |sel_tmp3_reg_478                        |   1|   0|    1|          0|
    |tmp10_reg_483                           |   1|   0|    1|          0|
    |tmp8_reg_432                            |   1|   0|    1|          0|
    |tmp_36_reg_415                          |   1|   0|    1|          0|
    |tmp_38_reg_421                          |   1|   0|    1|          0|
    |tmp_41_reg_447                          |   1|   0|    1|          0|
    |ult1_reg_437                            |   1|   0|    1|          0|
    |ult3_reg_453                            |   1|   0|    1|          0|
    |ult_reg_427                             |   1|   0|    1|          0|
    |element_grad_reg_410                    |   0|   9|    9|          0|
    |exitcond_reg_378                        |   0|   1|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  88|  10|   98|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_done                        | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | canny_grad_computation | return value |
|grad_x_data_stream_V_dout      |  in |    8|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_x_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_x_data_stream_V_read      | out |    1|   ap_fifo  |  grad_x_data_stream_V  |    pointer   |
|grad_y_data_stream_V_dout      |  in |    8|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_y_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_y_data_stream_V_read      | out |    1|   ap_fifo  |  grad_y_data_stream_V  |    pointer   |
|grad_out_data_stream_V_din     | out |   16|   ap_fifo  | grad_out_data_stream_V |    pointer   |
|grad_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | grad_out_data_stream_V |    pointer   |
|grad_out_data_stream_V_write   | out |    1|   ap_fifo  | grad_out_data_stream_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

