---
layout: post
title: "JTAG"
categories: [Interfaces]
date: 2025-09-21
---

## ğŸ“Œ Joint Test Action Group

<!-- ![alt text](../assets/day17/Schematic_Diagram_of_a_JTAG_enabled_device.png) -->
<img src="{{ '/assets/day17/Schematic_Diagram_of_a_JTAG_enabled_device.png' | relative_url }}" width="350">

* TCK (Test Clock) â€“ this signal synchronizes the internal state machine operations.
TMS (Test Mode Select) â€“ this signal is sampled at the rising edge of TCK to determine the next state.
* TDI (Test Data In) â€“ this signal represents the data shifted into the deviceâ€™s test or programming logic. It is sampled at the rising edge of TCK when the internal state machine is in the correct state.
* TDO (Test Data Out) â€“ this signal represents the data shifted out of the deviceâ€™s test or programming logic and is valid on the falling edge of TCK when the internal state machine is in the correct state.
* TRST (Test Reset) â€“ this is an optional pin which, when available, can reset the TAP controllerâ€™s state machine.

## ğŸ“š Reference
<!-- * [JTAG_IEEE-Std-1149.1-2001](/assets/day17/JTAG_IEEE-Std-1149.1-2001.pdf) -->
* [JTAG_IEEE-Std-1149.1-2001]({{ site.baseurl }}/assets/day17/JTAG_IEEE-Std-1149.1-2001.pdf)
* [XJTAG - What is JTAG and how can I make use of it?](https://www.xjtag.com/about-jtag/what-is-jtag/?v=255a5cac7685)
* [XJTAG - Technical Guide to JTAG](https://www.xjtag.com/about-jtag/jtag-a-technical-overview/?v=255a5cac7685)
* [JTAGåè®®åŠæ¥å£](https://blog.csdn.net/worf1234/article/details/7312184)
* [æ¥å£ä¸åè®®å­¦ä¹ ç¬”è®°-JTAGåè®®çš„ç®€å•ç†è§£ï¼ˆå››ï¼‰](https://blog.csdn.net/uiojhi/article/details/107649230)
