<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetOpcode Namespace Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="namespacellvm_1_1TargetOpcode.html">TargetOpcode</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetOpcode Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Invariant opcodes: All instruction sets have these as their low opcodes.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdae41f9ca68ba5e8b9613cea03652ebd72">PHI</a> =  0, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdae48b49a3b740bb9162f647640fd19c21">INLINEASM</a> =  1, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdadc6b9454f8979afb20dbbcfa197a2cee">CFI_INSTRUCTION</a> =  2, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda4464c39babc8c8afe5055a25af42b548">EH_LABEL</a> =  3, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda1b5f31cf7712b71a4307af166d7bab5e">GC_LABEL</a> =  4, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda3de0a03c0721e0683934a37868f6a421">KILL</a> =  5, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda84c9fddf3247a349b7f857c1cbb93e2c">EXTRACT_SUBREG</a> =  6, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdad3506645ead9c261e97d81544a602848">INSERT_SUBREG</a> =  7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda5a91c23866687baf221ce86ff6fde01f">IMPLICIT_DEF</a> =  8, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda9a1c30a208eb023907075d28e7ab2f19">SUBREG_TO_REG</a> =  9, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdad32233180a0499e8a9d72b83c5098d0a">COPY_TO_REGCLASS</a> =  10, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdad3fe1d0d0fe22d208bcd8712b2ea051a">DBG_VALUE</a> =  11, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdafeda787b63f1bfa875e4cb8afe2b5ea9">REG_SEQUENCE</a> =  12, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdafbad4e5ed543b4325115bdb3aff2f8d9">COPY</a> =  13, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda64abb4451596f866fd5806a865e7795e">BUNDLE</a> =  14, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdaf10c98f2135d9b475736fb02a9cae767">LIFETIME_START</a> =  15, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda4ff69108429e3c670cfa72f08ad00448">LIFETIME_END</a> =  16, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda4a927c0cc4c49f647732262cdd77f832">STACKMAP</a> =  17, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdacd0cccd396f412a2f6eef00422b3106a">PATCHPOINT</a> =  18, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda53134d90177511dcb6e76e2bbc82da4f">LOAD_STACK_GUARD</a> =  19, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda9a5e04a47bc910a73cada89ff3aa66fa">STATEPOINT</a> =  20, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fda7b1f6cab1636e48ab2e836881d9824db">FRAME_ALLOC</a> =  21, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a93ca7dcfa605d38c90964e0e013677fdad7f84d3eda7bf8c1ea6b525f6c257b23">FAULTING_LOAD_OP</a> =  22
<br/>
 }</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Invariant opcodes: All instruction sets have these as their low opcodes. </p>
<p>Every instruction defined here must also appear in Target.td and the order must be the same as in CodeGenTarget.cpp. </p>
</div><hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fd"></a><!-- doxytag: member="llvm::TargetOpcode::@168" ref="a93ca7dcfa605d38c90964e0e013677fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdae41f9ca68ba5e8b9613cea03652ebd72"></a><!-- doxytag: member="PHI" ref="a93ca7dcfa605d38c90964e0e013677fdae41f9ca68ba5e8b9613cea03652ebd72" args="" -->PHI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdae48b49a3b740bb9162f647640fd19c21"></a><!-- doxytag: member="INLINEASM" ref="a93ca7dcfa605d38c90964e0e013677fdae48b49a3b740bb9162f647640fd19c21" args="" -->INLINEASM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdadc6b9454f8979afb20dbbcfa197a2cee"></a><!-- doxytag: member="CFI_INSTRUCTION" ref="a93ca7dcfa605d38c90964e0e013677fdadc6b9454f8979afb20dbbcfa197a2cee" args="" -->CFI_INSTRUCTION</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda4464c39babc8c8afe5055a25af42b548"></a><!-- doxytag: member="EH_LABEL" ref="a93ca7dcfa605d38c90964e0e013677fda4464c39babc8c8afe5055a25af42b548" args="" -->EH_LABEL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda1b5f31cf7712b71a4307af166d7bab5e"></a><!-- doxytag: member="GC_LABEL" ref="a93ca7dcfa605d38c90964e0e013677fda1b5f31cf7712b71a4307af166d7bab5e" args="" -->GC_LABEL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda3de0a03c0721e0683934a37868f6a421"></a><!-- doxytag: member="KILL" ref="a93ca7dcfa605d38c90964e0e013677fda3de0a03c0721e0683934a37868f6a421" args="" -->KILL</em>&nbsp;</td><td>
<p>KILL - This instruction is a noop that is used only to adjust the liveness of registers. </p>
<p>This can be useful when dealing with sub-registers. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda84c9fddf3247a349b7f857c1cbb93e2c"></a><!-- doxytag: member="EXTRACT_SUBREG" ref="a93ca7dcfa605d38c90964e0e013677fda84c9fddf3247a349b7f857c1cbb93e2c" args="" -->EXTRACT_SUBREG</em>&nbsp;</td><td>
<p>EXTRACT_SUBREG - This instruction takes two operands: a register that has subregisters, and a subregister index. </p>
<p>It returns the extracted subregister value. This is commonly used to implement truncation operations on target architectures which support it. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdad3506645ead9c261e97d81544a602848"></a><!-- doxytag: member="INSERT_SUBREG" ref="a93ca7dcfa605d38c90964e0e013677fdad3506645ead9c261e97d81544a602848" args="" -->INSERT_SUBREG</em>&nbsp;</td><td>
<p>INSERT_SUBREG - This instruction takes three operands: a register that has subregisters, a register providing an insert value, and a subregister index. </p>
<p>It returns the value of the first register with the value of the second register inserted. The first register is often defined by an IMPLICIT_DEF, because it is commonly used to implement anyext operations on target architectures which support it. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda5a91c23866687baf221ce86ff6fde01f"></a><!-- doxytag: member="IMPLICIT_DEF" ref="a93ca7dcfa605d38c90964e0e013677fda5a91c23866687baf221ce86ff6fde01f" args="" -->IMPLICIT_DEF</em>&nbsp;</td><td>
<p>IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda9a1c30a208eb023907075d28e7ab2f19"></a><!-- doxytag: member="SUBREG_TO_REG" ref="a93ca7dcfa605d38c90964e0e013677fda9a1c30a208eb023907075d28e7ab2f19" args="" -->SUBREG_TO_REG</em>&nbsp;</td><td>
<p>SUBREG_TO_REG - This instruction is similar to INSERT_SUBREG except that the first operand is an immediate integer constant. </p>
<p>This constant is often zero, because it is commonly used to assert that the instruction defining the register implicitly clears the high bits. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdad32233180a0499e8a9d72b83c5098d0a"></a><!-- doxytag: member="COPY_TO_REGCLASS" ref="a93ca7dcfa605d38c90964e0e013677fdad32233180a0499e8a9d72b83c5098d0a" args="" -->COPY_TO_REGCLASS</em>&nbsp;</td><td>
<p>COPY_TO_REGCLASS - This instruction is a placeholder for a plain register-to-register copy into a specific register class. </p>
<p>This is only used between instruction selection and <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> creation, before virtual registers have been created for all the instructions, and it's only needed in cases where the register classes implied by the instructions are insufficient. It is emitted as a COPY <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdad3fe1d0d0fe22d208bcd8712b2ea051a"></a><!-- doxytag: member="DBG_VALUE" ref="a93ca7dcfa605d38c90964e0e013677fdad3fe1d0d0fe22d208bcd8712b2ea051a" args="" -->DBG_VALUE</em>&nbsp;</td><td>
<p>DBG_VALUE - a mapping of the llvm.dbg.value intrinsic. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdafeda787b63f1bfa875e4cb8afe2b5ea9"></a><!-- doxytag: member="REG_SEQUENCE" ref="a93ca7dcfa605d38c90964e0e013677fdafeda787b63f1bfa875e4cb8afe2b5ea9" args="" -->REG_SEQUENCE</em>&nbsp;</td><td>
<p>REG_SEQUENCE - This variadic instruction is used to form a register that represents a consecutive sequence of sub-registers. </p>
<p>It's used as a register coalescing / allocation aid and must be eliminated before code emission. e.g. v1027 = REG_SEQUENCE v1024, 3, v1025, 4, v1026, 5 After register coalescing references of v1024 should be replace with v1027:3, v1025 with v1027:4, etc. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdafbad4e5ed543b4325115bdb3aff2f8d9"></a><!-- doxytag: member="COPY" ref="a93ca7dcfa605d38c90964e0e013677fdafbad4e5ed543b4325115bdb3aff2f8d9" args="" -->COPY</em>&nbsp;</td><td>
<p>COPY - Target-independent register copy. </p>
<p>This instruction can also be used to copy between subregisters of virtual registers. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda64abb4451596f866fd5806a865e7795e"></a><!-- doxytag: member="BUNDLE" ref="a93ca7dcfa605d38c90964e0e013677fda64abb4451596f866fd5806a865e7795e" args="" -->BUNDLE</em>&nbsp;</td><td>
<p>BUNDLE - This instruction represents an instruction bundle. </p>
<p>Instructions which immediately follow a BUNDLE instruction which are marked with 'InsideBundle' flag are inside the bundle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdaf10c98f2135d9b475736fb02a9cae767"></a><!-- doxytag: member="LIFETIME_START" ref="a93ca7dcfa605d38c90964e0e013677fdaf10c98f2135d9b475736fb02a9cae767" args="" -->LIFETIME_START</em>&nbsp;</td><td>
<p>Lifetime markers. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda4ff69108429e3c670cfa72f08ad00448"></a><!-- doxytag: member="LIFETIME_END" ref="a93ca7dcfa605d38c90964e0e013677fda4ff69108429e3c670cfa72f08ad00448" args="" -->LIFETIME_END</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda4a927c0cc4c49f647732262cdd77f832"></a><!-- doxytag: member="STACKMAP" ref="a93ca7dcfa605d38c90964e0e013677fda4a927c0cc4c49f647732262cdd77f832" args="" -->STACKMAP</em>&nbsp;</td><td>
<p>A Stackmap instruction captures the location of live variables at its position in the instruction stream. </p>
<p>It is followed by a shadow of bytes that must lie within the function and not contain another stackmap. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdacd0cccd396f412a2f6eef00422b3106a"></a><!-- doxytag: member="PATCHPOINT" ref="a93ca7dcfa605d38c90964e0e013677fdacd0cccd396f412a2f6eef00422b3106a" args="" -->PATCHPOINT</em>&nbsp;</td><td>
<p>Patchable call instruction - this instruction represents a call to a constant address, followed by a series of NOPs. </p>
<p>It is intended to support optimizations for dynamic languages (such as javascript) that rewrite calls to runtimes with more efficient code sequences. This also implies a stack map. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda53134d90177511dcb6e76e2bbc82da4f"></a><!-- doxytag: member="LOAD_STACK_GUARD" ref="a93ca7dcfa605d38c90964e0e013677fda53134d90177511dcb6e76e2bbc82da4f" args="" -->LOAD_STACK_GUARD</em>&nbsp;</td><td>
<p>This pseudo-instruction loads the stack guard value. </p>
<p>Targets which need to prevent the stack guard value or address from being spilled to the stack should override TargetLowering::emitLoadStackGuardNode and additionally expand this pseudo after register allocation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda9a5e04a47bc910a73cada89ff3aa66fa"></a><!-- doxytag: member="STATEPOINT" ref="a93ca7dcfa605d38c90964e0e013677fda9a5e04a47bc910a73cada89ff3aa66fa" args="" -->STATEPOINT</em>&nbsp;</td><td>
<p>Call instruction with associated vm state for deoptimization and list of live pointers for relocation by the garbage collector. </p>
<p>It is intended to support garbage collection with fully precise relocating collectors and deoptimizations in either the callee or caller. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fda7b1f6cab1636e48ab2e836881d9824db"></a><!-- doxytag: member="FRAME_ALLOC" ref="a93ca7dcfa605d38c90964e0e013677fda7b1f6cab1636e48ab2e836881d9824db" args="" -->FRAME_ALLOC</em>&nbsp;</td><td>
<p><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that records the offset of a function's frame allocation in a label. </p>
<p>Created by the llvm.frameallocate intrinsic. It has two arguments: the symbol for the label and the frame index of the stack allocation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a93ca7dcfa605d38c90964e0e013677fdad7f84d3eda7bf8c1ea6b525f6c257b23"></a><!-- doxytag: member="FAULTING_LOAD_OP" ref="a93ca7dcfa605d38c90964e0e013677fdad7f84d3eda7bf8c1ea6b525f6c257b23" args="" -->FAULTING_LOAD_OP</em>&nbsp;</td><td>
<p>Loading instruction that may page fault, bundled with associated information on how to handle such a page fault. </p>
<p>It is intended to support "zero cost" null checks in managed languages by allowing LLVM to fold comparisions into existing memory operations. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="TargetOpcodes_8h_source.html#l00025">25</a> of file <a class="el" href="TargetOpcodes_8h_source.html">TargetOpcodes.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:42:22 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
