ster_read rg_port_out_2_wr 2
register_read rg_port_out_1_wr 2
register_read rg_port_out_0_wr 2
!
register_read rg_frr_port_out_2_wr 2
register_read rg_frr_port_out_1_wr 2
register_read rg_frr_port_out_0_wr 2
!
register_read rg_base_link_wr 2
register_read rg_max_link_wr 2
!
register_read rg_port_out_2_wr 1
register_read rg_port_out_1_wr 1
register_read rg_port_out_0_wr 1
!
register_read rg_frr_port_out_2_wr 1
register_read rg_frr_port_out_1_wr 1
register_read rg_frr_port_out_0_wr 1
!
register_read rg_base_link_wr 1
register_read rg_max_link_wr 1
!
register_read rg_port_out_2_wr 0
register_read rg_port_out_1_wr 0
register_read rg_port_out_0_wr 0
!
register_read rg_frr_port_out_2_wr 0
register_read rg_frr_port_out_1_wr 0
register_read rg_frr_port_out_0_wr 0
!
register_read rg_base_link_wr 0
register_read rg_max_link_wr 0
!
register_read dr_rg_first_failure_count_wr 2
register_read dr_rg_first_failure_count_wr 1
register_read dr_rg_first_failure_count_wr 0
!
register_read rg_count_port_up_wr 2
register_read rg_count_port_up_wr 1
register_read rg_count_port_up_wr 0

