#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Dec 20 22:49:35 2024
# Process ID: 33280
# Current directory: C:/Users/40227910/Desktop/MC_CRO_PUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32692 C:\Users\40227910\Desktop\MC_CRO_PUF\MC_CRO_PUF.xpr
# Log file: C:/Users/40227910/Desktop/MC_CRO_PUF/vivado.log
# Journal file: C:/Users/40227910/Desktop/MC_CRO_PUF\vivado.jou
# Running On: ECIT80703, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 33995 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/imports/40227910/16_bit_puf/16_bit_puf.srcs/sources_1/new/Comparator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/imports/40227910/16_bit_puf/16_bit_puf.srcs/sources_1/new/XOR_16_bit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/imports/40227910/16_bit_puf/16_bit_puf.srcs/sources_1/new/ROS_delay_and_counter.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.992 ; gain = 512.168
open_bd_design {C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:module_ref:Comparator_v2:1.0 - Comparator_v2
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Comparator_v2'.
Given inputs for module-source, Top-module name : Comparator_v2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:XOR_3bit:1.0 - XOR_3bit_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_12
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_13
Adding component instance block -- xilinx.com:module_ref:Test_CRO:1.0 - Test_CRO_0
Adding component instance block -- xilinx.com:module_ref:Test_CRO_1:1.0 - Test_CRO_1
Adding component instance block -- xilinx.com:module_ref:XOR_64bit:1.0 - XOR_64bit_0
Adding component instance block -- xilinx.com:module_ref:PUF_Controller:1.0 - PUF_Controller_0
Adding component instance block -- xilinx.com:module_ref:Counter_latch:1.0 - Counter_latch_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2801.848 ; gain = 73.062
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/clock repeater.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/clock repeater.v}}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name Comparator_v2 Try changing the compile order from manual to automatic. 
ERROR: [Runs 36-346] File 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_nets Test_CRO_0_Counter_0] [get_bd_nets Test_CRO_1_Counter_0] [get_bd_nets Comparator_v2_A_is_larger] [get_bd_cells Comparator_v2]
create_bd_cell -type module -reference Comparator_v2_2 Comparator_v2_2_0
connect_bd_net [get_bd_pins Test_CRO_0/Counter_0] [get_bd_pins Comparator_v2_2_0/A]
connect_bd_net [get_bd_pins Test_CRO_1/Counter_0] [get_bd_pins Comparator_v2_2_0/B]
connect_bd_net [get_bd_pins Comparator_v2_2_0/A_is_larger] [get_bd_pins Counter_latch_0/A]
export_ip_user_files -of_objects  [get_files C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_1.v
save_bd_design
Wrote  : <C:\Users\40227910\Desktop\MC_CRO_PUF\MC_CRO_PUF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 10
Wrote  : <C:\Users\40227910\Desktop\MC_CRO_PUF\MC_CRO_PUF.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block Comparator_v2_2_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Comparator_v2_2_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Comparator_v2_2_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
[Fri Dec 20 22:52:38 2024] Launched design_1_Comparator_v2_2_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_Comparator_v2_2_0_0_synth_1: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/design_1_Comparator_v2_2_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/synth_1/runme.log
[Fri Dec 20 22:52:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3143.914 ; gain = 275.406
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3258.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 3958.605 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 3958.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3958.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4089.797 ; gain = 908.703
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 22:55:35 2024...
