vendor_name = ModelSim
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/Microprogam_Memory.cmp
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/lpm_mux0.cmp
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/lpm_mux0.qip
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/lpm_mux0.vhd
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_istore.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_iload.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_iadd_isub.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/CONTROL_UNIT_bipush.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/SHIFTER.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/REGISTER8bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit_OR.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit_CONSTANTS.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit_AND.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit_ADD.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_1bit_b.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_1bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/decoder_2x4.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/decoder_2x4.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/full_adder_1bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/full_adder_1bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_1bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_8bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit_OR.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit_CONSTANTS.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit_AND.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit_ADD.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/ULA_32bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/shifter.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/register_8bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/register_32bit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/sra1.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/sll8.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/REGISTER32bit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/control_unit.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/control_unit.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/MPC_generator.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/MPC_generator.vwf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/Microprogam_Memory.qip
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/Microprogam_Memory.vhd
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/UNIT_CONTROL.bdf
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/db/mic1.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/db/altsyncram_a5c1.tdf
source_file = 1, /users/aluno/control unit validation/microcode.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Aluno/Sigma/Projeto-Mic-1-main/db/mux_g6e.tdf
design_name = UNIT_CONTROL
instance = comp, \N~input , N~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[7]~input , MBR_IN[7]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[6]~input , MBR_IN[6]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[5]~input , MBR_IN[5]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[3]~input , MBR_IN[3]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[1]~input , MBR_IN[1]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[0]~input , MBR_IN[0]~input, UNIT_CONTROL, 1
instance = comp, \write_enable~output , write_enable~output, UNIT_CONTROL, 1
instance = comp, \MIR[35]~output , MIR[35]~output, UNIT_CONTROL, 1
instance = comp, \MIR[34]~output , MIR[34]~output, UNIT_CONTROL, 1
instance = comp, \MIR[33]~output , MIR[33]~output, UNIT_CONTROL, 1
instance = comp, \MIR[32]~output , MIR[32]~output, UNIT_CONTROL, 1
instance = comp, \MIR[31]~output , MIR[31]~output, UNIT_CONTROL, 1
instance = comp, \MIR[30]~output , MIR[30]~output, UNIT_CONTROL, 1
instance = comp, \MIR[29]~output , MIR[29]~output, UNIT_CONTROL, 1
instance = comp, \MIR[28]~output , MIR[28]~output, UNIT_CONTROL, 1
instance = comp, \MIR[27]~output , MIR[27]~output, UNIT_CONTROL, 1
instance = comp, \MIR[26]~output , MIR[26]~output, UNIT_CONTROL, 1
instance = comp, \MIR[25]~output , MIR[25]~output, UNIT_CONTROL, 1
instance = comp, \MIR[24]~output , MIR[24]~output, UNIT_CONTROL, 1
instance = comp, \MIR[23]~output , MIR[23]~output, UNIT_CONTROL, 1
instance = comp, \MIR[22]~output , MIR[22]~output, UNIT_CONTROL, 1
instance = comp, \MIR[21]~output , MIR[21]~output, UNIT_CONTROL, 1
instance = comp, \MIR[20]~output , MIR[20]~output, UNIT_CONTROL, 1
instance = comp, \MIR[19]~output , MIR[19]~output, UNIT_CONTROL, 1
instance = comp, \MIR[18]~output , MIR[18]~output, UNIT_CONTROL, 1
instance = comp, \MIR[17]~output , MIR[17]~output, UNIT_CONTROL, 1
instance = comp, \MIR[16]~output , MIR[16]~output, UNIT_CONTROL, 1
instance = comp, \MIR[15]~output , MIR[15]~output, UNIT_CONTROL, 1
instance = comp, \MIR[14]~output , MIR[14]~output, UNIT_CONTROL, 1
instance = comp, \MIR[13]~output , MIR[13]~output, UNIT_CONTROL, 1
instance = comp, \MIR[12]~output , MIR[12]~output, UNIT_CONTROL, 1
instance = comp, \MIR[11]~output , MIR[11]~output, UNIT_CONTROL, 1
instance = comp, \MIR[10]~output , MIR[10]~output, UNIT_CONTROL, 1
instance = comp, \MIR[9]~output , MIR[9]~output, UNIT_CONTROL, 1
instance = comp, \MIR[8]~output , MIR[8]~output, UNIT_CONTROL, 1
instance = comp, \MIR[7]~output , MIR[7]~output, UNIT_CONTROL, 1
instance = comp, \MIR[6]~output , MIR[6]~output, UNIT_CONTROL, 1
instance = comp, \MIR[5]~output , MIR[5]~output, UNIT_CONTROL, 1
instance = comp, \MIR[4]~output , MIR[4]~output, UNIT_CONTROL, 1
instance = comp, \MIR[3]~output , MIR[3]~output, UNIT_CONTROL, 1
instance = comp, \MIR[2]~output , MIR[2]~output, UNIT_CONTROL, 1
instance = comp, \MIR[1]~output , MIR[1]~output, UNIT_CONTROL, 1
instance = comp, \MIR[0]~output , MIR[0]~output, UNIT_CONTROL, 1
instance = comp, \MPC[8]~output , MPC[8]~output, UNIT_CONTROL, 1
instance = comp, \MPC[7]~output , MPC[7]~output, UNIT_CONTROL, 1
instance = comp, \MPC[6]~output , MPC[6]~output, UNIT_CONTROL, 1
instance = comp, \MPC[5]~output , MPC[5]~output, UNIT_CONTROL, 1
instance = comp, \MPC[4]~output , MPC[4]~output, UNIT_CONTROL, 1
instance = comp, \MPC[3]~output , MPC[3]~output, UNIT_CONTROL, 1
instance = comp, \MPC[2]~output , MPC[2]~output, UNIT_CONTROL, 1
instance = comp, \MPC[1]~output , MPC[1]~output, UNIT_CONTROL, 1
instance = comp, \MPC[0]~output , MPC[0]~output, UNIT_CONTROL, 1
instance = comp, \CLOCK~input , CLOCK~input, UNIT_CONTROL, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, UNIT_CONTROL, 1
instance = comp, \MBR_IN[2]~input , MBR_IN[2]~input, UNIT_CONTROL, 1
instance = comp, \MBR_IN[4]~input , MBR_IN[4]~input, UNIT_CONTROL, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a18 , inst|altsyncram_component|auto_generated|ram_block1a18, UNIT_CONTROL, 1
instance = comp, \Z~input , Z~input, UNIT_CONTROL, 1
instance = comp, \inst1|inst5~0 , inst1|inst5~0, UNIT_CONTROL, 1
instance = comp, \inst1|inst5 , inst1|inst5, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[8] , inst1|inst1[8], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[7]~0 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[7]~0, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[7] , inst1|inst1[7], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[6]~1 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[6]~1, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[6] , inst1|inst1[6], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[5]~2 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[5]~2, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[5] , inst1|inst1[5], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[4]~3 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[4]~3, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[4] , inst1|inst1[4], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[3]~4 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[3]~4, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[3] , inst1|inst1[3], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[2]~5 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[2]~5, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[2] , inst1|inst1[2], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[1]~6 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[1]~6, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[1] , inst1|inst1[1], UNIT_CONTROL, 1
instance = comp, \inst1|inst9|LPM_MUX_component|auto_generated|result_node[0]~7 , inst1|inst9|LPM_MUX_component|auto_generated|result_node[0]~7, UNIT_CONTROL, 1
instance = comp, \inst1|inst1[0] , inst1|inst1[0], UNIT_CONTROL, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, UNIT_CONTROL, 1
instance = comp, \inst3~feeder , inst3~feeder, UNIT_CONTROL, 1
