#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 22 15:26:45 2025
# Process ID: 25368
# Current directory: C:/Users/southernMD/vivado/project_10/project_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25976 C:\Users\southernMD\vivado\project_10\project_10\project_10.xpr
# Log file: C:/Users/southernMD/vivado/project_10/project_10/vivado.log
# Journal file: C:/Users/southernMD/vivado/project_10/project_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/southernMD/vivado/project_10/project_10/project_10.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProject/project_10' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/southernMD/vivado/Qtspim/R_CPU_Test.coe', nor could it be found using path 'D:/Qtspim/R_CPU_Test.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 803.645 ; gain = 153.605
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstROM'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'InstROM'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'InstROM'. Failed to generate 'Vivado Verilog Simulation' outputs: 
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close [ open C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPU_TEST.mem w ]
add_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPU_TEST.mem
export_ip_user_files -of_objects  [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPU_TEST.mem] -no_script -reset -force -quiet
remove_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPU_TEST.mem
file delete -force C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPU_TEST.mem
close [ open C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CUP_TEST.mem w ]
add_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CUP_TEST.mem
export_ip_user_files -of_objects  [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CUP_TEST.mem] -no_script -reset -force -quiet
remove_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CUP_TEST.mem
file delete -force C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CUP_TEST.mem
close [ open C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe w ]
add_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe
set_property file_type {Memory File} [get_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe]
ERROR: [filemgmt 20-1707] The file type 'Coefficient Files' is not user changeable.
export_ip_user_files -of_objects  [get_files C:/Users/southernMD/vivado/Qtspim/R_CPU_Test.coe] -no_script -reset -force -quiet
remove_files  C:/Users/southernMD/vivado/Qtspim/R_CPU_Test.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../project_10.srcs/sources_1/new/R_CPUT_TEST.coe'
export_ip_user_files -of_objects  [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe] -no_script -reset -force -quiet
remove_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe
file delete -force C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/R_CPUT_TEST.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../R_CPU_TEST.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../R_CPU_TEST.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../R_CPU_TEST.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe}] [get_ips InstROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../R_CPU_TEST.coe'
generate_target all [get_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstROM'...
catch { config_ip_cache -export [get_ips -all InstROM] }
export_ip_user_files -of_objects [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
reset_run InstROM_synth_1
launch_runs -jobs 6 InstROM_synth_1
[Tue Apr 22 16:08:13 2025] Launched InstROM_synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/InstROM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci] -directory C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files -ipstatic_source_dir C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/modelsim} {questa=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/questa} {riviera=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/riviera} {activehdl=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Inst_code' is not permitted [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.uut.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time = 0, PC = xxxxxxxx, which = 000, seg = 00000011, enable = 1
Time = 70000, PC = xxxxxxxx, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.863 ; gain = 50.016
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.434 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'PC' on this module [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'PC' on this module [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'PC' on this module [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC_new' is not permitted [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
ERROR: [VRFC 10-2397] illegal argument in monitor, required an expression that returns a value [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:46]
ERROR: [VRFC 10-2865] module 'Fetch_Inst_Code_tb' ignored due to previous errors [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC_new' is not permitted [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time = 0, PC_new = 00000004, which = 000, seg = 00000011, enable = 1
Time = 10000, PC_new = 00000008, which = 000, seg = 00000011, enable = 1
Time = 20000, PC_new = 0000000c, which = 000, seg = 00000011, enable = 1
Time = 30000, PC_new = 00000010, which = 000, seg = 00000011, enable = 1
Time = 40000, PC_new = 00000014, which = 000, seg = 00000011, enable = 1
Time = 50000, PC_new = 00000018, which = 000, seg = 00000011, enable = 1
Time = 60000, PC_new = 0000001c, which = 000, seg = 00000011, enable = 1
Time = 70000, PC_new = 00000020, which = 001, seg = 00000011, enable = 1
Time = 80000, PC_new = 00000024, which = 001, seg = 00000011, enable = 1
Time = 90000, PC_new = 00000028, which = 001, seg = 00000011, enable = 1
Time = 100000, PC_new = 0000002c, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time = 0, PC_new = 00000004, which = 000, seg = 00000011, enable = 1
Time = 10000, PC_new = 00000008, which = 000, seg = 00000011, enable = 1
Time = 20000, PC_new = 0000000c, which = 000, seg = 00000011, enable = 1
Time = 30000, PC_new = 00000010, which = 000, seg = 00000011, enable = 1
Time = 40000, PC_new = 00000014, which = 000, seg = 00000011, enable = 1
Time = 50000, PC_new = 00000018, which = 000, seg = 00000011, enable = 1
Time = 60000, PC_new = 0000001c, which = 000, seg = 00000011, enable = 1
Time = 70000, PC_new = 00000020, which = 001, seg = 00000011, enable = 1
Time = 80000, PC_new = 00000024, which = 001, seg = 00000011, enable = 1
Time = 90000, PC_new = 00000028, which = 001, seg = 00000011, enable = 1
Time = 100000, PC_new = 0000002c, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.328 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time = 0, PC_new = 00000001, which = 000, seg = 00000011, enable = 1
Time = 10000, PC_new = 00000002, which = 000, seg = 00000011, enable = 1
Time = 20000, PC_new = 00000003, which = 000, seg = 00000011, enable = 1
Time = 30000, PC_new = 00000004, which = 000, seg = 00000011, enable = 1
Time = 40000, PC_new = 00000005, which = 000, seg = 00000011, enable = 1
Time = 50000, PC_new = 00000006, which = 000, seg = 00000011, enable = 1
Time = 60000, PC_new = 00000007, which = 000, seg = 00000011, enable = 1
Time = 70000, PC_new = 00000008, which = 001, seg = 00000011, enable = 1
Time = 80000, PC_new = 00000009, which = 001, seg = 00000011, enable = 1
Time = 90000, PC_new = 0000000a, which = 001, seg = 00000011, enable = 1
Time = 100000, PC_new = 0000000b, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0
Time = 0, PC_new = 00000004, which = 000, seg = 00000011, enable = 1
         0
Time = 10000, PC_new = 00000008, which = 000, seg = 00000011, enable = 1
         4
Time = 20000, PC_new = 0000000c, which = 000, seg = 00000011, enable = 1
         8
Time = 30000, PC_new = 00000010, which = 000, seg = 00000011, enable = 1
        12
Time = 40000, PC_new = 00000014, which = 000, seg = 00000011, enable = 1
        16
Time = 50000, PC_new = 00000018, which = 000, seg = 00000011, enable = 1
        20
Time = 60000, PC_new = 0000001c, which = 000, seg = 00000011, enable = 1
        24
Time = 70000, PC_new = 00000020, which = 001, seg = 00000011, enable = 1
        28
Time = 80000, PC_new = 00000024, which = 001, seg = 00000011, enable = 1
        32
Time = 90000, PC_new = 00000028, which = 001, seg = 00000011, enable = 1
        36
Time = 100000, PC_new = 0000002c, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0
Time = 0, PC_new = 00000004, which = 000, seg = 00000011, enable = 1
         0
Time = 10000, PC_new = 00000008, which = 000, seg = 00000011, enable = 1
         4
Time = 20000, PC_new = 0000000c, which = 000, seg = 00000011, enable = 1
         8
Time = 30000, PC_new = 00000010, which = 000, seg = 00000011, enable = 1
        12
Time = 40000, PC_new = 00000014, which = 000, seg = 00000011, enable = 1
        16
Time = 50000, PC_new = 00000018, which = 000, seg = 00000011, enable = 1
        20
Time = 60000, PC_new = 0000001c, which = 000, seg = 00000011, enable = 1
        24
Time = 70000, PC_new = 00000020, which = 001, seg = 00000011, enable = 1
        28
Time = 80000, PC_new = 00000024, which = 001, seg = 00000011, enable = 1
        32
Time = 90000, PC_new = 00000028, which = 001, seg = 00000011, enable = 1
        36
Time = 100000, PC_new = 0000002c, which = 001, seg = 00000011, enable = 1
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0
         0
         4
         8
        12
        16
        20
        24
        28
        32
        36
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.328 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/southernMD/vivado/project_10/project_10/R_CPU_TEST.coe' provided. It will be converted relative to IP Instance files '../../../../R_CPU_TEST.coe'
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 ---          x
         0 ---          0
         4 ---          0
         8 ---          0
        12 ---          0
        16 ---          0
        20 ---          0
        24 ---          0
        28 ---          0
        32 ---          0
        36 ---          0
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.703 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.703 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 ---          x
         0 ---          0
         1 ---          0
         2 ---          0
         3 ---          0
         4 ---          0
         5 ---          0
         6 ---          0
         7 ---          0
         8 ---          0
         9 ---          0
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1367.703 ; gain = 0.000
open_project C:/Users/southernMD/vivado/vivado_8/vivado_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project project_10
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.613 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 ---          x --- 7_2 0
         0 ---          0 --- 7_2 0
         1 ---          0 --- 7_2 0
         2 ---          0 --- 7_2 0
         3 ---          0 --- 7_2 0
         4 ---          0 --- 7_2 1
         5 ---          0 --- 7_2 1
         6 ---          0 --- 7_2 1
         7 ---          0 --- 7_2 1
         8 ---          0 --- 7_2 2
         9 ---          0 --- 7_2 2
$finish called at time : 110 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 ---          x --- 7_2 0
         0 ---          0 --- 7_2 0
         1 ---          0 --- 7_2 0
         2 ---          0 --- 7_2 0
         3 ---          0 --- 7_2 0
         4 ---          0 --- 7_2 1
         5 ---          0 --- 7_2 1
         6 ---          0 --- 7_2 1
         7 ---          0 --- 7_2 1
         8 ---          0 --- 7_2 2
         9 ---          0 --- 7_2 2
        10 ---          0 --- 7_2 2
        11 ---          0 --- 7_2 2
        12 ---          0 --- 7_2 3
        13 ---          0 --- 7_2 3
        14 ---          0 --- 7_2 3
        15 ---          0 --- 7_2 3
        16 ---          0 --- 7_2 4
        17 ---          0 --- 7_2 4
        18 ---          0 --- 7_2 4
        19 ---          0 --- 7_2 4
        20 ---          0 --- 7_2 5
        21 ---          0 --- 7_2 5
        22 ---          0 --- 7_2 5
        23 ---          0 --- 7_2 5
        24 ---          0 --- 7_2 6
        25 ---          0 --- 7_2 6
        26 ---          0 --- 7_2 6
        27 ---          0 --- 7_2 6
        28 ---          0 --- 7_2 7
        29 ---          0 --- 7_2 7
        30 ---          0 --- 7_2 7
        31 ---          0 --- 7_2 7
        32 ---          0 --- 7_2 8
        33 ---          0 --- 7_2 8
        34 ---          0 --- 7_2 8
        35 ---          0 --- 7_2 8
        36 ---          0 --- 7_2 9
        37 ---          0 --- 7_2 9
        38 ---          0 --- 7_2 9
        39 ---          0 --- 7_2 9
        40 ---          0 --- 7_210
        41 ---          0 --- 7_210
        42 ---          0 --- 7_210
        43 ---          0 --- 7_210
        44 ---          0 --- 7_211
        45 ---          0 --- 7_211
        46 ---          0 --- 7_211
        47 ---          0 --- 7_211
        48 ---          0 --- 7_212
        49 ---          0 --- 7_212
        50 ---          0 --- 7_212
        51 ---          0 --- 7_212
        52 ---          0 --- 7_213
        53 ---          0 --- 7_213
        54 ---          0 --- 7_213
        55 ---          0 --- 7_213
        56 ---          0 --- 7_214
        57 ---          0 --- 7_214
        58 ---          0 --- 7_214
        59 ---          0 --- 7_214
        60 ---          0 --- 7_215
        61 ---          0 --- 7_215
        62 ---          0 --- 7_215
        63 ---          0 --- 7_215
        64 ---          0 --- 7_216
        65 ---          0 --- 7_216
        66 ---          0 --- 7_216
        67 ---          0 --- 7_216
        68 ---          0 --- 7_217
        69 ---          0 --- 7_217
        70 ---          0 --- 7_217
        71 ---          0 --- 7_217
        72 ---          0 --- 7_218
        73 ---          0 --- 7_218
        74 ---          0 --- 7_218
        75 ---          0 --- 7_218
        76 ---          0 --- 7_219
        77 ---          0 --- 7_219
        78 ---          0 --- 7_219
        79 ---          0 --- 7_219
        80 ---          0 --- 7_220
        81 ---          0 --- 7_220
        82 ---          0 --- 7_220
        83 ---          0 --- 7_220
        84 ---          0 --- 7_221
        85 ---          0 --- 7_221
        86 ---          0 --- 7_221
        87 ---          0 --- 7_221
        88 ---          0 --- 7_222
        89 ---          0 --- 7_222
        90 ---          0 --- 7_222
        91 ---          0 --- 7_222
        92 ---          0 --- 7_223
        93 ---          0 --- 7_223
        94 ---          0 --- 7_223
        95 ---          0 --- 7_223
        96 ---          0 --- 7_224
        97 ---          0 --- 7_224
        98 ---          0 --- 7_224
        99 ---          0 --- 7_224
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.613 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled}] [get_ips InstROM]
generate_target all [get_files  C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstROM'...
catch { config_ip_cache -export [get_ips -all InstROM] }
export_ip_user_files -of_objects [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
reset_run InstROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/InstROM_synth_1

launch_runs -jobs 6 InstROM_synth_1
[Tue Apr 22 16:43:48 2025] Launched InstROM_synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/InstROM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM.xci] -directory C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files -ipstatic_source_dir C:/Users/southernMD/vivado/project_10/project_10/project_10.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/modelsim} {questa=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/questa} {riviera=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/riviera} {activehdl=C:/Users/southernMD/vivado/project_10/project_10/project_10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project vivado_8
current_project project_10
current_project vivado_8
current_project project_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 ---          x --- 7_2 0
         0 ---      16423 --- 7_2 0
         1 ---      16423 --- 7_2 0
         2 ---      16423 --- 7_2 0
         3 ---      16423 --- 7_2 0
         4 ---     528427 --- 7_2 1
         5 ---     528427 --- 7_2 1
         6 ---     528427 --- 7_2 1
         7 ---     528427 --- 7_2 1
         8 ---    4331552 --- 7_2 2
         9 ---    4331552 --- 7_2 2
        10 ---    4331552 --- 7_2 2
        11 ---    4331552 --- 7_2 2
        12 ---    6430752 --- 7_2 3
        13 ---    6430752 --- 7_2 3
        14 ---    6430752 --- 7_2 3
        15 ---    6430752 --- 7_2 3
        16 ---    8595488 --- 7_2 4
        17 ---    8595488 --- 7_2 4
        18 ---    8595488 --- 7_2 4
        19 ---    8595488 --- 7_2 4
        20 ---   10694688 --- 7_2 5
        21 ---   10694688 --- 7_2 5
        22 ---   10694688 --- 7_2 5
        23 ---   10694688 --- 7_2 5
        24 ---    4601860 --- 7_2 6
        25 ---    4601860 --- 7_2 6
        26 ---    4601860 --- 7_2 6
        27 ---    4601860 --- 7_2 6
        28 ---   10897440 --- 7_2 7
        29 ---   10897440 --- 7_2 7
        30 ---   10897440 --- 7_2 7
        31 ---   10897440 --- 7_2 7
        32 ---   19283972 --- 7_2 8
        33 ---   19283972 --- 7_2 8
        34 ---   19283972 --- 7_2 8
        35 ---   19283972 --- 7_2 8
        36 ---   17319974 --- 7_2 9
        37 ---   17319974 --- 7_2 9
        38 ---   17319974 --- 7_2 9
        39 ---   17319974 --- 7_2 9
        40 ---   19419168 --- 7_210
        41 ---   19419168 --- 7_210
        42 ---   19419168 --- 7_210
        43 ---   19419168 --- 7_210
        44 ---   17258530 --- 7_211
        45 ---   17258530 --- 7_211
        46 ---   17258530 --- 7_211
        47 ---   17258530 --- 7_211
        48 ---   15228962 --- 7_212
        49 ---   15228962 --- 7_212
        50 ---   15228962 --- 7_212
        51 ---   15228962 --- 7_212
        52 ---   19687460 --- 7_213
        53 ---   19687460 --- 7_213
        54 ---   19687460 --- 7_213
        55 ---   19687460 --- 7_213
        56 ---   19689509 --- 7_214
        57 ---   19689509 --- 7_214
        58 ---   19689509 --- 7_214
        59 ---   19689509 --- 7_214
        60 ---   13072421 --- 7_215
        61 ---   13072421 --- 7_215
        62 ---   13072421 --- 7_215
        63 ---   13072421 --- 7_215
        64 ---   13074471 --- 7_216
        65 ---   13074471 --- 7_216
        66 ---   13074471 --- 7_216
        67 ---   13074471 --- 7_216
        68 ---   14911520 --- 7_217
        69 ---   14911520 --- 7_217
        70 ---   14911520 --- 7_217
        71 ---   14911520 --- 7_217
        72 ---   36212740 --- 7_218
        73 ---   36212740 --- 7_218
        74 ---   36212740 --- 7_218
        75 ---   36212740 --- 7_218
        76 ---   35887108 --- 7_219
        77 ---   35887108 --- 7_219
        78 ---   35887108 --- 7_219
        79 ---   35887108 --- 7_219
        80 ---   15966212 --- 7_220
        81 ---   15966212 --- 7_220
        82 ---   15966212 --- 7_220
        83 ---   15966212 --- 7_220
        84 ---   42510368 --- 7_221
        85 ---   42510368 --- 7_221
        86 ---   42510368 --- 7_221
        87 ---   42510368 --- 7_221
        88 ---   39170085 --- 7_222
        89 ---   39170085 --- 7_222
        90 ---   39170085 --- 7_222
        91 ---   39170085 --- 7_222
        92 ---   43431969 --- 7_223
        93 ---   43431969 --- 7_223
        94 ---   43431969 --- 7_223
        95 ---   43431969 --- 7_223
        96 ---   43434018 --- 7_224
        97 ---   43434018 --- 7_224
        98 ---   43434018 --- 7_224
        99 ---   43434018 --- 7_224
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.914 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         1 --- 00004027 --- 7_2 0
         2 --- 00004027 --- 7_2 0
         3 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         5 --- 0008102b --- 7_2 1
         6 --- 0008102b --- 7_2 1
         7 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
         9 --- 00421820 --- 7_2 2
        10 --- 00421820 --- 7_2 2
        11 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        13 --- 00622020 --- 7_2 3
        14 --- 00622020 --- 7_2 3
        15 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        17 --- 00832820 --- 7_2 4
        18 --- 00832820 --- 7_2 4
        19 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        21 --- 00a33020 --- 7_2 5
        22 --- 00a33020 --- 7_2 5
        23 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        25 --- 00463804 --- 7_2 6
        26 --- 00463804 --- 7_2 6
        27 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        29 --- 00a64820 --- 7_2 7
        30 --- 00a64820 --- 7_2 7
        31 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        33 --- 01264004 --- 7_2 8
        34 --- 01264004 --- 7_2 8
        35 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        37 --- 01084826 --- 7_2 9
        38 --- 01084826 --- 7_2 9
        39 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        41 --- 01285020 --- 7_210
        42 --- 01285020 --- 7_210
        43 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        45 --- 01075822 --- 7_211
        46 --- 01075822 --- 7_211
        47 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        49 --- 00e86022 --- 7_212
        50 --- 00e86022 --- 7_212
        51 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        53 --- 012c6824 --- 7_213
        54 --- 012c6824 --- 7_213
        55 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        57 --- 012c7025 --- 7_214
        58 --- 012c7025 --- 7_214
        59 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        61 --- 00c77825 --- 7_215
        62 --- 00c77825 --- 7_215
        63 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        65 --- 00c78027 --- 7_216
        66 --- 00c78027 --- 7_216
        67 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        69 --- 00e38820 --- 7_217
        70 --- 00e38820 --- 7_217
        71 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        73 --- 02289004 --- 7_218
        74 --- 02289004 --- 7_218
        75 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        77 --- 02239804 --- 7_219
        78 --- 02239804 --- 7_219
        79 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        81 --- 00f3a004 --- 7_220
        82 --- 00f3a004 --- 7_220
        83 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        85 --- 0288a820 --- 7_221
        86 --- 0288a820 --- 7_221
        87 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        89 --- 0255b025 --- 7_222
        90 --- 0255b025 --- 7_222
        91 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        93 --- 0296b821 --- 7_223
        94 --- 0296b821 --- 7_223
        95 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
        97 --- 0296c022 --- 7_224
        98 --- 0296c022 --- 7_224
        99 --- 0296c022 --- 7_224
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1509.914 ; gain = 0.000
current_project vivado_8
current_project project_10
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 16:51:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 16:51:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         1 --- 00004027 --- 7_2 0
         2 --- 00004027 --- 7_2 0
         3 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         5 --- 0008102b --- 7_2 1
         6 --- 0008102b --- 7_2 1
         7 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
         9 --- 00421820 --- 7_2 2
        10 --- 00421820 --- 7_2 2
        11 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        13 --- 00622020 --- 7_2 3
        14 --- 00622020 --- 7_2 3
        15 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        17 --- 00832820 --- 7_2 4
        18 --- 00832820 --- 7_2 4
        19 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        21 --- 00a33020 --- 7_2 5
        22 --- 00a33020 --- 7_2 5
        23 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        25 --- 00463804 --- 7_2 6
        26 --- 00463804 --- 7_2 6
        27 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        29 --- 00a64820 --- 7_2 7
        30 --- 00a64820 --- 7_2 7
        31 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        33 --- 01264004 --- 7_2 8
        34 --- 01264004 --- 7_2 8
        35 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        37 --- 01084826 --- 7_2 9
        38 --- 01084826 --- 7_2 9
        39 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        41 --- 01285020 --- 7_210
        42 --- 01285020 --- 7_210
        43 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        45 --- 01075822 --- 7_211
        46 --- 01075822 --- 7_211
        47 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        49 --- 00e86022 --- 7_212
        50 --- 00e86022 --- 7_212
        51 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        53 --- 012c6824 --- 7_213
        54 --- 012c6824 --- 7_213
        55 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        57 --- 012c7025 --- 7_214
        58 --- 012c7025 --- 7_214
        59 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        61 --- 00c77825 --- 7_215
        62 --- 00c77825 --- 7_215
        63 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        65 --- 00c78027 --- 7_216
        66 --- 00c78027 --- 7_216
        67 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        69 --- 00e38820 --- 7_217
        70 --- 00e38820 --- 7_217
        71 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        73 --- 02289004 --- 7_218
        74 --- 02289004 --- 7_218
        75 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        77 --- 02239804 --- 7_219
        78 --- 02239804 --- 7_219
        79 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        81 --- 00f3a004 --- 7_220
        82 --- 00f3a004 --- 7_220
        83 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        85 --- 0288a820 --- 7_221
        86 --- 0288a820 --- 7_221
        87 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        89 --- 0255b025 --- 7_222
        90 --- 0255b025 --- 7_222
        91 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        93 --- 0296b821 --- 7_223
        94 --- 0296b821 --- 7_223
        95 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
        97 --- 0296c022 --- 7_224
        98 --- 0296c022 --- 7_224
        99 --- 0296c022 --- 7_224
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         1 --- 00004027 --- 7_2 0
         2 --- 00004027 --- 7_2 0
         3 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         5 --- 0008102b --- 7_2 1
         6 --- 0008102b --- 7_2 1
         7 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
         9 --- 00421820 --- 7_2 2
        10 --- 00421820 --- 7_2 2
        11 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        13 --- 00622020 --- 7_2 3
        14 --- 00622020 --- 7_2 3
        15 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        17 --- 00832820 --- 7_2 4
        18 --- 00832820 --- 7_2 4
        19 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        21 --- 00a33020 --- 7_2 5
        22 --- 00a33020 --- 7_2 5
        23 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        25 --- 00463804 --- 7_2 6
        26 --- 00463804 --- 7_2 6
        27 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        29 --- 00a64820 --- 7_2 7
        30 --- 00a64820 --- 7_2 7
        31 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        33 --- 01264004 --- 7_2 8
        34 --- 01264004 --- 7_2 8
        35 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        37 --- 01084826 --- 7_2 9
        38 --- 01084826 --- 7_2 9
        39 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        41 --- 01285020 --- 7_210
        42 --- 01285020 --- 7_210
        43 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        45 --- 01075822 --- 7_211
        46 --- 01075822 --- 7_211
        47 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        49 --- 00e86022 --- 7_212
        50 --- 00e86022 --- 7_212
        51 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        53 --- 012c6824 --- 7_213
        54 --- 012c6824 --- 7_213
        55 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        57 --- 012c7025 --- 7_214
        58 --- 012c7025 --- 7_214
        59 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        61 --- 00c77825 --- 7_215
        62 --- 00c77825 --- 7_215
        63 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        65 --- 00c78027 --- 7_216
        66 --- 00c78027 --- 7_216
        67 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        69 --- 00e38820 --- 7_217
        70 --- 00e38820 --- 7_217
        71 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        73 --- 02289004 --- 7_218
        74 --- 02289004 --- 7_218
        75 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        77 --- 02239804 --- 7_219
        78 --- 02239804 --- 7_219
        79 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        81 --- 00f3a004 --- 7_220
        82 --- 00f3a004 --- 7_220
        83 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        85 --- 0288a820 --- 7_221
        86 --- 0288a820 --- 7_221
        87 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        89 --- 0255b025 --- 7_222
        90 --- 0255b025 --- 7_222
        91 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        93 --- 0296b821 --- 7_223
        94 --- 0296b821 --- 7_223
        95 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
        97 --- 0296c022 --- 7_224
        98 --- 0296c022 --- 7_224
        99 --- 0296c022 --- 7_224
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/output_val.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/RAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         1 --- 00004027 --- 7_2 0
         2 --- 00004027 --- 7_2 0
         3 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         5 --- 0008102b --- 7_2 1
         6 --- 0008102b --- 7_2 1
         7 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
         9 --- 00421820 --- 7_2 2
        10 --- 00421820 --- 7_2 2
        11 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        13 --- 00622020 --- 7_2 3
        14 --- 00622020 --- 7_2 3
        15 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        17 --- 00832820 --- 7_2 4
        18 --- 00832820 --- 7_2 4
        19 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        21 --- 00a33020 --- 7_2 5
        22 --- 00a33020 --- 7_2 5
        23 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        25 --- 00463804 --- 7_2 6
        26 --- 00463804 --- 7_2 6
        27 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        29 --- 00a64820 --- 7_2 7
        30 --- 00a64820 --- 7_2 7
        31 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        33 --- 01264004 --- 7_2 8
        34 --- 01264004 --- 7_2 8
        35 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        37 --- 01084826 --- 7_2 9
        38 --- 01084826 --- 7_2 9
        39 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        41 --- 01285020 --- 7_210
        42 --- 01285020 --- 7_210
        43 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        45 --- 01075822 --- 7_211
        46 --- 01075822 --- 7_211
        47 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        49 --- 00e86022 --- 7_212
        50 --- 00e86022 --- 7_212
        51 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        53 --- 012c6824 --- 7_213
        54 --- 012c6824 --- 7_213
        55 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        57 --- 012c7025 --- 7_214
        58 --- 012c7025 --- 7_214
        59 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        61 --- 00c77825 --- 7_215
        62 --- 00c77825 --- 7_215
        63 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        65 --- 00c78027 --- 7_216
        66 --- 00c78027 --- 7_216
        67 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        69 --- 00e38820 --- 7_217
        70 --- 00e38820 --- 7_217
        71 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        73 --- 02289004 --- 7_218
        74 --- 02289004 --- 7_218
        75 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        77 --- 02239804 --- 7_219
        78 --- 02239804 --- 7_219
        79 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        81 --- 00f3a004 --- 7_220
        82 --- 00f3a004 --- 7_220
        83 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        85 --- 0288a820 --- 7_221
        86 --- 0288a820 --- 7_221
        87 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        89 --- 0255b025 --- 7_222
        90 --- 0255b025 --- 7_222
        91 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        93 --- 0296b821 --- 7_223
        94 --- 0296b821 --- 7_223
        95 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
        97 --- 0296c022 --- 7_224
        98 --- 0296c022 --- 7_224
        99 --- 0296c022 --- 7_224
       100 --- 02d4c822 --- 7_225
         0 --- 00004027 --- 7_2 0
         1 --- 00004027 --- 7_2 0
         2 --- 00004027 --- 7_2 0
         3 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         5 --- 0008102b --- 7_2 1
         6 --- 0008102b --- 7_2 1
         7 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
         9 --- 00421820 --- 7_2 2
$finish called at time : 1120 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.355 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
       100 --- 02d4c822 --- 7_225
       104 --- 0248d026 --- 7_226
       108 --- 02d4d82b --- 7_227
       112 --- 0354e02b --- 7_228
       116 --- 02c2e820 --- 7_229
       120 --- 0282f023 --- 7_230
       124 --- 017af820 --- 7_231
       128 --- 00000000 --- 7_232
       132 --- 00000000 --- 7_233
       136 --- 00000000 --- 7_234
       140 --- 00000000 --- 7_235
       144 --- 00000000 --- 7_236
       148 --- 00000000 --- 7_237
       152 --- 00000000 --- 7_238
       156 --- 00000000 --- 7_239
       160 --- 00000000 --- 7_240
       164 --- 00000000 --- 7_241
       168 --- 00000000 --- 7_242
       172 --- 00000000 --- 7_243
       176 --- 00000000 --- 7_244
       180 --- 00000000 --- 7_245
       184 --- 00000000 --- 7_246
       188 --- 00000000 --- 7_247
       192 --- 00000000 --- 7_248
       196 --- 00000000 --- 7_249
       200 --- 00000000 --- 7_250
       204 --- 00000000 --- 7_251
       208 --- 00000000 --- 7_252
       212 --- 00000000 --- 7_253
       216 --- 00000000 --- 7_254
       220 --- 00000000 --- 7_255
       224 --- 00000000 --- 7_256
       228 --- 00000000 --- 7_257
       232 --- 00000000 --- 7_258
       236 --- 00000000 --- 7_259
       240 --- 00000000 --- 7_260
       244 --- 00000000 --- 7_261
       248 --- 00000000 --- 7_262
       252 --- 00000000 --- 7_263
       256 --- 00004027 --- 7_2 0
       260 --- 0008102b --- 7_2 1
       264 --- 00421820 --- 7_2 2
       268 --- 00622020 --- 7_2 3
       272 --- 00832820 --- 7_2 4
       276 --- 00a33020 --- 7_2 5
       280 --- 00463804 --- 7_2 6
       284 --- 00a64820 --- 7_2 7
       288 --- 01264004 --- 7_2 8
       292 --- 01084826 --- 7_2 9
       296 --- 01285020 --- 7_210
       300 --- 01075822 --- 7_211
       304 --- 00e86022 --- 7_212
       308 --- 012c6824 --- 7_213
       312 --- 012c7025 --- 7_214
       316 --- 00c77825 --- 7_215
       320 --- 00c78027 --- 7_216
       324 --- 00e38820 --- 7_217
       328 --- 02289004 --- 7_218
       332 --- 02239804 --- 7_219
       336 --- 00f3a004 --- 7_220
       340 --- 0288a820 --- 7_221
       344 --- 0255b025 --- 7_222
       348 --- 0296b821 --- 7_223
       352 --- 0296c022 --- 7_224
       356 --- 02d4c822 --- 7_225
       360 --- 0248d026 --- 7_226
       364 --- 02d4d82b --- 7_227
       368 --- 0354e02b --- 7_228
       372 --- 02c2e820 --- 7_229
       376 --- 0282f023 --- 7_230
       380 --- 017af820 --- 7_231
       384 --- 00000000 --- 7_232
       388 --- 00000000 --- 7_233
       392 --- 00000000 --- 7_234
       396 --- 00000000 --- 7_235
       400 --- 00000000 --- 7_236
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
$finish called at time : 1120 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 15 for port 'count' [C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
       100 --- 02d4c822 --- 7_225
       104 --- 0248d026 --- 7_226
       108 --- 02d4d82b --- 7_227
       112 --- 0354e02b --- 7_228
       116 --- 02c2e820 --- 7_229
       120 --- 0282f023 --- 7_230
       124 --- 017af820 --- 7_231
       128 --- 00000000 --- 7_232
       132 --- 00000000 --- 7_233
       136 --- 00000000 --- 7_234
       140 --- 00000000 --- 7_235
       144 --- 00000000 --- 7_236
       148 --- 00000000 --- 7_237
       152 --- 00000000 --- 7_238
       156 --- 00000000 --- 7_239
       160 --- 00000000 --- 7_240
       164 --- 00000000 --- 7_241
       168 --- 00000000 --- 7_242
       172 --- 00000000 --- 7_243
       176 --- 00000000 --- 7_244
       180 --- 00000000 --- 7_245
       184 --- 00000000 --- 7_246
       188 --- 00000000 --- 7_247
       192 --- 00000000 --- 7_248
       196 --- 00000000 --- 7_249
       200 --- 00000000 --- 7_250
       204 --- 00000000 --- 7_251
       208 --- 00000000 --- 7_252
       212 --- 00000000 --- 7_253
       216 --- 00000000 --- 7_254
       220 --- 00000000 --- 7_255
       224 --- 00000000 --- 7_256
       228 --- 00000000 --- 7_257
       232 --- 00000000 --- 7_258
       236 --- 00000000 --- 7_259
       240 --- 00000000 --- 7_260
       244 --- 00000000 --- 7_261
       248 --- 00000000 --- 7_262
       252 --- 00000000 --- 7_263
       256 --- 00004027 --- 7_2 0
       260 --- 0008102b --- 7_2 1
       264 --- 00421820 --- 7_2 2
       268 --- 00622020 --- 7_2 3
       272 --- 00832820 --- 7_2 4
       276 --- 00a33020 --- 7_2 5
       280 --- 00463804 --- 7_2 6
       284 --- 00a64820 --- 7_2 7
       288 --- 01264004 --- 7_2 8
       292 --- 01084826 --- 7_2 9
       296 --- 01285020 --- 7_210
       300 --- 01075822 --- 7_211
       304 --- 00e86022 --- 7_212
       308 --- 012c6824 --- 7_213
       312 --- 012c7025 --- 7_214
       316 --- 00c77825 --- 7_215
       320 --- 00c78027 --- 7_216
       324 --- 00e38820 --- 7_217
       328 --- 02289004 --- 7_218
       332 --- 02239804 --- 7_219
       336 --- 00f3a004 --- 7_220
       340 --- 0288a820 --- 7_221
       344 --- 0255b025 --- 7_222
       348 --- 0296b821 --- 7_223
       352 --- 0296c022 --- 7_224
       356 --- 02d4c822 --- 7_225
       360 --- 0248d026 --- 7_226
       364 --- 02d4d82b --- 7_227
       368 --- 0354e02b --- 7_228
       372 --- 02c2e820 --- 7_229
       376 --- 0282f023 --- 7_230
       380 --- 017af820 --- 7_231
       384 --- 00000000 --- 7_232
       388 --- 00000000 --- 7_233
       392 --- 00000000 --- 7_234
       396 --- 00000000 --- 7_235
       400 --- 00000000 --- 7_236
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
$finish called at time : 1120 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Fetch_Inst_Code_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim/R_CPU_TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fetch_Inst_Code_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Inst_Code_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/project_10/project_10/project_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fetch_Inst_Code_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Inst_Code_tb} -tclbatch {Fetch_Inst_Code_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Fetch_Inst_Code_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Fetch_Inst_Code_tb.u0.PC_ins.InstROM_ins.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
         0 --- xxxxxxxx --- 7_2 0
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
        40 --- 01285020 --- 7_210
        44 --- 01075822 --- 7_211
        48 --- 00e86022 --- 7_212
        52 --- 012c6824 --- 7_213
        56 --- 012c7025 --- 7_214
        60 --- 00c77825 --- 7_215
        64 --- 00c78027 --- 7_216
        68 --- 00e38820 --- 7_217
        72 --- 02289004 --- 7_218
        76 --- 02239804 --- 7_219
        80 --- 00f3a004 --- 7_220
        84 --- 0288a820 --- 7_221
        88 --- 0255b025 --- 7_222
        92 --- 0296b821 --- 7_223
        96 --- 0296c022 --- 7_224
       100 --- 02d4c822 --- 7_225
       104 --- 0248d026 --- 7_226
       108 --- 02d4d82b --- 7_227
       112 --- 0354e02b --- 7_228
       116 --- 02c2e820 --- 7_229
       120 --- 0282f023 --- 7_230
       124 --- 017af820 --- 7_231
       128 --- 00000000 --- 7_232
       132 --- 00000000 --- 7_233
       136 --- 00000000 --- 7_234
       140 --- 00000000 --- 7_235
       144 --- 00000000 --- 7_236
       148 --- 00000000 --- 7_237
       152 --- 00000000 --- 7_238
       156 --- 00000000 --- 7_239
       160 --- 00000000 --- 7_240
       164 --- 00000000 --- 7_241
       168 --- 00000000 --- 7_242
       172 --- 00000000 --- 7_243
       176 --- 00000000 --- 7_244
       180 --- 00000000 --- 7_245
       184 --- 00000000 --- 7_246
       188 --- 00000000 --- 7_247
       192 --- 00000000 --- 7_248
       196 --- 00000000 --- 7_249
       200 --- 00000000 --- 7_250
       204 --- 00000000 --- 7_251
       208 --- 00000000 --- 7_252
       212 --- 00000000 --- 7_253
       216 --- 00000000 --- 7_254
       220 --- 00000000 --- 7_255
       224 --- 00000000 --- 7_256
       228 --- 00000000 --- 7_257
       232 --- 00000000 --- 7_258
       236 --- 00000000 --- 7_259
       240 --- 00000000 --- 7_260
       244 --- 00000000 --- 7_261
       248 --- 00000000 --- 7_262
       252 --- 00000000 --- 7_263
       256 --- 00004027 --- 7_2 0
       260 --- 0008102b --- 7_2 1
       264 --- 00421820 --- 7_2 2
       268 --- 00622020 --- 7_2 3
       272 --- 00832820 --- 7_2 4
       276 --- 00a33020 --- 7_2 5
       280 --- 00463804 --- 7_2 6
       284 --- 00a64820 --- 7_2 7
       288 --- 01264004 --- 7_2 8
       292 --- 01084826 --- 7_2 9
       296 --- 01285020 --- 7_210
       300 --- 01075822 --- 7_211
       304 --- 00e86022 --- 7_212
       308 --- 012c6824 --- 7_213
       312 --- 012c7025 --- 7_214
       316 --- 00c77825 --- 7_215
       320 --- 00c78027 --- 7_216
       324 --- 00e38820 --- 7_217
       328 --- 02289004 --- 7_218
       332 --- 02239804 --- 7_219
       336 --- 00f3a004 --- 7_220
       340 --- 0288a820 --- 7_221
       344 --- 0255b025 --- 7_222
       348 --- 0296b821 --- 7_223
       352 --- 0296c022 --- 7_224
       356 --- 02d4c822 --- 7_225
       360 --- 0248d026 --- 7_226
       364 --- 02d4d82b --- 7_227
       368 --- 0354e02b --- 7_228
       372 --- 02c2e820 --- 7_229
       376 --- 0282f023 --- 7_230
       380 --- 017af820 --- 7_231
       384 --- 00000000 --- 7_232
       388 --- 00000000 --- 7_233
       392 --- 00000000 --- 7_234
       396 --- 00000000 --- 7_235
       400 --- 00000000 --- 7_236
         0 --- 00004027 --- 7_2 0
         4 --- 0008102b --- 7_2 1
         8 --- 00421820 --- 7_2 2
        12 --- 00622020 --- 7_2 3
        16 --- 00832820 --- 7_2 4
        20 --- 00a33020 --- 7_2 5
        24 --- 00463804 --- 7_2 6
        28 --- 00a64820 --- 7_2 7
        32 --- 01264004 --- 7_2 8
        36 --- 01084826 --- 7_2 9
$finish called at time : 1120 ns : File "C:/Users/southernMD/vivado/project_10/project_10/project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fetch_Inst_Code_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.355 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:02:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:02:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:04:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:04:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
current_project vivado_8
close_project
open_project C:/Users/southernMD/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/southernMD/vivado/vivado_1/vivado_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project project_10
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:09:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:09:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:13:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:13:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:18:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:18:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3181.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3181.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3181.863 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:23:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/synth_1/runme.log
[Tue Apr 22 17:23:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/project_10/project_10/project_10.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project
open_project C:/Users/southernMD/vivado/vivado_5/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/ArrayDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/IP_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sim_1/new/Divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
"xvhdl --incr --relax -prj Divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2246a5546cf4110b3b5b9ded0edef6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'array_R' [C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Divider.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling module xil_defaultlib.Input
Compiling module xil_defaultlib.ArrayDivider
Compiling module xil_defaultlib.Display
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_1_arch of entity xil_defaultlib.div_gen_1 [div_gen_1_default]
Compiling module xil_defaultlib.IP_Divider
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Divider_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim/xsim.dir/Divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 22 17:25:58 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3181.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Divider_tb_behav -key {Behavioral:sim_1:Functional:Divider_tb} -tclbatch {Divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

=== ip===
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3181.863 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:27:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:27:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
open_project C:/Users/southernMD/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/southernMD/vivado/vivado_1/vivado_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project project_5
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:35:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:35:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:45:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:45:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:48:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:48:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:51:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:52:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:52:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project
open_project C:/Users/southernMD/vivado/vivado_5/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 17:57:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 17:57:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/ArrayDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/IP_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sim_1/new/Divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
"xvhdl --incr --relax -prj Divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2246a5546cf4110b3b5b9ded0edef6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'array_R' [C:/Users/southernMD/vivado/vivado_5/project_5/project_5.srcs/sources_1/new/Divider.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling module xil_defaultlib.Input
Compiling module xil_defaultlib.ArrayDivider
Compiling module xil_defaultlib.Display
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_1_arch of entity xil_defaultlib.div_gen_1 [div_gen_1_default]
Compiling module xil_defaultlib.IP_Divider
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Divider_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3812.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/southernMD/vivado/vivado_5/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Divider_tb_behav -key {Behavioral:sim_1:Functional:Divider_tb} -tclbatch {Divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

=== ip===
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=xxxxxxxxxxxxxxxx, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R_TRUE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, R=xxxxxxxxxxxxxxxx,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
A=00000000000000000000000000011000, B=0000000000011111, Q=00000000000000000000000000000000, R=0000000000011000,Q_TRUE=00000000000000000000000000000000, R_TRUE=00000000000000000000000000011000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3812.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 18:05:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 18:05:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 3812.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 3812.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3812.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRLC32E => SRL16E: 3 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 22 18:10:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/synth_1/runme.log
[Tue Apr 22 18:10:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/southernMD/vivado/vivado_5/project_5/project_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 18:15:55 2025...
