verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_lmb_bram_0/sim/base_soc_lmb_bram_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_clk_wiz_1_0/base_soc_clk_wiz_1_0_clk_wiz.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_clk_wiz_1_0/base_soc_clk_wiz_1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog generic_baseblocks_v2_1_0 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog axi_infrastructure_v1_1_0 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog axi_register_slice_v2_1_11 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_3 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/564d/simulation/fifo_generator_vlog_beh.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_3 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog axi_data_fifo_v2_1_10 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog axi_crossbar_v2_1_12 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_xbar_0/sim/base_soc_xbar_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/base_soc_mig_7series_0_0_mig_sim.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_mig_7series_0_0/base_soc_mig_7series_0_0/user_design/rtl/base_soc_mig_7series_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_xbar_2/sim/base_soc_xbar_2.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_xbar_3/sim/base_soc_xbar_3.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/hdl/base_soc.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7102/src/pmod_concat.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_pmod_bridge_0_1/sim/base_soc_pmod_bridge_0_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_pmod_bridge_1_0/sim/base_soc_pmod_bridge_1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_pmod_bridge_2_0/sim/base_soc_pmod_bridge_2_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ipshared/2e37/xlconcat.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_xlconcat_0_0/sim/base_soc_xlconcat_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/c636/hdl/pulseLength.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/c636/hdl/PWM_Analyzer_v1_0_S00_AXI.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/c636/hdl/PWM_Analyzer_v1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_PWM_Analyzer_0_0/sim/Pmod_Dual_MAXSONAR_PWM_Analyzer_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_PWM_Analyzer_1_0/sim/Pmod_Dual_MAXSONAR_PWM_Analyzer_1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_xbar_0/sim/Pmod_Dual_MAXSONAR_xbar_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/c49f/xlslice.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_xlslice_0_0/sim/Pmod_Dual_MAXSONAR_xlslice_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_xlslice_0_1/sim/Pmod_Dual_MAXSONAR_xlslice_0_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/e147/xlconstant.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_xlconstant_0_0/sim/Pmod_Dual_MAXSONAR_xlconstant_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_xlconstant_1_0/sim/Pmod_Dual_MAXSONAR_xlconstant_1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog axi_protocol_converter_v2_1_11 "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/src/Pmod_Dual_MAXSONAR_auto_pc_1/sim/Pmod_Dual_MAXSONAR_auto_pc_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ipshared/5e35/src/Pmod_Dual_MAXSONAR.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/sim/base_soc_Pmod_Dual_MAXSONAR_0_2.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/af01/hdl/posCounter.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/af01/hdl/posManager.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/af01/hdl/MotorFeedback_v1_0_S00_AXI.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/af01/hdl/MotorFeedback_v1_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_MotorFeedback_0_0/sim/Pmod_DHB1_MotorFeedback_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/61d4/hdl/PWM_AXI.sv" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/61d4/hdl/PWM_v2_0.sv" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_PWM_0_0/sim/Pmod_DHB1_PWM_0_0.sv" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_0/sim/Pmod_DHB1_xlslice_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_1/sim/Pmod_DHB1_xlslice_0_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_2/sim/Pmod_DHB1_xlslice_0_2.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_3/sim/Pmod_DHB1_xlslice_0_3.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlconcat_0_0/sim/Pmod_DHB1_xlconcat_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlconcat_0_1/sim/Pmod_DHB1_xlconcat_0_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_4/sim/Pmod_DHB1_xlslice_0_4.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlslice_0_5/sim/Pmod_DHB1_xlslice_0_5.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xlconstant_0_0/sim/Pmod_DHB1_xlconstant_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_xbar_0/sim/Pmod_DHB1_xbar_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_auto_pc_0/sim/Pmod_DHB1_auto_pc_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/src/Pmod_DHB1_auto_pc_1/sim/Pmod_DHB1_auto_pc_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ipshared/4519/src/Pmod_DHB1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/sim/base_soc_Pmod_DHB1_0_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_ds_0/sim/base_soc_auto_ds_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_pc_0/sim/base_soc_auto_pc_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_us_0/sim/base_soc_auto_us_0.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_ds_1/sim/base_soc_auto_ds_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_ds_2/sim/base_soc_auto_ds_2.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_pc_1/sim/base_soc_auto_pc_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_pc_2/sim/base_soc_auto_pc_2.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_ds_3/sim/base_soc_auto_ds_3.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/base_soc/ip/base_soc_auto_us_1/sim/base_soc_auto_us_1.v" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/100a" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_Dual_MAXSONAR_0_2/ipshared/7e3a/hdl" --include "../../../../embedded_systems_lab.srcs/sources_1/bd/base_soc/ip/base_soc_Pmod_DHB1_0_0/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
