// Seed: 3904511611
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  tri id_3;
  reg id_4;
  assign id_3 = 1;
  always @(posedge id_1 or posedge id_0) id_4 <= 1;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2
);
  assign id_0 = 1 - id_1;
  uwire id_4 = 1;
  wire  id_5;
  module_0(
      id_4, id_4
  );
  assign id_2 = id_4;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
