$date
	Fri Nov 10 22:09:26 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! wd $end
$var wire 1 " signal $end
$var wire 1 # less $end
$var wire 1 $ greater $end
$var wire 1 % equal $end
$var wire 4 & dout1 [3:0] $end
$var wire 4 ' dout [3:0] $end
$var reg 4 ( amt [3:0] $end
$var reg 4 ) bal [3:0] $end
$var reg 1 * clk $end
$var reg 4 + pin [3:0] $end
$var reg 4 , prefed [3:0] $end
$var reg 2 - sel [1:0] $end
$scope module uut $end
$var wire 4 . amt [3:0] $end
$var wire 4 / bal [3:0] $end
$var wire 1 * clk $end
$var wire 4 0 pin [3:0] $end
$var wire 4 1 prefed [3:0] $end
$var wire 2 2 sel [1:0] $end
$var reg 4 3 dout [3:0] $end
$var reg 4 4 dout1 [3:0] $end
$var reg 1 % equal $end
$var reg 1 $ greater $end
$var reg 1 # less $end
$var reg 1 " signal $end
$var reg 1 ! wd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
b0 2
b110 1
bx 0
b0 /
b0 .
b0 -
b110 ,
bx +
0*
b0 )
b0 (
bx '
bx &
x%
x$
x#
x"
x!
$end
#1000
1*
#2000
0*
b110 +
b110 0
#3000
b0 &
b0 4
1*
#4000
0*
b11 +
b11 0
#5000
1"
b1 '
b1 3
1*
#6000
0*
b110 +
b110 0
#7000
1*
#8000
0*
b11 +
b11 0
#9000
1*
#10000
0*
b110 +
b110 0
#11000
1*
#12000
0*
#13000
1*
#14000
0*
b11 +
b11 0
#15000
1*
#16000
0*
b110 +
b110 0
#17000
1*
#18000
0*
#19000
1*
#20000
0*
b1 (
b1 .
#21000
b1 &
b1 4
1*
#22000
0*
b10 (
b10 .
#23000
b10 &
b10 4
1*
#24000
0*
b11 (
b11 .
#25000
b11 &
b11 4
1*
#26000
0*
b1 (
b1 .
#27000
b1 &
b1 4
1*
#28000
0*
#29000
1*
#30000
0*
b11 (
b11 .
#31000
b11 &
b11 4
1*
#32000
0*
b1 (
b1 .
#33000
b1 &
b1 4
1*
#34000
0*
#35000
1*
#36000
0*
#37000
1*
#38000
0*
#39000
1*
#40000
0*
#41000
1*
#42000
0*
b1 -
b1 2
#43000
0!
1*
#44000
0*
b0 -
b0 2
#45000
1*
#46000
0*
b1 -
b1 2
#47000
1*
#48000
0*
b0 -
b0 2
#49000
1*
#50000
0*
b1 -
b1 2
#51000
1*
#52000
0*
b0 -
b0 2
#53000
1*
#54000
0*
#55000
1*
#56000
0*
#57000
1*
#58000
0*
#59000
1*
#60000
0*
b1 )
b1 /
#61000
b10 &
b10 4
1*
#62000
0*
b11 )
b11 /
#63000
b100 &
b100 4
1*
#64000
0*
b110 )
b110 /
#65000
b111 &
b111 4
1*
#66000
0*
b111 )
b111 /
#67000
b1000 &
b1000 4
1*
#68000
0*
b1000 )
b1000 /
#69000
b1001 &
b1001 4
1*
#70000
0*
b1011 )
b1011 /
#71000
b1100 &
b1100 4
1*
#72000
0*
b1100 )
b1100 /
#73000
b1101 &
b1101 4
1*
#74000
0*
b1101 )
b1101 /
#75000
b1110 &
b1110 4
1*
#76000
0*
#77000
1*
#78000
0*
#79000
1*
#80000
0*
#81000
1*
#82000
0*
#83000
1*
#84000
0*
#85000
1*
#86000
0*
#87000
1*
#88000
0*
#89000
1*
#90000
0*
#91000
1*
#92000
0*
#93000
1*
#94000
0*
#95000
1*
#96000
0*
#97000
1*
#98000
0*
#99000
1*
#100000
0*
