// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/05/2025 19:07:02"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	EscreveREG,
	CLOCK,
	jal,
	at,
	INSTRUCAO,
	IROUTPUT,
	PC,
	ra,
	s0,
	s1,
	t0,
	t1,
	ULAB,
	ULAOPCODE,
	ULAR,
	zero);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	EscreveREG;
input 	CLOCK;
output 	jal;
output 	[31:0] at;
output 	[31:0] INSTRUCAO;
output 	[31:0] IROUTPUT;
output 	[31:0] PC;
output 	[31:0] ra;
output 	[31:0] s0;
output 	[31:0] s1;
output 	[31:0] t0;
output 	[31:0] t1;
output 	[31:0] ULAB;
output 	[3:0] ULAOPCODE;
output 	[31:0] ULAR;
output 	[31:0] zero;

// Design Ports Information
// EscreveREG	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jal	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[31]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[30]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[28]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[27]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[26]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[25]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[24]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[23]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[22]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[21]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[20]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[19]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[17]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[16]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[13]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[12]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[11]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[10]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[9]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[8]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[7]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[6]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[4]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[2]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// at[0]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[31]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[30]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[29]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[28]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[27]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[26]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[25]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[24]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[23]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[22]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[21]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[20]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[19]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[18]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[17]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[16]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[15]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[14]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[13]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[12]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[11]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[10]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[9]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[7]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[6]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[5]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[4]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[3]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[2]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[1]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[31]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[30]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[29]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[28]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[27]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[26]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[25]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[24]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[23]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[22]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[21]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[20]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[19]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[18]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[17]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[16]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[15]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[14]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[13]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[12]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[11]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[10]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[8]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[7]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[6]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[4]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[3]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[2]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[0]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[31]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[30]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[29]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[28]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[27]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[26]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[25]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[24]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[23]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[22]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[21]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[20]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[19]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[18]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[17]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[16]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[15]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[14]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[12]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[11]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[10]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[9]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[6]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[4]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[1]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ra[0]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[31]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[30]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[29]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[28]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[27]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[26]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[25]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[24]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[23]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[22]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[21]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[20]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[19]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[18]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[17]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[16]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[15]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[14]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[13]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[12]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[11]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[10]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[8]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[7]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[6]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[5]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[4]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[3]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[1]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s0[0]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[31]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[30]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[29]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[28]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[27]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[26]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[25]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[24]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[23]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[22]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[21]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[20]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[19]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[18]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[17]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[16]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[15]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[14]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[13]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[12]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[11]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[10]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[7]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[6]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[5]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[2]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[0]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[31]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[30]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[29]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[27]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[26]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[25]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[24]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[23]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[22]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[21]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[20]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[19]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[18]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[17]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[16]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[15]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[14]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[13]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[12]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[11]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[10]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[9]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[8]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[7]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[6]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[5]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[4]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[3]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[2]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[1]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t0[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[31]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[30]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[29]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[28]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[27]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[26]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[25]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[24]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[23]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[22]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[21]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[20]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[19]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[18]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[17]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[16]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[15]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[14]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[13]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[12]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[11]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[10]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[9]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[7]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[6]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[5]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[3]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[2]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[1]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t1[0]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[31]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[30]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[29]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[28]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[27]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[26]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[24]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[23]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[22]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[21]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[20]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[19]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[18]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[17]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[16]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[15]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[14]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[13]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[12]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[11]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[10]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[9]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[8]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[7]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[2]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[1]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[0]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[3]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[0]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[31]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[30]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[29]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[28]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[27]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[26]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[25]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[24]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[23]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[22]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[21]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[20]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[19]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[18]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[17]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[16]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[15]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[14]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[13]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[12]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[11]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[10]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[9]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[8]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[7]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[4]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[0]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[31]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[30]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[29]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[28]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[27]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[26]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[25]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[24]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[23]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[22]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[21]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[20]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[19]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[18]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[17]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[16]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[15]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[14]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[13]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[12]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[11]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[10]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[9]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[8]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[7]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[6]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[5]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[4]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[3]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[2]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero[0]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OACLE2_v_fast.sdo");
// synopsys translate_on

wire \inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst6|Add0~0_combout ;
wire \inst6|Add0~4_combout ;
wire \inst6|Add0~10_combout ;
wire \inst6|Add0~16_combout ;
wire \inst6|Add0~20_combout ;
wire \inst6|Add0~32_combout ;
wire \inst6|Add0~34_combout ;
wire \inst6|Add0~38_combout ;
wire \inst6|Add0~42_combout ;
wire \inst6|Add0~50_combout ;
wire \inst6|Add0~54_combout ;
wire \inst6|Add0~56_combout ;
wire \inst6|Add0~58_combout ;
wire \inst6|Add0~61 ;
wire \inst6|Add0~62_combout ;
wire \inst6|Add1~0_combout ;
wire \inst6|Add1~10_combout ;
wire \inst6|Add1~24_combout ;
wire \inst6|Add1~42_combout ;
wire \inst6|Add1~56_combout ;
wire \inst6|Add1~58_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst11|inst2|Add0~2_combout ;
wire \inst11|inst2|Add0~6_combout ;
wire \inst11|inst2|Add0~8_combout ;
wire \inst11|inst2|Add0~10_combout ;
wire \inst11|inst2|Add0~12_combout ;
wire \inst11|inst2|Add0~14_combout ;
wire \inst11|inst2|Add0~28_combout ;
wire \inst11|inst2|Add0~32_combout ;
wire \inst11|inst2|Add0~36_combout ;
wire \inst11|inst2|Add0~46_combout ;
wire \inst11|inst2|Add0~48_combout ;
wire \inst11|inst2|Add0~50_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \inst32|Add0~2_combout ;
wire \inst32|Add0~6_combout ;
wire \inst32|Add0~12_combout ;
wire \inst32|Add0~16_combout ;
wire \inst32|Add0~24_combout ;
wire \inst32|Add0~42_combout ;
wire \inst32|Add0~44_combout ;
wire \inst32|Add0~61 ;
wire \inst32|Add0~62_combout ;
wire \inst4|registers[21][31]~regout ;
wire \inst4|data1[31]~2_combout ;
wire \inst4|data1[31]~3_combout ;
wire \inst4|data1[31]~4_combout ;
wire \inst4|data1[31]~5_combout ;
wire \inst4|data1[31]~6_combout ;
wire \inst4|data1[31]~10_combout ;
wire \inst4|data1[31]~11_combout ;
wire \inst4|registers[6][31]~regout ;
wire \inst4|registers[4][31]~regout ;
wire \inst4|data1[31]~12_combout ;
wire \inst4|data1[31]~13_combout ;
wire \inst4|registers[2][31]~regout ;
wire \inst4|data1[31]~14_combout ;
wire \inst4|data1[31]~15_combout ;
wire \inst4|data1[31]~16_combout ;
wire \inst4|registers[13][31]~regout ;
wire \inst4|registers[14][31]~regout ;
wire \inst4|registers[12][31]~regout ;
wire \inst4|data1[31]~17_combout ;
wire \inst4|registers[15][31]~regout ;
wire \inst4|data1[31]~18_combout ;
wire \inst4|data1[31]~19_combout ;
wire \inst4|data2[31]~7_combout ;
wire \inst4|data2[31]~8_combout ;
wire \inst4|data2[31]~12_combout ;
wire \inst4|data2[31]~17_combout ;
wire \inst4|data2[31]~18_combout ;
wire \inst4|registers[21][30]~regout ;
wire \inst4|registers[25][30]~regout ;
wire \inst4|data1[30]~21_combout ;
wire \inst4|registers[29][30]~regout ;
wire \inst4|data1[30]~22_combout ;
wire \inst4|registers[22][30]~regout ;
wire \inst4|data1[30]~23_combout ;
wire \inst4|registers[7][30]~regout ;
wire \inst4|registers[2][30]~regout ;
wire \inst4|data1[30]~35_combout ;
wire \inst4|registers[3][30]~regout ;
wire \inst4|data1[30]~36_combout ;
wire \inst4|registers[14][30]~regout ;
wire \inst4|registers[13][30]~regout ;
wire \inst4|registers[12][30]~regout ;
wire \inst4|data1[30]~38_combout ;
wire \inst4|registers[15][30]~regout ;
wire \inst4|data1[30]~39_combout ;
wire \inst4|data2[30]~21_combout ;
wire \inst4|data2[30]~22_combout ;
wire \inst4|data2[30]~28_combout ;
wire \inst4|data2[30]~31_combout ;
wire \inst4|data2[30]~32_combout ;
wire \inst4|data2[30]~33_combout ;
wire \inst4|data2[30]~34_combout ;
wire \inst4|data2[30]~35_combout ;
wire \inst4|data2[30]~36_combout ;
wire \inst4|data2[30]~37_combout ;
wire \inst4|data2[30]~38_combout ;
wire \inst4|data2[30]~39_combout ;
wire \inst4|data2[30]~40_combout ;
wire \inst4|registers[22][29]~regout ;
wire \inst4|data1[29]~44_combout ;
wire \inst4|data1[29]~45_combout ;
wire \inst4|registers[20][29]~regout ;
wire \inst4|registers[24][29]~regout ;
wire \inst4|data1[29]~46_combout ;
wire \inst4|registers[28][29]~regout ;
wire \inst4|data1[29]~47_combout ;
wire \inst4|data1[29]~48_combout ;
wire \inst4|registers[11][29]~regout ;
wire \inst4|registers[6][29]~regout ;
wire \inst4|registers[4][29]~regout ;
wire \inst4|data1[29]~54_combout ;
wire \inst4|registers[15][29]~regout ;
wire \inst4|data2[29]~42_combout ;
wire \inst4|data2[29]~43_combout ;
wire \inst4|data2[29]~46_combout ;
wire \inst4|data2[29]~47_combout ;
wire \inst4|data2[29]~49_combout ;
wire \inst4|data2[29]~52_combout ;
wire \inst4|data2[29]~53_combout ;
wire \inst4|data2[29]~54_combout ;
wire \inst4|data2[29]~55_combout ;
wire \inst4|data2[29]~56_combout ;
wire \inst4|data2[29]~57_combout ;
wire \inst4|data2[29]~58_combout ;
wire \inst4|data2[29]~59_combout ;
wire \inst4|data2[29]~60_combout ;
wire \inst4|data2[29]~61_combout ;
wire \inst4|registers[26][28]~regout ;
wire \inst4|registers[22][28]~regout ;
wire \inst4|registers[18][28]~regout ;
wire \inst4|data1[28]~65_combout ;
wire \inst4|registers[30][28]~regout ;
wire \inst4|data1[28]~66_combout ;
wire \inst4|registers[28][28]~regout ;
wire \inst4|registers[27][28]~regout ;
wire \inst4|registers[19][28]~regout ;
wire \inst4|data1[28]~70_combout ;
wire \inst4|data1[28]~71_combout ;
wire \inst4|registers[5][28]~regout ;
wire \inst4|data1[28]~73_combout ;
wire \inst4|registers[14][28]~regout ;
wire \inst4|registers[13][28]~regout ;
wire \inst4|registers[12][28]~regout ;
wire \inst4|data1[28]~80_combout ;
wire \inst4|registers[15][28]~regout ;
wire \inst4|data1[28]~81_combout ;
wire \inst4|data2[28]~65_combout ;
wire \inst4|data2[28]~66_combout ;
wire \inst4|data2[28]~67_combout ;
wire \inst4|data2[28]~68_combout ;
wire \inst4|data2[28]~69_combout ;
wire \inst4|data2[28]~70_combout ;
wire \inst4|data2[28]~75_combout ;
wire \inst4|data2[28]~77_combout ;
wire \inst4|data2[28]~78_combout ;
wire \inst4|data2[28]~80_combout ;
wire \inst4|data2[28]~81_combout ;
wire \inst4|registers[26][27]~regout ;
wire \inst4|registers[18][27]~regout ;
wire \inst4|data1[27]~84_combout ;
wire \inst4|data1[27]~85_combout ;
wire \inst4|registers[20][27]~regout ;
wire \inst4|registers[24][27]~regout ;
wire \inst4|data1[27]~88_combout ;
wire \inst4|registers[28][27]~regout ;
wire \inst4|data1[27]~89_combout ;
wire \inst4|registers[19][27]~regout ;
wire \inst4|registers[10][27]~regout ;
wire \inst4|data1[27]~94_combout ;
wire \inst4|registers[11][27]~regout ;
wire \inst4|data1[27]~95_combout ;
wire \inst4|registers[5][27]~regout ;
wire \inst4|registers[6][27]~regout ;
wire \inst4|registers[4][27]~regout ;
wire \inst4|data1[27]~96_combout ;
wire \inst4|registers[7][27]~regout ;
wire \inst4|data1[27]~97_combout ;
wire \inst4|registers[2][27]~regout ;
wire \inst4|data1[27]~98_combout ;
wire \inst4|registers[3][27]~regout ;
wire \inst4|data1[27]~99_combout ;
wire \inst4|data1[27]~100_combout ;
wire \inst4|registers[13][27]~regout ;
wire \inst4|registers[14][27]~regout ;
wire \inst4|registers[12][27]~regout ;
wire \inst4|data1[27]~101_combout ;
wire \inst4|registers[15][27]~regout ;
wire \inst4|data1[27]~102_combout ;
wire \inst4|data1[27]~103_combout ;
wire \inst4|data2[27]~84_combout ;
wire \inst4|data2[27]~86_combout ;
wire \inst4|data2[27]~87_combout ;
wire \inst4|data2[27]~88_combout ;
wire \inst4|data2[27]~89_combout ;
wire \inst4|data2[27]~90_combout ;
wire \inst4|data2[27]~91_combout ;
wire \inst4|data2[27]~94_combout ;
wire \inst4|data2[27]~95_combout ;
wire \inst4|data2[27]~96_combout ;
wire \inst4|data2[27]~97_combout ;
wire \inst4|data2[27]~98_combout ;
wire \inst4|data2[27]~99_combout ;
wire \inst4|data2[27]~100_combout ;
wire \inst4|data2[27]~101_combout ;
wire \inst4|data2[27]~102_combout ;
wire \inst4|data2[27]~103_combout ;
wire \inst4|registers[21][26]~regout ;
wire \inst4|registers[25][26]~regout ;
wire \inst4|data1[26]~105_combout ;
wire \inst4|registers[29][26]~regout ;
wire \inst4|data1[26]~106_combout ;
wire \inst4|registers[22][26]~regout ;
wire \inst4|registers[18][26]~regout ;
wire \inst4|data1[26]~107_combout ;
wire \inst4|registers[24][26]~regout ;
wire \inst4|registers[20][26]~regout ;
wire \inst4|data1[26]~109_combout ;
wire \inst4|data1[26]~110_combout ;
wire \inst4|data1[26]~112_combout ;
wire \inst4|registers[13][26]~regout ;
wire \inst4|registers[12][26]~regout ;
wire \inst4|data1[26]~122_combout ;
wire \inst4|data1[26]~123_combout ;
wire \inst4|data2[26]~105_combout ;
wire \inst4|data2[26]~106_combout ;
wire \inst4|data2[26]~107_combout ;
wire \inst4|data2[26]~108_combout ;
wire \inst4|data2[26]~115_combout ;
wire \inst4|data2[26]~119_combout ;
wire \inst4|data2[26]~122_combout ;
wire \inst4|registers[22][25]~regout ;
wire \inst4|registers[26][25]~regout ;
wire \inst4|data1[25]~126_combout ;
wire \inst4|data1[25]~127_combout ;
wire \inst4|registers[21][25]~regout ;
wire \inst4|data1[25]~128_combout ;
wire \inst4|data1[25]~129_combout ;
wire \inst4|data1[25]~130_combout ;
wire \inst4|registers[23][25]~regout ;
wire \inst4|registers[19][25]~regout ;
wire \inst4|data1[25]~133_combout ;
wire \inst4|registers[10][25]~regout ;
wire \inst4|data1[25]~136_combout ;
wire \inst4|registers[11][25]~regout ;
wire \inst4|data1[25]~137_combout ;
wire \inst4|registers[4][25]~regout ;
wire \inst4|registers[2][25]~regout ;
wire \inst4|data1[25]~140_combout ;
wire \inst4|registers[3][25]~regout ;
wire \inst4|data1[25]~141_combout ;
wire \inst4|data2[25]~133_combout ;
wire \inst4|data2[25]~134_combout ;
wire \inst4|data2[25]~136_combout ;
wire \inst4|data2[25]~137_combout ;
wire \inst4|data2[25]~138_combout ;
wire \inst4|data2[25]~139_combout ;
wire \inst4|data2[25]~140_combout ;
wire \inst4|data2[25]~141_combout ;
wire \inst4|data2[25]~142_combout ;
wire \inst4|data2[25]~143_combout ;
wire \inst4|data2[25]~144_combout ;
wire \inst4|data2[25]~145_combout ;
wire \inst4|registers[25][24]~regout ;
wire \inst4|data1[24]~147_combout ;
wire \inst4|data1[24]~148_combout ;
wire \inst4|registers[18][24]~regout ;
wire \inst4|registers[30][24]~regout ;
wire \inst4|registers[24][24]~regout ;
wire \inst4|registers[20][24]~regout ;
wire \inst4|data1[24]~151_combout ;
wire \inst4|registers[28][24]~regout ;
wire \inst4|data1[24]~152_combout ;
wire \inst4|registers[6][24]~regout ;
wire \inst4|registers[5][24]~regout ;
wire \inst4|data1[24]~157_combout ;
wire \inst4|data1[24]~158_combout ;
wire \inst4|registers[10][24]~regout ;
wire \inst4|data1[24]~159_combout ;
wire \inst4|data1[24]~160_combout ;
wire \inst4|registers[2][24]~regout ;
wire \inst4|data1[24]~161_combout ;
wire \inst4|data1[24]~162_combout ;
wire \inst4|data1[24]~163_combout ;
wire \inst4|data1[24]~164_combout ;
wire \inst4|data1[24]~165_combout ;
wire \inst4|data1[24]~166_combout ;
wire \inst4|data2[24]~147_combout ;
wire \inst4|data2[24]~149_combout ;
wire \inst4|data2[24]~150_combout ;
wire \inst4|data2[24]~151_combout ;
wire \inst4|data2[24]~152_combout ;
wire \inst4|data2[24]~153_combout ;
wire \inst4|data2[24]~159_combout ;
wire \inst4|registers[26][23]~regout ;
wire \inst4|registers[18][23]~regout ;
wire \inst4|data1[23]~168_combout ;
wire \inst4|registers[21][23]~regout ;
wire \inst4|data1[23]~170_combout ;
wire \inst4|registers[20][23]~regout ;
wire \inst4|registers[24][23]~regout ;
wire \inst4|data1[23]~172_combout ;
wire \inst4|registers[28][23]~regout ;
wire \inst4|data1[23]~173_combout ;
wire \inst4|registers[19][23]~regout ;
wire \inst4|data1[23]~182_combout ;
wire \inst4|data1[23]~183_combout ;
wire \inst4|data1[23]~185_combout ;
wire \inst4|data2[23]~168_combout ;
wire \inst4|data2[23]~169_combout ;
wire \inst4|data2[23]~170_combout ;
wire \inst4|data2[23]~171_combout ;
wire \inst4|data2[23]~172_combout ;
wire \inst4|data2[23]~173_combout ;
wire \inst4|data2[23]~174_combout ;
wire \inst4|data2[23]~175_combout ;
wire \inst4|data2[23]~176_combout ;
wire \inst4|data2[23]~177_combout ;
wire \inst4|data2[23]~178_combout ;
wire \inst4|data2[23]~179_combout ;
wire \inst4|registers[25][22]~regout ;
wire \inst4|data1[22]~189_combout ;
wire \inst4|registers[22][22]~regout ;
wire \inst4|registers[18][22]~regout ;
wire \inst4|data1[22]~191_combout ;
wire \inst4|registers[24][22]~regout ;
wire \inst4|registers[20][22]~regout ;
wire \inst4|data1[22]~193_combout ;
wire \inst4|registers[28][22]~regout ;
wire \inst4|data1[22]~194_combout ;
wire \inst4|registers[19][22]~regout ;
wire \inst4|registers[2][22]~regout ;
wire \inst4|data1[22]~203_combout ;
wire \inst4|registers[3][22]~regout ;
wire \inst4|data1[22]~204_combout ;
wire \inst4|data1[22]~206_combout ;
wire \inst4|data1[22]~207_combout ;
wire \inst4|data2[22]~189_combout ;
wire \inst4|data2[22]~190_combout ;
wire \inst4|data2[22]~191_combout ;
wire \inst4|data2[22]~192_combout ;
wire \inst4|data2[22]~193_combout ;
wire \inst4|data2[22]~194_combout ;
wire \inst4|data2[22]~195_combout ;
wire \inst4|data2[22]~196_combout ;
wire \inst4|data2[22]~197_combout ;
wire \inst4|data2[22]~198_combout ;
wire \inst4|data2[22]~201_combout ;
wire \inst4|data2[22]~202_combout ;
wire \inst4|data2[22]~203_combout ;
wire \inst4|data2[22]~204_combout ;
wire \inst4|data2[22]~205_combout ;
wire \inst4|data1[21]~210_combout ;
wire \inst4|registers[20][21]~regout ;
wire \inst4|registers[24][21]~regout ;
wire \inst4|data1[21]~214_combout ;
wire \inst4|registers[28][21]~regout ;
wire \inst4|data1[21]~215_combout ;
wire \inst4|registers[23][21]~regout ;
wire \inst4|registers[19][21]~regout ;
wire \inst4|data1[21]~217_combout ;
wire \inst4|data1[21]~218_combout ;
wire \inst4|registers[10][21]~regout ;
wire \inst4|data1[21]~220_combout ;
wire \inst4|registers[11][21]~regout ;
wire \inst4|data1[21]~221_combout ;
wire \inst4|registers[5][21]~regout ;
wire \inst4|registers[6][21]~regout ;
wire \inst4|registers[4][21]~regout ;
wire \inst4|data1[21]~222_combout ;
wire \inst4|registers[7][21]~regout ;
wire \inst4|data1[21]~223_combout ;
wire \inst4|data1[21]~224_combout ;
wire \inst4|data1[21]~225_combout ;
wire \inst4|data1[21]~226_combout ;
wire \inst4|data1[21]~227_combout ;
wire \inst4|registers[15][21]~regout ;
wire \inst4|data1[21]~228_combout ;
wire \inst4|data1[21]~229_combout ;
wire \inst4|data2[21]~212_combout ;
wire \inst4|data2[21]~213_combout ;
wire \inst4|data2[21]~214_combout ;
wire \inst4|data2[21]~215_combout ;
wire \inst4|data2[21]~216_combout ;
wire \inst4|data2[21]~217_combout ;
wire \inst4|data2[21]~220_combout ;
wire \inst4|data2[21]~221_combout ;
wire \inst4|data2[21]~222_combout ;
wire \inst4|data2[21]~223_combout ;
wire \inst4|registers[21][20]~regout ;
wire \inst4|data1[20]~231_combout ;
wire \inst4|data1[20]~232_combout ;
wire \inst4|registers[18][20]~regout ;
wire \inst4|registers[19][20]~regout ;
wire \inst4|registers[6][20]~regout ;
wire \inst4|registers[5][20]~regout ;
wire \inst4|registers[4][20]~regout ;
wire \inst4|data1[20]~241_combout ;
wire \inst4|registers[7][20]~regout ;
wire \inst4|data1[20]~242_combout ;
wire \inst4|registers[10][20]~regout ;
wire \inst4|data1[20]~243_combout ;
wire \inst4|registers[11][20]~regout ;
wire \inst4|data1[20]~244_combout ;
wire \inst4|registers[2][20]~regout ;
wire \inst4|data1[20]~245_combout ;
wire \inst4|registers[3][20]~regout ;
wire \inst4|data1[20]~246_combout ;
wire \inst4|data1[20]~247_combout ;
wire \inst4|registers[14][20]~regout ;
wire \inst4|registers[13][20]~regout ;
wire \inst4|registers[12][20]~regout ;
wire \inst4|data1[20]~248_combout ;
wire \inst4|registers[15][20]~regout ;
wire \inst4|data1[20]~249_combout ;
wire \inst4|data1[20]~250_combout ;
wire \inst4|data2[20]~233_combout ;
wire \inst4|data2[20]~234_combout ;
wire \inst4|data2[20]~235_combout ;
wire \inst4|data2[20]~238_combout ;
wire \inst4|data2[20]~239_combout ;
wire \inst4|data2[20]~241_combout ;
wire \inst4|data2[20]~242_combout ;
wire \inst4|data2[20]~243_combout ;
wire \inst4|data2[20]~244_combout ;
wire \inst4|data2[20]~245_combout ;
wire \inst4|data2[20]~246_combout ;
wire \inst4|data2[20]~247_combout ;
wire \inst4|data2[20]~248_combout ;
wire \inst4|data2[20]~249_combout ;
wire \inst4|data2[20]~250_combout ;
wire \inst4|registers[30][19]~regout ;
wire \inst4|registers[25][19]~regout ;
wire \inst4|registers[21][19]~regout ;
wire \inst4|data1[19]~254_combout ;
wire \inst4|registers[29][19]~regout ;
wire \inst4|data1[19]~255_combout ;
wire \inst4|registers[20][19]~regout ;
wire \inst4|registers[24][19]~regout ;
wire \inst4|data1[19]~256_combout ;
wire \inst4|registers[28][19]~regout ;
wire \inst4|data1[19]~257_combout ;
wire \inst4|data1[19]~258_combout ;
wire \inst4|registers[19][19]~regout ;
wire \inst4|data1[19]~262_combout ;
wire \inst4|data1[19]~263_combout ;
wire \inst4|registers[5][19]~regout ;
wire \inst4|registers[6][19]~regout ;
wire \inst4|registers[4][19]~regout ;
wire \inst4|data1[19]~264_combout ;
wire \inst4|registers[7][19]~regout ;
wire \inst4|data1[19]~265_combout ;
wire \inst4|registers[2][19]~regout ;
wire \inst4|data1[19]~266_combout ;
wire \inst4|registers[3][19]~regout ;
wire \inst4|data1[19]~267_combout ;
wire \inst4|data1[19]~268_combout ;
wire \inst4|registers[13][19]~regout ;
wire \inst4|data1[19]~269_combout ;
wire \inst4|data1[19]~270_combout ;
wire \inst4|data1[19]~271_combout ;
wire \inst4|data2[19]~252_combout ;
wire \inst4|data2[19]~253_combout ;
wire \inst4|data2[19]~254_combout ;
wire \inst4|data2[19]~255_combout ;
wire \inst4|data2[19]~256_combout ;
wire \inst4|data2[19]~257_combout ;
wire \inst4|data2[19]~258_combout ;
wire \inst4|data2[19]~259_combout ;
wire \inst4|data2[19]~260_combout ;
wire \inst4|data2[19]~261_combout ;
wire \inst4|data2[19]~264_combout ;
wire \inst4|data2[19]~265_combout ;
wire \inst4|data2[19]~266_combout ;
wire \inst4|data2[19]~267_combout ;
wire \inst4|data2[19]~268_combout ;
wire \inst4|registers[21][18]~regout ;
wire \inst4|registers[25][18]~regout ;
wire \inst4|data1[18]~273_combout ;
wire \inst4|registers[29][18]~regout ;
wire \inst4|data1[18]~274_combout ;
wire \inst4|registers[26][18]~regout ;
wire \inst4|registers[22][18]~regout ;
wire \inst4|registers[18][18]~regout ;
wire \inst4|data1[18]~275_combout ;
wire \inst4|registers[30][18]~regout ;
wire \inst4|data1[18]~276_combout ;
wire \inst4|registers[24][18]~regout ;
wire \inst4|registers[20][18]~regout ;
wire \inst4|data1[18]~277_combout ;
wire \inst4|registers[28][18]~regout ;
wire \inst4|data1[18]~278_combout ;
wire \inst4|data1[18]~279_combout ;
wire \inst4|registers[23][18]~regout ;
wire \inst4|registers[27][18]~regout ;
wire \inst4|registers[19][18]~regout ;
wire \inst4|data1[18]~280_combout ;
wire \inst4|data1[18]~281_combout ;
wire \inst4|data1[18]~282_combout ;
wire \inst4|registers[6][18]~regout ;
wire \inst4|registers[5][18]~regout ;
wire \inst4|registers[4][18]~regout ;
wire \inst4|data1[18]~283_combout ;
wire \inst4|registers[7][18]~regout ;
wire \inst4|data1[18]~284_combout ;
wire \inst4|registers[10][18]~regout ;
wire \inst4|data1[18]~285_combout ;
wire \inst4|registers[11][18]~regout ;
wire \inst4|data1[18]~286_combout ;
wire \inst4|registers[2][18]~regout ;
wire \inst4|data1[18]~287_combout ;
wire \inst4|registers[3][18]~regout ;
wire \inst4|data1[18]~288_combout ;
wire \inst4|data1[18]~289_combout ;
wire \inst4|registers[14][18]~regout ;
wire \inst4|registers[13][18]~regout ;
wire \inst4|registers[12][18]~regout ;
wire \inst4|data1[18]~290_combout ;
wire \inst4|registers[15][18]~regout ;
wire \inst4|data1[18]~291_combout ;
wire \inst4|data1[18]~292_combout ;
wire \inst4|data1[18]~293_combout ;
wire \inst4|data2[18]~273_combout ;
wire \inst4|data2[18]~274_combout ;
wire \inst4|data2[18]~275_combout ;
wire \inst4|data2[18]~276_combout ;
wire \inst4|data2[18]~277_combout ;
wire \inst4|data2[18]~278_combout ;
wire \inst4|data2[18]~279_combout ;
wire \inst4|data2[18]~280_combout ;
wire \inst4|data2[18]~281_combout ;
wire \inst4|data2[18]~282_combout ;
wire \inst4|data2[18]~283_combout ;
wire \inst4|data2[18]~284_combout ;
wire \inst4|data2[18]~285_combout ;
wire \inst4|data2[18]~286_combout ;
wire \inst4|data2[18]~287_combout ;
wire \inst4|data2[18]~288_combout ;
wire \inst4|data2[18]~289_combout ;
wire \inst4|data2[18]~290_combout ;
wire \inst4|data2[18]~291_combout ;
wire \inst4|data2[18]~292_combout ;
wire \inst4|data2[18]~293_combout ;
wire \inst4|registers[22][17]~regout ;
wire \inst4|registers[26][17]~regout ;
wire \inst4|registers[18][17]~regout ;
wire \inst4|data1[17]~294_combout ;
wire \inst4|registers[30][17]~regout ;
wire \inst4|data1[17]~295_combout ;
wire \inst4|data1[17]~298_combout ;
wire \inst4|data1[17]~304_combout ;
wire \inst4|data1[17]~305_combout ;
wire \inst4|registers[5][17]~regout ;
wire \inst4|registers[6][17]~regout ;
wire \inst4|registers[4][17]~regout ;
wire \inst4|data1[17]~306_combout ;
wire \inst4|registers[7][17]~regout ;
wire \inst4|data1[17]~307_combout ;
wire \inst4|registers[2][17]~regout ;
wire \inst4|data1[17]~308_combout ;
wire \inst4|registers[3][17]~regout ;
wire \inst4|data1[17]~309_combout ;
wire \inst4|data1[17]~310_combout ;
wire \inst4|data1[17]~311_combout ;
wire \inst4|data1[17]~312_combout ;
wire \inst4|data1[17]~313_combout ;
wire \inst4|data2[17]~294_combout ;
wire \inst4|data2[17]~295_combout ;
wire \inst4|data2[17]~296_combout ;
wire \inst4|data2[17]~297_combout ;
wire \inst4|data2[17]~301_combout ;
wire \inst4|data2[17]~306_combout ;
wire \inst4|data2[17]~307_combout ;
wire \inst4|data2[17]~308_combout ;
wire \inst4|data2[17]~309_combout ;
wire \inst4|data2[17]~310_combout ;
wire \inst4|registers[29][16]~regout ;
wire \inst4|registers[22][16]~regout ;
wire \inst4|registers[18][16]~regout ;
wire \inst4|data1[16]~317_combout ;
wire \inst4|data1[16]~318_combout ;
wire \inst4|registers[24][16]~regout ;
wire \inst4|registers[20][16]~regout ;
wire \inst4|data1[16]~319_combout ;
wire \inst4|registers[28][16]~regout ;
wire \inst4|data1[16]~320_combout ;
wire \inst4|data1[16]~321_combout ;
wire \inst4|registers[10][16]~regout ;
wire \inst4|data1[16]~327_combout ;
wire \inst4|registers[11][16]~regout ;
wire \inst4|data1[16]~328_combout ;
wire \inst4|registers[14][16]~regout ;
wire \inst4|registers[13][16]~regout ;
wire \inst4|data1[16]~332_combout ;
wire \inst4|data1[16]~333_combout ;
wire \inst4|data2[16]~315_combout ;
wire \inst4|data2[16]~316_combout ;
wire \inst4|data2[16]~317_combout ;
wire \inst4|data2[16]~319_combout ;
wire \inst4|data2[16]~320_combout ;
wire \inst4|data2[16]~327_combout ;
wire \inst4|data2[16]~328_combout ;
wire \inst4|data2[16]~329_combout ;
wire \inst4|data2[16]~330_combout ;
wire \inst4|data2[16]~331_combout ;
wire \inst4|registers[25][15]~regout ;
wire \inst4|registers[21][15]~regout ;
wire \inst4|data1[15]~338_combout ;
wire \inst4|registers[29][15]~regout ;
wire \inst4|data1[15]~339_combout ;
wire \inst4|data1[15]~340_combout ;
wire \inst4|data1[15]~341_combout ;
wire \inst4|data1[15]~342_combout ;
wire \inst4|data1[15]~346_combout ;
wire \inst4|data1[15]~347_combout ;
wire \inst4|registers[6][15]~regout ;
wire \inst4|registers[4][15]~regout ;
wire \inst4|data1[15]~348_combout ;
wire \inst4|registers[3][15]~regout ;
wire \inst4|data2[15]~336_combout ;
wire \inst4|data2[15]~338_combout ;
wire \inst4|data2[15]~339_combout ;
wire \inst4|data2[15]~348_combout ;
wire \inst4|data2[15]~349_combout ;
wire \inst4|data2[15]~350_combout ;
wire \inst4|data2[15]~351_combout ;
wire \inst4|data2[15]~352_combout ;
wire \inst4|registers[25][14]~regout ;
wire \inst4|data1[14]~357_combout ;
wire \inst4|registers[18][14]~regout ;
wire \inst4|registers[24][14]~regout ;
wire \inst4|registers[20][14]~regout ;
wire \inst4|data1[14]~361_combout ;
wire \inst4|registers[28][14]~regout ;
wire \inst4|data1[14]~362_combout ;
wire \inst4|registers[23][14]~regout ;
wire \inst4|registers[27][14]~regout ;
wire \inst4|registers[19][14]~regout ;
wire \inst4|data1[14]~364_combout ;
wire \inst4|data1[14]~365_combout ;
wire \inst4|registers[5][14]~regout ;
wire \inst4|registers[4][14]~regout ;
wire \inst4|data1[14]~367_combout ;
wire \inst4|data1[14]~368_combout ;
wire \inst4|data1[14]~369_combout ;
wire \inst4|data1[14]~370_combout ;
wire \inst4|registers[2][14]~regout ;
wire \inst4|data1[14]~371_combout ;
wire \inst4|registers[3][14]~regout ;
wire \inst4|data1[14]~372_combout ;
wire \inst4|data1[14]~373_combout ;
wire \inst4|registers[14][14]~regout ;
wire \inst4|registers[13][14]~regout ;
wire \inst4|registers[12][14]~regout ;
wire \inst4|data1[14]~374_combout ;
wire \inst4|registers[15][14]~regout ;
wire \inst4|data1[14]~375_combout ;
wire \inst4|data1[14]~376_combout ;
wire \inst4|data2[14]~357_combout ;
wire \inst4|data2[14]~358_combout ;
wire \inst4|data2[14]~359_combout ;
wire \inst4|data2[14]~360_combout ;
wire \inst4|data2[14]~361_combout ;
wire \inst4|data2[14]~362_combout ;
wire \inst4|data2[14]~363_combout ;
wire \inst4|data2[14]~364_combout ;
wire \inst4|data2[14]~365_combout ;
wire \inst4|data2[14]~366_combout ;
wire \inst4|data2[14]~367_combout ;
wire \inst4|data2[14]~371_combout ;
wire \inst4|data2[14]~372_combout ;
wire \inst4|data2[14]~374_combout ;
wire \inst4|data2[14]~375_combout ;
wire \inst4|registers[22][13]~regout ;
wire \inst4|registers[26][13]~regout ;
wire \inst4|registers[18][13]~regout ;
wire \inst4|data1[13]~378_combout ;
wire \inst4|registers[30][13]~regout ;
wire \inst4|data1[13]~379_combout ;
wire \inst4|registers[25][13]~regout ;
wire \inst4|registers[21][13]~regout ;
wire \inst4|data1[13]~380_combout ;
wire \inst4|registers[29][13]~regout ;
wire \inst4|data1[13]~381_combout ;
wire \inst4|registers[20][13]~regout ;
wire \inst4|registers[24][13]~regout ;
wire \inst4|data1[13]~382_combout ;
wire \inst4|registers[28][13]~regout ;
wire \inst4|data1[13]~383_combout ;
wire \inst4|data1[13]~384_combout ;
wire \inst4|registers[27][13]~regout ;
wire \inst4|registers[23][13]~regout ;
wire \inst4|registers[19][13]~regout ;
wire \inst4|data1[13]~385_combout ;
wire \inst4|data1[13]~386_combout ;
wire \inst4|data1[13]~387_combout ;
wire \inst4|registers[11][13]~regout ;
wire \inst4|data1[13]~390_combout ;
wire \inst4|registers[14][13]~regout ;
wire \inst4|registers[12][13]~regout ;
wire \inst4|data1[13]~395_combout ;
wire \inst4|data2[13]~378_combout ;
wire \inst4|data2[13]~379_combout ;
wire \inst4|data2[13]~380_combout ;
wire \inst4|data2[13]~381_combout ;
wire \inst4|data2[13]~382_combout ;
wire \inst4|data2[13]~383_combout ;
wire \inst4|data2[13]~384_combout ;
wire \inst4|data2[13]~385_combout ;
wire \inst4|data2[13]~386_combout ;
wire \inst4|data2[13]~387_combout ;
wire \inst4|data2[13]~388_combout ;
wire \inst4|data2[13]~389_combout ;
wire \inst4|data2[13]~392_combout ;
wire \inst4|data2[13]~393_combout ;
wire \inst4|data2[13]~395_combout ;
wire \inst4|registers[25][12]~regout ;
wire \inst4|data1[12]~399_combout ;
wire \inst4|data1[12]~400_combout ;
wire \inst4|data1[12]~401_combout ;
wire \inst4|registers[19][12]~regout ;
wire \inst4|data2[12]~403_combout ;
wire \inst4|data2[12]~404_combout ;
wire \inst4|data2[12]~406_combout ;
wire \inst4|data2[12]~407_combout ;
wire \inst4|data2[12]~409_combout ;
wire \inst4|data2[12]~410_combout ;
wire \inst4|data2[12]~411_combout ;
wire \inst4|data2[12]~412_combout ;
wire \inst4|data2[12]~413_combout ;
wire \inst4|data2[12]~414_combout ;
wire \inst4|data2[12]~415_combout ;
wire \inst4|data2[12]~416_combout ;
wire \inst4|data2[12]~417_combout ;
wire \inst4|data2[12]~418_combout ;
wire \inst4|registers[22][11]~regout ;
wire \inst4|data1[11]~420_combout ;
wire \inst4|data1[11]~421_combout ;
wire \inst4|registers[25][11]~regout ;
wire \inst4|registers[21][11]~regout ;
wire \inst4|data1[11]~422_combout ;
wire \inst4|registers[29][11]~regout ;
wire \inst4|data1[11]~423_combout ;
wire \inst4|registers[20][11]~regout ;
wire \inst4|registers[24][11]~regout ;
wire \inst4|data1[11]~424_combout ;
wire \inst4|registers[28][11]~regout ;
wire \inst4|data1[11]~425_combout ;
wire \inst4|data1[11]~426_combout ;
wire \inst4|registers[23][11]~regout ;
wire \inst4|registers[19][11]~regout ;
wire \inst4|data1[11]~427_combout ;
wire \inst4|data1[11]~428_combout ;
wire \inst4|data1[11]~429_combout ;
wire \inst4|registers[10][11]~regout ;
wire \inst4|data1[11]~430_combout ;
wire \inst4|data1[11]~431_combout ;
wire \inst4|registers[5][11]~regout ;
wire \inst4|registers[6][11]~regout ;
wire \inst4|registers[4][11]~regout ;
wire \inst4|data1[11]~432_combout ;
wire \inst4|registers[7][11]~regout ;
wire \inst4|data1[11]~433_combout ;
wire \inst4|registers[2][11]~regout ;
wire \inst4|data1[11]~434_combout ;
wire \inst4|data1[11]~435_combout ;
wire \inst4|data1[11]~436_combout ;
wire \inst4|registers[13][11]~regout ;
wire \inst4|registers[14][11]~regout ;
wire \inst4|registers[12][11]~regout ;
wire \inst4|data1[11]~437_combout ;
wire \inst4|registers[15][11]~regout ;
wire \inst4|data1[11]~438_combout ;
wire \inst4|data1[11]~439_combout ;
wire \inst4|data1[11]~440_combout ;
wire \inst4|data2[11]~422_combout ;
wire \inst4|data2[11]~423_combout ;
wire \inst4|data2[11]~424_combout ;
wire \inst4|data2[11]~425_combout ;
wire \inst4|data2[11]~426_combout ;
wire \inst4|data2[11]~427_combout ;
wire \inst4|data2[11]~432_combout ;
wire \inst4|data2[11]~433_combout ;
wire \inst4|data2[11]~437_combout ;
wire \inst4|data2[11]~438_combout ;
wire \inst4|registers[26][10]~regout ;
wire \inst4|registers[22][10]~regout ;
wire \inst4|registers[18][10]~regout ;
wire \inst4|data1[10]~443_combout ;
wire \inst4|registers[30][10]~regout ;
wire \inst4|data1[10]~444_combout ;
wire \inst4|registers[28][10]~regout ;
wire \inst4|registers[10][10]~regout ;
wire \inst4|data1[10]~453_combout ;
wire \inst4|data1[10]~454_combout ;
wire \inst4|registers[2][10]~regout ;
wire \inst4|data1[10]~455_combout ;
wire \inst4|data1[10]~456_combout ;
wire \inst4|data1[10]~457_combout ;
wire \inst4|data2[10]~443_combout ;
wire \inst4|data2[10]~444_combout ;
wire \inst4|data2[10]~445_combout ;
wire \inst4|data2[10]~446_combout ;
wire \inst4|data2[10]~447_combout ;
wire \inst4|data2[10]~451_combout ;
wire \inst4|data2[10]~453_combout ;
wire \inst4|data2[10]~455_combout ;
wire \inst4|registers[18][9]~regout ;
wire \inst4|registers[20][9]~regout ;
wire \inst4|registers[24][9]~regout ;
wire \inst4|data1[9]~466_combout ;
wire \inst4|registers[28][9]~regout ;
wire \inst4|data1[9]~467_combout ;
wire \inst4|registers[27][9]~regout ;
wire \inst4|registers[23][9]~regout ;
wire \inst4|registers[19][9]~regout ;
wire \inst4|data1[9]~469_combout ;
wire \inst4|data1[9]~470_combout ;
wire \inst4|registers[11][9]~regout ;
wire \inst4|registers[15][9]~regout ;
wire \inst4|data2[9]~462_combout ;
wire \inst4|data2[9]~463_combout ;
wire \inst4|data2[9]~464_combout ;
wire \inst4|data2[9]~465_combout ;
wire \inst4|data2[9]~466_combout ;
wire \inst4|data2[9]~467_combout ;
wire \inst4|data2[9]~468_combout ;
wire \inst4|data2[9]~469_combout ;
wire \inst4|data2[9]~470_combout ;
wire \inst4|data2[9]~471_combout ;
wire \inst4|data2[9]~472_combout ;
wire \inst4|data2[9]~473_combout ;
wire \inst4|data2[9]~474_combout ;
wire \inst4|data2[9]~475_combout ;
wire \inst4|registers[21][8]~regout ;
wire \inst4|registers[25][8]~regout ;
wire \inst4|data1[8]~483_combout ;
wire \inst4|registers[29][8]~regout ;
wire \inst4|data1[8]~484_combout ;
wire \inst4|registers[22][8]~regout ;
wire \inst4|registers[18][8]~regout ;
wire \inst4|data1[8]~485_combout ;
wire \inst4|data1[8]~486_combout ;
wire \inst4|registers[20][8]~regout ;
wire \inst4|data1[8]~487_combout ;
wire \inst4|data1[8]~490_combout ;
wire \inst4|registers[5][8]~regout ;
wire \inst4|registers[4][8]~regout ;
wire \inst4|data1[8]~493_combout ;
wire \inst4|data1[8]~494_combout ;
wire \inst4|registers[10][8]~regout ;
wire \inst4|data1[8]~495_combout ;
wire \inst4|registers[11][8]~regout ;
wire \inst4|data1[8]~496_combout ;
wire \inst4|registers[2][8]~regout ;
wire \inst4|data1[8]~497_combout ;
wire \inst4|registers[3][8]~regout ;
wire \inst4|data1[8]~498_combout ;
wire \inst4|data1[8]~499_combout ;
wire \inst4|data1[8]~500_combout ;
wire \inst4|registers[15][8]~regout ;
wire \inst4|data1[8]~501_combout ;
wire \inst4|data1[8]~502_combout ;
wire \inst4|data2[8]~483_combout ;
wire \inst4|data2[8]~484_combout ;
wire \inst4|data2[8]~485_combout ;
wire \inst4|data2[8]~487_combout ;
wire \inst4|data2[8]~488_combout ;
wire \inst4|data2[8]~493_combout ;
wire \inst4|data2[8]~495_combout ;
wire \inst4|data2[8]~496_combout ;
wire \inst4|data2[8]~497_combout ;
wire \inst4|data2[8]~498_combout ;
wire \inst4|data2[8]~499_combout ;
wire \inst4|registers[24][7]~regout ;
wire \inst4|data1[7]~508_combout ;
wire \inst4|registers[12][7]~regout ;
wire \inst4|data2[7]~506_combout ;
wire \inst4|data2[7]~507_combout ;
wire \inst4|data2[7]~508_combout ;
wire \inst4|data2[7]~509_combout ;
wire \inst4|data2[7]~510_combout ;
wire \inst4|data2[7]~511_combout ;
wire \inst4|data2[7]~516_combout ;
wire \inst4|data2[7]~517_combout ;
wire \inst4|data2[7]~518_combout ;
wire \inst4|data2[7]~519_combout ;
wire \inst4|data2[7]~520_combout ;
wire \inst4|data2[7]~521_combout ;
wire \inst4|registers[26][6]~regout ;
wire \inst4|registers[22][6]~regout ;
wire \inst4|registers[18][6]~regout ;
wire \inst4|data1[6]~527_combout ;
wire \inst4|registers[30][6]~regout ;
wire \inst4|data1[6]~528_combout ;
wire \inst4|registers[20][6]~regout ;
wire \inst4|data1[6]~529_combout ;
wire \inst4|data1[6]~530_combout ;
wire \inst4|data1[6]~531_combout ;
wire \inst4|registers[6][6]~regout ;
wire \inst4|registers[5][6]~regout ;
wire \inst4|registers[4][6]~regout ;
wire \inst4|data1[6]~535_combout ;
wire \inst4|registers[7][6]~regout ;
wire \inst4|data1[6]~536_combout ;
wire \inst4|registers[2][6]~regout ;
wire \inst4|data1[6]~539_combout ;
wire \inst4|registers[12][6]~regout ;
wire \inst4|data2[6]~527_combout ;
wire \inst4|data2[6]~528_combout ;
wire \inst4|data2[6]~529_combout ;
wire \inst4|data2[6]~535_combout ;
wire \inst4|data2[6]~536_combout ;
wire \inst4|data2[6]~537_combout ;
wire \inst4|data2[6]~538_combout ;
wire \inst4|data2[6]~539_combout ;
wire \inst4|data2[6]~540_combout ;
wire \inst4|data2[6]~541_combout ;
wire \inst4|data2[6]~542_combout ;
wire \inst4|data2[6]~543_combout ;
wire \inst4|data2[6]~544_combout ;
wire \inst4|registers[22][5]~regout ;
wire \inst4|registers[26][5]~regout ;
wire \inst4|data1[5]~546_combout ;
wire \inst4|data1[5]~547_combout ;
wire \inst4|data1[5]~548_combout ;
wire \inst4|data1[5]~550_combout ;
wire \inst4|data1[5]~551_combout ;
wire \inst4|registers[23][5]~regout ;
wire \inst4|registers[19][5]~regout ;
wire \inst4|data1[5]~553_combout ;
wire \inst4|registers[5][5]~regout ;
wire \inst4|registers[6][5]~regout ;
wire \inst4|registers[4][5]~regout ;
wire \inst4|data1[5]~558_combout ;
wire \inst4|registers[7][5]~regout ;
wire \inst4|data1[5]~559_combout ;
wire \inst4|registers[2][5]~regout ;
wire \inst4|data1[5]~560_combout ;
wire \inst4|registers[3][5]~regout ;
wire \inst4|data1[5]~561_combout ;
wire \inst4|data1[5]~562_combout ;
wire \inst4|registers[14][5]~regout ;
wire \inst4|registers[12][5]~regout ;
wire \inst4|data1[5]~563_combout ;
wire \inst4|data2[5]~553_combout ;
wire \inst4|data2[5]~554_combout ;
wire \inst4|data2[5]~556_combout ;
wire \inst4|data2[5]~557_combout ;
wire \inst4|data2[5]~558_combout ;
wire \inst4|data2[5]~559_combout ;
wire \inst4|data2[5]~560_combout ;
wire \inst4|data2[5]~561_combout ;
wire \inst4|data2[5]~562_combout ;
wire \inst4|data2[5]~563_combout ;
wire \inst4|data2[5]~564_combout ;
wire \inst4|data2[5]~565_combout ;
wire \inst4|registers[24][4]~regout ;
wire \inst4|registers[20][4]~regout ;
wire \inst4|data1[4]~571_combout ;
wire \inst4|registers[28][4]~regout ;
wire \inst4|data1[4]~572_combout ;
wire \inst4|data1[4]~574_combout ;
wire \inst4|data1[4]~575_combout ;
wire \inst4|data1[4]~577_combout ;
wire \inst4|registers[10][4]~regout ;
wire \inst4|data1[4]~579_combout ;
wire \inst4|data1[4]~580_combout ;
wire \inst4|registers[2][4]~regout ;
wire \inst4|data1[4]~581_combout ;
wire \inst4|registers[3][4]~regout ;
wire \inst4|data1[4]~582_combout ;
wire \inst4|data1[4]~583_combout ;
wire \inst4|data2[4]~569_combout ;
wire \inst4|data2[4]~570_combout ;
wire \inst4|data2[4]~571_combout ;
wire \inst4|data2[4]~572_combout ;
wire \inst4|data2[4]~573_combout ;
wire \inst4|data2[4]~579_combout ;
wire \inst4|data2[4]~581_combout ;
wire \inst4|data2[4]~582_combout ;
wire \inst4|data2[4]~584_combout ;
wire \inst4|data2[4]~585_combout ;
wire \inst4|registers[22][3]~regout ;
wire \inst4|registers[26][3]~regout ;
wire \inst4|registers[18][3]~regout ;
wire \inst4|data1[3]~588_combout ;
wire \inst4|registers[30][3]~regout ;
wire \inst4|data1[3]~589_combout ;
wire \inst4|registers[25][3]~regout ;
wire \inst4|registers[21][3]~regout ;
wire \inst4|data1[3]~590_combout ;
wire \inst4|registers[29][3]~regout ;
wire \inst4|data1[3]~591_combout ;
wire \inst4|registers[20][3]~regout ;
wire \inst4|registers[24][3]~regout ;
wire \inst4|data1[3]~592_combout ;
wire \inst4|registers[28][3]~regout ;
wire \inst4|data1[3]~593_combout ;
wire \inst4|data1[3]~594_combout ;
wire \inst4|registers[27][3]~regout ;
wire \inst4|registers[23][3]~regout ;
wire \inst4|registers[19][3]~regout ;
wire \inst4|data1[3]~595_combout ;
wire \inst4|data1[3]~596_combout ;
wire \inst4|data1[3]~597_combout ;
wire \inst4|registers[10][3]~regout ;
wire \inst4|data1[3]~598_combout ;
wire \inst4|registers[11][3]~regout ;
wire \inst4|data1[3]~599_combout ;
wire \inst4|registers[5][3]~regout ;
wire \inst4|registers[6][3]~regout ;
wire \inst4|registers[4][3]~regout ;
wire \inst4|data1[3]~600_combout ;
wire \inst4|registers[7][3]~regout ;
wire \inst4|data1[3]~601_combout ;
wire \inst4|registers[2][3]~regout ;
wire \inst4|data1[3]~602_combout ;
wire \inst4|registers[3][3]~regout ;
wire \inst4|data1[3]~603_combout ;
wire \inst4|data1[3]~604_combout ;
wire \inst4|registers[13][3]~regout ;
wire \inst4|registers[14][3]~regout ;
wire \inst4|registers[12][3]~regout ;
wire \inst4|data1[3]~605_combout ;
wire \inst4|registers[15][3]~regout ;
wire \inst4|data1[3]~606_combout ;
wire \inst4|data1[3]~607_combout ;
wire \inst4|data1[3]~608_combout ;
wire \inst4|data2[3]~588_combout ;
wire \inst4|data2[3]~589_combout ;
wire \inst4|data2[3]~590_combout ;
wire \inst4|data2[3]~591_combout ;
wire \inst4|data2[3]~592_combout ;
wire \inst4|data2[3]~593_combout ;
wire \inst4|data2[3]~594_combout ;
wire \inst4|data2[3]~595_combout ;
wire \inst4|data2[3]~596_combout ;
wire \inst4|data2[3]~597_combout ;
wire \inst4|data2[3]~598_combout ;
wire \inst4|data2[3]~599_combout ;
wire \inst4|data2[3]~600_combout ;
wire \inst4|data2[3]~601_combout ;
wire \inst4|data2[3]~602_combout ;
wire \inst4|data2[3]~603_combout ;
wire \inst4|data2[3]~604_combout ;
wire \inst4|data2[3]~605_combout ;
wire \inst4|data2[3]~606_combout ;
wire \inst4|data2[3]~607_combout ;
wire \inst4|data2[3]~608_combout ;
wire \inst4|registers[21][2]~regout ;
wire \inst4|registers[25][2]~regout ;
wire \inst4|data1[2]~609_combout ;
wire \inst4|registers[29][2]~regout ;
wire \inst4|data1[2]~610_combout ;
wire \inst4|registers[26][2]~regout ;
wire \inst4|registers[22][2]~regout ;
wire \inst4|registers[18][2]~regout ;
wire \inst4|data1[2]~611_combout ;
wire \inst4|registers[30][2]~regout ;
wire \inst4|data1[2]~612_combout ;
wire \inst4|registers[24][2]~regout ;
wire \inst4|registers[20][2]~regout ;
wire \inst4|data1[2]~613_combout ;
wire \inst4|registers[28][2]~regout ;
wire \inst4|data1[2]~614_combout ;
wire \inst4|data1[2]~615_combout ;
wire \inst4|registers[23][2]~regout ;
wire \inst4|registers[27][2]~regout ;
wire \inst4|registers[19][2]~regout ;
wire \inst4|data1[2]~616_combout ;
wire \inst4|data1[2]~617_combout ;
wire \inst4|data1[2]~618_combout ;
wire \inst4|registers[6][2]~regout ;
wire \inst4|registers[5][2]~regout ;
wire \inst4|registers[4][2]~regout ;
wire \inst4|data1[2]~619_combout ;
wire \inst4|registers[7][2]~regout ;
wire \inst4|data1[2]~620_combout ;
wire \inst4|data1[2]~621_combout ;
wire \inst4|registers[2][2]~regout ;
wire \inst4|data1[2]~623_combout ;
wire \inst4|registers[12][2]~regout ;
wire \inst4|data2[2]~609_combout ;
wire \inst4|data2[2]~610_combout ;
wire \inst4|data2[2]~611_combout ;
wire \inst4|data2[2]~612_combout ;
wire \inst4|data2[2]~613_combout ;
wire \inst4|data2[2]~614_combout ;
wire \inst4|data2[2]~615_combout ;
wire \inst4|data2[2]~616_combout ;
wire \inst4|data2[2]~617_combout ;
wire \inst4|data2[2]~618_combout ;
wire \inst4|data2[2]~619_combout ;
wire \inst4|data2[2]~620_combout ;
wire \inst4|data2[2]~623_combout ;
wire \inst4|data2[2]~624_combout ;
wire \inst4|data2[2]~626_combout ;
wire \inst4|registers[22][1]~regout ;
wire \inst4|registers[26][1]~regout ;
wire \inst4|registers[18][1]~regout ;
wire \inst4|data1[1]~630_combout ;
wire \inst4|registers[30][1]~regout ;
wire \inst4|data1[1]~631_combout ;
wire \inst4|registers[25][1]~regout ;
wire \inst4|registers[21][1]~regout ;
wire \inst4|data1[1]~632_combout ;
wire \inst4|registers[29][1]~regout ;
wire \inst4|data1[1]~633_combout ;
wire \inst4|registers[24][1]~regout ;
wire \inst4|data1[1]~634_combout ;
wire \inst4|registers[19][1]~regout ;
wire \inst4|data1[1]~640_combout ;
wire \inst4|data1[1]~641_combout ;
wire \inst4|registers[5][1]~regout ;
wire \inst4|registers[6][1]~regout ;
wire \inst4|data1[1]~642_combout ;
wire \inst4|data1[1]~643_combout ;
wire \inst4|data1[1]~644_combout ;
wire \inst4|data1[1]~645_combout ;
wire \inst4|data1[1]~646_combout ;
wire \inst4|registers[13][1]~regout ;
wire \inst4|registers[14][1]~regout ;
wire \inst4|registers[12][1]~regout ;
wire \inst4|data1[1]~647_combout ;
wire \inst4|registers[15][1]~regout ;
wire \inst4|data1[1]~648_combout ;
wire \inst4|data1[1]~649_combout ;
wire \inst4|data2[1]~630_combout ;
wire \inst4|data2[1]~631_combout ;
wire \inst4|data2[1]~632_combout ;
wire \inst4|data2[1]~633_combout ;
wire \inst4|data2[1]~634_combout ;
wire \inst4|data2[1]~635_combout ;
wire \inst4|data2[1]~636_combout ;
wire \inst4|data2[1]~637_combout ;
wire \inst4|data2[1]~638_combout ;
wire \inst4|data2[1]~639_combout ;
wire \inst4|data2[1]~640_combout ;
wire \inst4|data2[1]~644_combout ;
wire \inst4|data2[1]~647_combout ;
wire \inst4|data2[1]~648_combout ;
wire \inst4|registers[21][0]~regout ;
wire \inst4|registers[25][0]~regout ;
wire \inst4|data1[0]~651_combout ;
wire \inst4|registers[29][0]~regout ;
wire \inst4|data1[0]~652_combout ;
wire \inst4|registers[26][0]~regout ;
wire \inst4|registers[22][0]~regout ;
wire \inst4|registers[18][0]~regout ;
wire \inst4|data1[0]~653_combout ;
wire \inst4|registers[30][0]~regout ;
wire \inst4|data1[0]~654_combout ;
wire \inst4|registers[10][0]~regout ;
wire \inst4|data1[0]~663_combout ;
wire \inst4|data1[0]~664_combout ;
wire \inst4|data1[0]~665_combout ;
wire \inst4|data1[0]~666_combout ;
wire \inst4|data1[0]~667_combout ;
wire \inst4|data2[0]~651_combout ;
wire \inst4|data2[0]~652_combout ;
wire \inst4|data2[0]~653_combout ;
wire \inst4|data2[0]~654_combout ;
wire \inst4|data2[0]~663_combout ;
wire \inst6|Mux0~8_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ;
wire \inst6|Mux17~2_combout ;
wire \inst6|Mux2~2_combout ;
wire \inst6|Mux3~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ;
wire \inst6|Mux6~2_combout ;
wire \inst6|Mux10~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ;
wire \inst6|Mux12~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ;
wire \inst6|Mux14~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ;
wire \inst6|Mux21~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ;
wire \inst6|Mux23~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ;
wire \inst6|Mux26~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ;
wire \inst6|Mux29~2_combout ;
wire \inst6|Mux0~10_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \inst18|out[2]~2_combout ;
wire \inst1|out[30]~1_combout ;
wire \inst1|out[28]~5_combout ;
wire \inst6|Equal0~0_combout ;
wire \inst6|Equal0~7_combout ;
wire \inst9|out[22]~9_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst32|Equal0~0_combout ;
wire \inst32|Equal0~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst36|WideOr7~0_combout ;
wire \inst36|Decoder0~5_combout ;
wire \inst36|Jump~1_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst6|Mux2~4_combout ;
wire \inst6|Mux3~4_combout ;
wire \inst6|Mux4~4_combout ;
wire \inst6|Mux6~4_combout ;
wire \inst6|Mux10~4_combout ;
wire \inst6|Mux12~4_combout ;
wire \inst6|Mux14~4_combout ;
wire \inst6|Mux21~4_combout ;
wire \inst6|Mux23~4_combout ;
wire \inst6|Mux26~4_combout ;
wire \inst6|Mux29~4_combout ;
wire \inst6|Mux0~13_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \inst36|EscreveMem~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst12|inst|Add0~1 ;
wire \inst12|inst|Add0~3 ;
wire \inst12|inst|Add0~5 ;
wire \inst12|inst|Add0~6_combout ;
wire \inst9|out[5]~28_combout ;
wire \inst12|inst|Add0~7 ;
wire \inst12|inst|Add0~8_combout ;
wire \inst9|out[6]~27_combout ;
wire \inst12|inst|Add0~9 ;
wire \inst12|inst|Add0~10_combout ;
wire \inst9|out[7]~26_combout ;
wire \inst12|inst|Add0~11 ;
wire \inst12|inst|Add0~12_combout ;
wire \inst9|out[8]~25_combout ;
wire \inst12|inst|Add0~13 ;
wire \inst12|inst|Add0~14_combout ;
wire \inst9|out[9]~24_combout ;
wire \inst12|inst|Add0~15 ;
wire \inst12|inst|Add0~17 ;
wire \inst12|inst|Add0~18_combout ;
wire \inst12|inst|Add0~19 ;
wire \inst12|inst|Add0~20_combout ;
wire \inst11|inst2|Add0~19 ;
wire \inst11|inst2|Add0~20_combout ;
wire \inst9|out[12]~21_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst11|inst2|Add0~21 ;
wire \inst11|inst2|Add0~22_combout ;
wire \inst12|inst|Add0~21 ;
wire \inst12|inst|Add0~22_combout ;
wire \inst9|out[13]~20_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst36|WideOr0~0_combout ;
wire \inst36|Decoder0~0_combout ;
wire \inst36|WideOr0~1_combout ;
wire \inst36|WideOr0~1clkctrl_outclk ;
wire \inst36|Jump~combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst11|inst2|Add0~1 ;
wire \inst11|inst2|Add0~3 ;
wire \inst11|inst2|Add0~5 ;
wire \inst11|inst2|Add0~7 ;
wire \inst11|inst2|Add0~9 ;
wire \inst11|inst2|Add0~11 ;
wire \inst11|inst2|Add0~13 ;
wire \inst11|inst2|Add0~15 ;
wire \inst11|inst2|Add0~17 ;
wire \inst11|inst2|Add0~18_combout ;
wire \inst9|out[11]~22_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst11|inst2|Add0~16_combout ;
wire \inst12|inst|Add0~16_combout ;
wire \inst9|out[10]~23_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst11|inst2|Add0~4_combout ;
wire \inst9|out[4]~29_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst36|Jump~0_combout ;
wire \inst36|Decoder0~2_combout ;
wire \inst36|Jal~combout ;
wire \inst32|Equal0~3_combout ;
wire \inst32|Add0~20_combout ;
wire \inst32|Equal0~2_combout ;
wire \inst32|Add0~10_combout ;
wire \inst32|Equal0~1_combout ;
wire \inst32|Equal0~4_combout ;
wire \inst32|i~0_combout ;
wire \inst32|Add0~0_combout ;
wire \inst32|Add0~1 ;
wire \inst32|Add0~3 ;
wire \inst32|Add0~4_combout ;
wire \inst32|Add0~5 ;
wire \inst32|Add0~7 ;
wire \inst32|Add0~8_combout ;
wire \inst32|Add0~9 ;
wire \inst32|Add0~11 ;
wire \inst32|Add0~13 ;
wire \inst32|Add0~14_combout ;
wire \inst32|Add0~15 ;
wire \inst32|Add0~17 ;
wire \inst32|Add0~18_combout ;
wire \inst32|Add0~19 ;
wire \inst32|Add0~21 ;
wire \inst32|Add0~22_combout ;
wire \inst32|Add0~23 ;
wire \inst32|Add0~25 ;
wire \inst32|Add0~26_combout ;
wire \inst32|Add0~27 ;
wire \inst32|Add0~28_combout ;
wire \inst32|Add0~29 ;
wire \inst32|Add0~30_combout ;
wire \inst32|Add0~31 ;
wire \inst32|Add0~32_combout ;
wire \inst32|Add0~33 ;
wire \inst32|Add0~34_combout ;
wire \inst32|Add0~35 ;
wire \inst32|Add0~36_combout ;
wire \inst32|Add0~37 ;
wire \inst32|Add0~39 ;
wire \inst32|Add0~40_combout ;
wire \inst32|Add0~41 ;
wire \inst32|Add0~43 ;
wire \inst32|Add0~45 ;
wire \inst32|Add0~46_combout ;
wire \inst32|Add0~47 ;
wire \inst32|Add0~49 ;
wire \inst32|Add0~50_combout ;
wire \inst32|Add0~51 ;
wire \inst32|Add0~53 ;
wire \inst32|Add0~54_combout ;
wire \inst32|Add0~55 ;
wire \inst32|Add0~56_combout ;
wire \inst32|Add0~57 ;
wire \inst32|Add0~58_combout ;
wire \inst32|Add0~59 ;
wire \inst32|Add0~60_combout ;
wire \inst32|Equal0~8_combout ;
wire \inst32|Add0~52_combout ;
wire \inst32|Add0~48_combout ;
wire \inst32|Equal0~7_combout ;
wire \inst32|Add0~38_combout ;
wire \inst32|Equal0~5_combout ;
wire \inst32|Equal0~9_combout ;
wire \inst32|Equal0~10_combout ;
wire \inst32|clock~regout ;
wire \inst32|clock~clkctrl_outclk ;
wire \inst36|Branch~0_combout ;
wire \inst6|Mux0~6_combout ;
wire \inst36|Decoder0~4_combout ;
wire \inst36|RegDst~combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst18|out[3]~4_combout ;
wire \inst18|out[0]~0_combout ;
wire \inst18|out[1]~1_combout ;
wire \inst4|Decoder0~0_combout ;
wire \inst18|out[4]~3_combout ;
wire \inst4|Decoder0~1_combout ;
wire \inst4|registers[1][15]~regout ;
wire \inst4|Decoder0~15_combout ;
wire \inst4|Decoder0~34_combout ;
wire \inst4|registers[0][15]~regout ;
wire \inst4|data1[15]~350_combout ;
wire \inst4|Decoder0~4_combout ;
wire \inst4|Decoder0~33_combout ;
wire \inst4|registers[2][15]~regout ;
wire \inst4|data1[15]~351_combout ;
wire \inst4|Decoder0~21_combout ;
wire \inst4|Decoder0~32_combout ;
wire \inst4|registers[7][15]~regout ;
wire \inst4|Decoder0~9_combout ;
wire \inst4|Decoder0~29_combout ;
wire \inst4|registers[5][15]~regout ;
wire \inst4|data1[15]~349_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst4|data1[15]~352_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst4|Decoder0~2_combout ;
wire \inst4|Decoder0~37_combout ;
wire \inst4|registers[14][15]~regout ;
wire \inst4|data1[15]~353_combout ;
wire \inst4|Decoder0~36_combout ;
wire \inst4|registers[13][15]~regout ;
wire \inst4|Decoder0~39_combout ;
wire \inst4|registers[15][15]~regout ;
wire \inst4|data1[15]~354_combout ;
wire \inst4|data1[15]~355_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Decoder0~19_combout ;
wire \inst4|Decoder0~20_combout ;
wire \inst4|registers[27][15]~regout ;
wire \inst4|Decoder0~23_combout ;
wire \inst4|registers[19][15]~regout ;
wire \inst4|Decoder0~22_combout ;
wire \inst4|registers[23][15]~regout ;
wire \inst4|data1[15]~343_combout ;
wire \inst4|data1[15]~344_combout ;
wire \inst4|Decoder0~3_combout ;
wire \inst4|registers[22][15]~regout ;
wire \inst4|Decoder0~5_combout ;
wire \inst4|registers[26][15]~regout ;
wire \inst4|Decoder0~6_combout ;
wire \inst4|registers[18][15]~regout ;
wire \inst4|data1[15]~336_combout ;
wire \inst4|data1[15]~337_combout ;
wire \inst4|data1[15]~345_combout ;
wire \inst4|data1[15]~356_combout ;
wire \inst5|ULAopcode[0]~0_combout ;
wire \inst6|Mux17~4_combout ;
wire \inst11|inst2|Add0~23 ;
wire \inst11|inst2|Add0~24_combout ;
wire \inst9|out[14]~19_combout ;
wire \inst12|inst|Add0~23 ;
wire \inst12|inst|Add0~24_combout ;
wire \inst1|out[14]~24_combout ;
wire \inst4|Decoder0~7_combout ;
wire \inst4|registers[30][14]~regout ;
wire \inst4|registers[26][14]~regout ;
wire \inst4|registers[22][14]~regout ;
wire \inst4|data1[14]~359_combout ;
wire \inst4|data1[14]~360_combout ;
wire \inst4|data1[14]~363_combout ;
wire \inst4|Decoder0~12_combout ;
wire \inst4|registers[29][14]~regout ;
wire \inst4|Decoder0~10_combout ;
wire \inst4|registers[21][14]~regout ;
wire \inst4|data1[14]~358_combout ;
wire \inst4|data1[14]~366_combout ;
wire \inst4|data1[14]~377_combout ;
wire \inst36|WideOr2~0_combout ;
wire \inst36|WideOr2~1_combout ;
wire \inst36|OrigUla~combout ;
wire \inst1|out[13]~25_combout ;
wire \inst4|Decoder0~30_combout ;
wire \inst4|registers[6][13]~regout ;
wire \inst4|Decoder0~13_combout ;
wire \inst4|Decoder0~31_combout ;
wire \inst4|registers[4][13]~regout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst4|data2[13]~390_combout ;
wire \inst4|registers[7][13]~regout ;
wire \inst4|data2[13]~391_combout ;
wire \inst4|data2[13]~394_combout ;
wire \inst4|registers[13][13]~regout ;
wire \inst4|registers[15][13]~regout ;
wire \inst4|data2[13]~396_combout ;
wire \inst4|data2[13]~397_combout ;
wire \inst4|Equal1~0_combout ;
wire \inst4|data2[13]~398_combout ;
wire \inst30|out[13]~18_combout ;
wire \inst1|out[12]~26_combout ;
wire \inst4|registers[27][12]~regout ;
wire \inst4|data1[12]~406_combout ;
wire \inst4|registers[23][12]~regout ;
wire \inst4|data1[12]~407_combout ;
wire \inst4|registers[30][12]~regout ;
wire \inst4|registers[26][12]~regout ;
wire \inst4|data1[12]~402_combout ;
wire \inst4|Decoder0~14_combout ;
wire \inst4|registers[20][12]~regout ;
wire \inst4|data1[12]~403_combout ;
wire \inst4|Decoder0~16_combout ;
wire \inst4|registers[24][12]~regout ;
wire \inst4|Decoder0~18_combout ;
wire \inst4|registers[28][12]~regout ;
wire \inst4|data1[12]~404_combout ;
wire \inst4|data1[12]~405_combout ;
wire \inst4|data1[12]~408_combout ;
wire \inst4|registers[2][12]~regout ;
wire \inst4|data1[12]~413_combout ;
wire \inst4|Decoder0~35_combout ;
wire \inst4|registers[3][12]~regout ;
wire \inst4|registers[1][12]~regout ;
wire \inst4|data1[12]~414_combout ;
wire \inst4|Decoder0~25_combout ;
wire \inst4|registers[10][12]~regout ;
wire \inst4|Decoder0~27_combout ;
wire \inst4|registers[8][12]~regout ;
wire \inst4|data1[12]~411_combout ;
wire \inst4|Decoder0~26_combout ;
wire \inst4|registers[9][12]~regout ;
wire \inst4|Decoder0~28_combout ;
wire \inst4|registers[11][12]~regout ;
wire \inst4|data1[12]~412_combout ;
wire \inst4|data1[12]~415_combout ;
wire \inst4|Decoder0~38_combout ;
wire \inst4|registers[12][12]~regout ;
wire \inst4|registers[13][12]~regout ;
wire \inst4|data1[12]~416_combout ;
wire \inst4|registers[14][12]~regout ;
wire \inst4|registers[15][12]~regout ;
wire \inst4|data1[12]~417_combout ;
wire \inst4|registers[4][12]~regout ;
wire \inst4|registers[5][12]~regout ;
wire \inst4|data1[12]~409_combout ;
wire \inst4|registers[6][12]~regout ;
wire \inst4|registers[7][12]~regout ;
wire \inst4|data1[12]~410_combout ;
wire \inst4|data1[12]~418_combout ;
wire \inst4|data1[12]~419_combout ;
wire \inst36|Decoder0~3_combout ;
wire \inst36|MemparaReg~combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ;
wire \inst4|registers[7][10]~regout ;
wire \inst4|registers[6][10]~regout ;
wire \inst4|data2[10]~452_combout ;
wire \inst4|registers[9][10]~regout ;
wire \inst4|registers[11][10]~regout ;
wire \inst4|data2[10]~454_combout ;
wire \inst4|registers[3][10]~regout ;
wire \inst4|registers[1][10]~regout ;
wire \inst4|data2[10]~456_combout ;
wire \inst4|data2[10]~457_combout ;
wire \inst4|registers[13][10]~regout ;
wire \inst4|registers[12][10]~regout ;
wire \inst4|data2[10]~458_combout ;
wire \inst4|registers[15][10]~regout ;
wire \inst4|data2[10]~459_combout ;
wire \inst4|data2[10]~460_combout ;
wire \inst4|Decoder0~8_combout ;
wire \inst4|registers[25][10]~regout ;
wire \inst4|Decoder0~11_combout ;
wire \inst4|registers[17][10]~regout ;
wire \inst4|data2[10]~441_combout ;
wire \inst4|registers[29][10]~regout ;
wire \inst4|registers[21][10]~regout ;
wire \inst4|data2[10]~442_combout ;
wire \inst4|registers[23][10]~regout ;
wire \inst4|Decoder0~24_combout ;
wire \inst4|registers[31][10]~regout ;
wire \inst4|registers[27][10]~regout ;
wire \inst4|registers[19][10]~regout ;
wire \inst4|data2[10]~448_combout ;
wire \inst4|data2[10]~449_combout ;
wire \inst4|data2[10]~450_combout ;
wire \inst4|data2[10]~461_combout ;
wire \inst4|registers[14][2]~regout ;
wire \inst4|registers[15][2]~regout ;
wire \inst4|data2[2]~627_combout ;
wire \inst4|registers[10][2]~regout ;
wire \inst4|registers[8][2]~regout ;
wire \inst4|data2[2]~621_combout ;
wire \inst4|registers[11][2]~regout ;
wire \inst4|registers[9][2]~regout ;
wire \inst4|data2[2]~622_combout ;
wire \inst4|data2[2]~625_combout ;
wire \inst4|data2[2]~628_combout ;
wire \inst4|data2[2]~629_combout ;
wire \inst36|WideOr13~0_combout ;
wire \inst36|WideOr13~1_combout ;
wire \inst6|Mux17~3_combout ;
wire \inst30|out[3]~28_combout ;
wire \inst30|out[2]~29_combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ;
wire \inst12|inst|Add0~4_combout ;
wire \inst4|registers[23][4]~regout ;
wire \inst4|registers[31][4]~regout ;
wire \inst4|registers[27][4]~regout ;
wire \inst4|registers[19][4]~regout ;
wire \inst4|data2[4]~574_combout ;
wire \inst4|data2[4]~575_combout ;
wire \inst4|data2[4]~567_combout ;
wire \inst4|registers[29][4]~regout ;
wire \inst4|data2[4]~568_combout ;
wire \inst4|data2[4]~576_combout ;
wire \inst4|registers[7][4]~regout ;
wire \inst4|registers[4][4]~regout ;
wire \inst4|registers[5][4]~regout ;
wire \inst4|data2[4]~577_combout ;
wire \inst4|data2[4]~578_combout ;
wire \inst4|registers[9][4]~regout ;
wire \inst4|registers[11][4]~regout ;
wire \inst4|data2[4]~580_combout ;
wire \inst4|data2[4]~583_combout ;
wire \inst4|data2[4]~586_combout ;
wire \inst4|data2[4]~587_combout ;
wire \inst1|out[5]~33_combout ;
wire \inst4|registers[29][5]~regout ;
wire \inst4|registers[25][5]~regout ;
wire \inst4|data1[5]~549_combout ;
wire \inst4|data1[5]~552_combout ;
wire \inst4|registers[27][5]~regout ;
wire \inst4|registers[31][5]~regout ;
wire \inst4|data1[5]~554_combout ;
wire \inst4|data1[5]~555_combout ;
wire \inst4|registers[11][5]~regout ;
wire \inst4|registers[10][5]~regout ;
wire \inst4|registers[8][5]~regout ;
wire \inst4|registers[9][5]~regout ;
wire \inst4|data1[5]~556_combout ;
wire \inst4|data1[5]~557_combout ;
wire \inst4|registers[13][5]~regout ;
wire \inst4|registers[15][5]~regout ;
wire \inst4|data1[5]~564_combout ;
wire \inst4|data1[5]~565_combout ;
wire \inst4|data1[5]~566_combout ;
wire \inst30|out[5]~26_combout ;
wire \inst6|Mux26~3_combout ;
wire \inst4|registers[25][6]~regout ;
wire \inst4|registers[17][6]~regout ;
wire \inst4|data2[6]~525_combout ;
wire \inst4|registers[29][6]~regout ;
wire \inst4|data2[6]~526_combout ;
wire \inst4|registers[19][6]~regout ;
wire \inst4|data2[6]~532_combout ;
wire \inst4|registers[31][6]~regout ;
wire \inst4|data2[6]~533_combout ;
wire \inst4|registers[24][6]~regout ;
wire \inst4|registers[28][6]~regout ;
wire \inst4|data2[6]~530_combout ;
wire \inst4|data2[6]~531_combout ;
wire \inst4|data2[6]~534_combout ;
wire \inst4|data2[6]~545_combout ;
wire \inst30|out[7]~24_combout ;
wire \inst30|out[6]~25_combout ;
wire \inst12|inst|Add0~25 ;
wire \inst12|inst|Add0~26_combout ;
wire \inst11|inst2|Add0~25 ;
wire \inst11|inst2|Add0~26_combout ;
wire \inst9|out[15]~18_combout ;
wire \inst12|inst|Add0~27 ;
wire \inst12|inst|Add0~28_combout ;
wire \inst9|out[16]~17_combout ;
wire \inst12|inst|Add0~29 ;
wire \inst12|inst|Add0~31 ;
wire \inst12|inst|Add0~33 ;
wire \inst12|inst|Add0~34_combout ;
wire \inst12|inst|Add0~32_combout ;
wire \inst12|inst|Add0~30_combout ;
wire \inst11|inst2|Add0~27 ;
wire \inst11|inst2|Add0~29 ;
wire \inst11|inst2|Add0~31 ;
wire \inst11|inst2|Add0~33 ;
wire \inst11|inst2|Add0~34_combout ;
wire \inst9|out[19]~14_combout ;
wire \inst12|inst|Add0~35 ;
wire \inst12|inst|Add0~36_combout ;
wire \inst11|inst2|Add0~35 ;
wire \inst11|inst2|Add0~37 ;
wire \inst11|inst2|Add0~39 ;
wire \inst11|inst2|Add0~41 ;
wire \inst11|inst2|Add0~42_combout ;
wire \inst9|out[23]~8_combout ;
wire \inst11|inst2|Add0~38_combout ;
wire \inst9|out[21]~12_combout ;
wire \inst12|inst|Add0~37 ;
wire \inst12|inst|Add0~39 ;
wire \inst12|inst|Add0~41 ;
wire \inst12|inst|Add0~42_combout ;
wire \inst11|inst2|Add0~43 ;
wire \inst11|inst2|Add0~44_combout ;
wire \inst9|out[24]~7_combout ;
wire \inst12|inst|Add0~43 ;
wire \inst12|inst|Add0~44_combout ;
wire \inst11|inst2|Add0~45 ;
wire \inst11|inst2|Add0~47 ;
wire \inst11|inst2|Add0~49 ;
wire \inst11|inst2|Add0~51 ;
wire \inst11|inst2|Add0~53 ;
wire \inst11|inst2|Add0~55 ;
wire \inst11|inst2|Add0~56_combout ;
wire \inst9|out[30]~1_combout ;
wire \inst11|inst2|Add0~54_combout ;
wire \inst9|out[29]~2_combout ;
wire \inst11|inst2|Add0~52_combout ;
wire \inst12|inst|Add0~45 ;
wire \inst12|inst|Add0~46_combout ;
wire \inst9|out[25]~6_combout ;
wire \inst12|inst|Add0~47 ;
wire \inst12|inst|Add0~49 ;
wire \inst12|inst|Add0~50_combout ;
wire \inst9|out[27]~4_combout ;
wire \inst12|inst|Add0~51 ;
wire \inst12|inst|Add0~52_combout ;
wire \inst9|out[28]~3_combout ;
wire \inst12|inst|Add0~53 ;
wire \inst12|inst|Add0~55 ;
wire \inst12|inst|Add0~56_combout ;
wire \inst11|inst2|Add0~57 ;
wire \inst11|inst2|Add0~58_combout ;
wire \inst9|out[31]~0_combout ;
wire \inst12|inst|Add0~57 ;
wire \inst12|inst|Add0~58_combout ;
wire \inst1|out[31]~0_combout ;
wire \inst4|registers[27][31]~regout ;
wire \inst4|registers[19][31]~regout ;
wire \inst4|registers[23][31]~regout ;
wire \inst4|data1[31]~7_combout ;
wire \inst4|data1[31]~8_combout ;
wire \inst4|registers[26][31]~regout ;
wire \inst4|registers[18][31]~regout ;
wire \inst4|data1[31]~0_combout ;
wire \inst4|registers[22][31]~regout ;
wire \inst4|data1[31]~1_combout ;
wire \inst4|data1[31]~9_combout ;
wire \inst4|data1[31]~20_combout ;
wire \inst4|registers[0][31]~regout ;
wire \inst4|data2[31]~14_combout ;
wire \inst4|registers[3][31]~regout ;
wire \inst4|data2[31]~15_combout ;
wire \inst4|registers[5][31]~regout ;
wire \inst4|registers[7][31]~regout ;
wire \inst4|data2[31]~13_combout ;
wire \inst4|data2[31]~16_combout ;
wire \inst4|registers[9][31]~regout ;
wire \inst4|registers[8][31]~regout ;
wire \inst4|data2[31]~10_combout ;
wire \inst4|registers[11][31]~regout ;
wire \inst4|registers[10][31]~regout ;
wire \inst4|data2[31]~11_combout ;
wire \inst4|data2[31]~19_combout ;
wire \inst4|registers[17][31]~regout ;
wire \inst4|data2[31]~2_combout ;
wire \inst4|registers[29][31]~regout ;
wire \inst4|registers[25][31]~regout ;
wire \inst4|data2[31]~3_combout ;
wire \inst4|registers[20][31]~regout ;
wire \inst4|registers[28][31]~regout ;
wire \inst4|registers[24][31]~regout ;
wire \inst4|Decoder0~17_combout ;
wire \inst4|registers[16][31]~regout ;
wire \inst4|data2[31]~4_combout ;
wire \inst4|data2[31]~5_combout ;
wire \inst4|data2[31]~6_combout ;
wire \inst4|registers[30][31]~regout ;
wire \inst4|data2[31]~0_combout ;
wire \inst4|data2[31]~1_combout ;
wire \inst4|data2[31]~9_combout ;
wire \inst4|data2[31]~20_combout ;
wire \inst30|out[31]~0_combout ;
wire \inst4|registers[18][30]~regout ;
wire \inst4|data2[30]~23_combout ;
wire \inst4|registers[30][30]~regout ;
wire \inst4|data2[30]~24_combout ;
wire \inst4|registers[20][30]~regout ;
wire \inst4|registers[16][30]~regout ;
wire \inst4|data2[30]~25_combout ;
wire \inst4|registers[28][30]~regout ;
wire \inst4|registers[24][30]~regout ;
wire \inst4|data2[30]~26_combout ;
wire \inst4|data2[30]~27_combout ;
wire \inst4|registers[23][30]~regout ;
wire \inst4|registers[31][30]~regout ;
wire \inst4|data2[30]~29_combout ;
wire \inst4|data2[30]~30_combout ;
wire \inst4|data2[30]~41_combout ;
wire \inst1|out[8]~30_combout ;
wire \inst4|registers[31][8]~regout ;
wire \inst4|registers[27][8]~regout ;
wire \inst4|registers[19][8]~regout ;
wire \inst4|data2[8]~490_combout ;
wire \inst4|data2[8]~491_combout ;
wire \inst4|registers[26][8]~regout ;
wire \inst4|registers[30][8]~regout ;
wire \inst4|data2[8]~486_combout ;
wire \inst4|data2[8]~489_combout ;
wire \inst4|data2[8]~492_combout ;
wire \inst4|registers[7][8]~regout ;
wire \inst4|registers[6][8]~regout ;
wire \inst4|data2[8]~494_combout ;
wire \inst4|registers[13][8]~regout ;
wire \inst4|registers[12][8]~regout ;
wire \inst4|data2[8]~500_combout ;
wire \inst4|registers[14][8]~regout ;
wire \inst4|data2[8]~501_combout ;
wire \inst4|data2[8]~502_combout ;
wire \inst4|data2[8]~503_combout ;
wire \inst30|out[8]~23_combout ;
wire \inst4|registers[24][8]~regout ;
wire \inst4|registers[28][8]~regout ;
wire \inst4|data1[8]~488_combout ;
wire \inst4|data1[8]~489_combout ;
wire \inst4|registers[23][8]~regout ;
wire \inst4|data1[8]~491_combout ;
wire \inst4|data1[8]~492_combout ;
wire \inst4|data1[8]~503_combout ;
wire \inst6|Mux23~3_combout ;
wire \inst4|registers[1][9]~regout ;
wire \inst4|data2[9]~476_combout ;
wire \inst4|registers[3][9]~regout ;
wire \inst4|data2[9]~477_combout ;
wire \inst4|data2[9]~478_combout ;
wire \inst4|registers[14][9]~regout ;
wire \inst4|registers[12][9]~regout ;
wire \inst4|data2[9]~479_combout ;
wire \inst4|registers[13][9]~regout ;
wire \inst4|data2[9]~480_combout ;
wire \inst4|data2[9]~481_combout ;
wire \inst4|data2[9]~482_combout ;
wire \inst30|out[10]~21_combout ;
wire \inst6|Mux21~3_combout ;
wire \inst30|out[12]~19_combout ;
wire \inst6|Add0~24_combout ;
wire \inst6|Mux19~4_combout ;
wire \inst6|Mux19~2_combout ;
wire \inst6|Mux19~3_combout ;
wire \inst6|Add0~26_combout ;
wire \inst6|Mux18~4_combout ;
wire \inst4|data1[13]~396_combout ;
wire \inst4|registers[5][13]~regout ;
wire \inst4|data1[13]~391_combout ;
wire \inst4|registers[0][13]~regout ;
wire \inst4|data1[13]~392_combout ;
wire \inst4|registers[2][13]~regout ;
wire \inst4|registers[3][13]~regout ;
wire \inst4|data1[13]~393_combout ;
wire \inst4|data1[13]~394_combout ;
wire \inst4|registers[10][13]~regout ;
wire \inst4|registers[8][13]~regout ;
wire \inst4|registers[9][13]~regout ;
wire \inst4|data1[13]~388_combout ;
wire \inst4|data1[13]~389_combout ;
wire \inst4|data1[13]~397_combout ;
wire \inst4|data1[13]~398_combout ;
wire \inst30|out[9]~22_combout ;
wire \inst1|out[7]~31_combout ;
wire \inst4|registers[10][7]~regout ;
wire \inst4|registers[8][7]~regout ;
wire \inst4|registers[9][7]~regout ;
wire \inst4|data1[7]~514_combout ;
wire \inst4|data1[7]~515_combout ;
wire \inst4|registers[13][7]~regout ;
wire \inst4|registers[14][7]~regout ;
wire \inst4|data1[7]~521_combout ;
wire \inst4|data1[7]~522_combout ;
wire \inst4|registers[3][7]~regout ;
wire \inst4|registers[2][7]~regout ;
wire \inst4|registers[0][7]~regout ;
wire \inst4|registers[1][7]~regout ;
wire \inst4|data1[7]~518_combout ;
wire \inst4|data1[7]~519_combout ;
wire \inst4|registers[7][7]~regout ;
wire \inst4|registers[5][7]~regout ;
wire \inst4|registers[6][7]~regout ;
wire \inst4|registers[4][7]~regout ;
wire \inst4|data1[7]~516_combout ;
wire \inst4|data1[7]~517_combout ;
wire \inst4|data1[7]~520_combout ;
wire \inst4|data1[7]~523_combout ;
wire \inst4|registers[27][7]~regout ;
wire \inst4|registers[19][7]~regout ;
wire \inst4|registers[23][7]~regout ;
wire \inst4|data1[7]~511_combout ;
wire \inst4|data1[7]~512_combout ;
wire \inst4|registers[26][7]~regout ;
wire \inst4|data1[7]~504_combout ;
wire \inst4|registers[22][7]~regout ;
wire \inst4|registers[30][7]~regout ;
wire \inst4|data1[7]~505_combout ;
wire \inst4|registers[28][7]~regout ;
wire \inst4|registers[20][7]~regout ;
wire \inst4|data1[7]~509_combout ;
wire \inst4|registers[17][7]~regout ;
wire \inst4|registers[21][7]~regout ;
wire \inst4|data1[7]~506_combout ;
wire \inst4|registers[25][7]~regout ;
wire \inst4|registers[29][7]~regout ;
wire \inst4|data1[7]~507_combout ;
wire \inst4|data1[7]~510_combout ;
wire \inst4|data1[7]~513_combout ;
wire \inst4|data1[7]~524_combout ;
wire \inst6|Add1~7 ;
wire \inst6|Add1~9 ;
wire \inst6|Add1~11 ;
wire \inst6|Add1~13 ;
wire \inst6|Add1~15 ;
wire \inst6|Add1~17 ;
wire \inst6|Add1~19 ;
wire \inst6|Add1~21 ;
wire \inst6|Add1~23 ;
wire \inst6|Add1~25 ;
wire \inst6|Add1~26_combout ;
wire \inst6|Mux18~2_combout ;
wire \inst6|Mux18~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ;
wire \inst3|out[9]~22_combout ;
wire \inst1|out[9]~29_combout ;
wire \inst4|registers[26][9]~regout ;
wire \inst4|data1[9]~462_combout ;
wire \inst4|registers[22][9]~regout ;
wire \inst4|registers[30][9]~regout ;
wire \inst4|data1[9]~463_combout ;
wire \inst4|registers[29][9]~regout ;
wire \inst4|registers[25][9]~regout ;
wire \inst4|registers[17][9]~regout ;
wire \inst4|registers[21][9]~regout ;
wire \inst4|data1[9]~464_combout ;
wire \inst4|data1[9]~465_combout ;
wire \inst4|data1[9]~468_combout ;
wire \inst4|data1[9]~471_combout ;
wire \inst4|registers[10][9]~regout ;
wire \inst4|registers[8][9]~regout ;
wire \inst4|registers[9][9]~regout ;
wire \inst4|data1[9]~472_combout ;
wire \inst4|data1[9]~473_combout ;
wire \inst4|data1[9]~479_combout ;
wire \inst4|data1[9]~480_combout ;
wire \inst4|registers[7][9]~regout ;
wire \inst4|registers[5][9]~regout ;
wire \inst4|registers[6][9]~regout ;
wire \inst4|registers[4][9]~regout ;
wire \inst4|data1[9]~474_combout ;
wire \inst4|data1[9]~475_combout ;
wire \inst4|registers[2][9]~regout ;
wire \inst4|registers[0][9]~regout ;
wire \inst4|data1[9]~476_combout ;
wire \inst4|data1[9]~477_combout ;
wire \inst4|data1[9]~478_combout ;
wire \inst4|data1[9]~481_combout ;
wire \inst4|data1[9]~482_combout ;
wire \inst6|Add0~15 ;
wire \inst6|Add0~17 ;
wire \inst6|Add0~18_combout ;
wire \inst6|Mux22~4_combout ;
wire \inst6|Mux22~2_combout ;
wire \inst6|Mux22~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ;
wire \inst4|registers[17][29]~regout ;
wire \inst4|registers[21][29]~regout ;
wire \inst4|data2[29]~44_combout ;
wire \inst4|registers[29][29]~regout ;
wire \inst4|registers[25][29]~regout ;
wire \inst4|data2[29]~45_combout ;
wire \inst4|data2[29]~48_combout ;
wire \inst4|registers[31][29]~regout ;
wire \inst4|registers[27][29]~regout ;
wire \inst4|data2[29]~50_combout ;
wire \inst4|data2[29]~51_combout ;
wire \inst4|data2[29]~62_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ;
wire \inst6|Add0~28_combout ;
wire \inst6|Mux17~7_combout ;
wire \inst6|Add1~27 ;
wire \inst6|Add1~28_combout ;
wire \inst6|Mux17~5_combout ;
wire \inst6|Mux17~6_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ;
wire \inst12|inst|Add0~54_combout ;
wire \inst1|out[29]~3_combout ;
wire \inst1|out[29]~4_combout ;
wire \inst4|registers[3][29]~regout ;
wire \inst4|registers[2][29]~regout ;
wire \inst4|registers[0][29]~regout ;
wire \inst4|registers[1][29]~regout ;
wire \inst4|data1[29]~56_combout ;
wire \inst4|data1[29]~57_combout ;
wire \inst4|registers[7][29]~regout ;
wire \inst4|registers[5][29]~regout ;
wire \inst4|data1[29]~55_combout ;
wire \inst4|data1[29]~58_combout ;
wire \inst4|registers[14][29]~regout ;
wire \inst4|registers[12][29]~regout ;
wire \inst4|data1[29]~59_combout ;
wire \inst4|registers[13][29]~regout ;
wire \inst4|data1[29]~60_combout ;
wire \inst4|registers[10][29]~regout ;
wire \inst4|registers[9][29]~regout ;
wire \inst4|data1[29]~52_combout ;
wire \inst4|data1[29]~53_combout ;
wire \inst4|data1[29]~61_combout ;
wire \inst4|registers[30][29]~regout ;
wire \inst4|registers[26][29]~regout ;
wire \inst4|registers[18][29]~regout ;
wire \inst4|data1[29]~42_combout ;
wire \inst4|data1[29]~43_combout ;
wire \inst4|registers[23][29]~regout ;
wire \inst4|registers[19][29]~regout ;
wire \inst4|data1[29]~49_combout ;
wire \inst4|data1[29]~50_combout ;
wire \inst4|data1[29]~51_combout ;
wire \inst4|data1[29]~62_combout ;
wire \inst4|registers[24][28]~regout ;
wire \inst4|registers[20][28]~regout ;
wire \inst4|registers[16][28]~regout ;
wire \inst4|data1[28]~67_combout ;
wire \inst4|data1[28]~68_combout ;
wire \inst4|data1[28]~69_combout ;
wire \inst4|data1[28]~63_combout ;
wire \inst4|registers[21][28]~regout ;
wire \inst4|data1[28]~64_combout ;
wire \inst4|data1[28]~72_combout ;
wire \inst4|registers[8][28]~regout ;
wire \inst4|registers[10][28]~regout ;
wire \inst4|data1[28]~75_combout ;
wire \inst4|registers[9][28]~regout ;
wire \inst4|registers[11][28]~regout ;
wire \inst4|data1[28]~76_combout ;
wire \inst4|registers[3][28]~regout ;
wire \inst4|registers[1][28]~regout ;
wire \inst4|registers[2][28]~regout ;
wire \inst4|data1[28]~77_combout ;
wire \inst4|data1[28]~78_combout ;
wire \inst4|data1[28]~79_combout ;
wire \inst4|registers[7][28]~regout ;
wire \inst4|registers[6][28]~regout ;
wire \inst4|data1[28]~74_combout ;
wire \inst4|data1[28]~82_combout ;
wire \inst4|data1[28]~83_combout ;
wire \inst6|Mux3~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ;
wire \inst1|out[28]~6_combout ;
wire \inst4|registers[25][28]~regout ;
wire \inst4|registers[17][28]~regout ;
wire \inst4|data2[28]~63_combout ;
wire \inst4|registers[29][28]~regout ;
wire \inst4|data2[28]~64_combout ;
wire \inst4|registers[23][28]~regout ;
wire \inst4|registers[31][28]~regout ;
wire \inst4|data2[28]~71_combout ;
wire \inst4|data2[28]~72_combout ;
wire \inst4|registers[4][28]~regout ;
wire \inst4|data2[28]~73_combout ;
wire \inst4|data2[28]~74_combout ;
wire \inst4|data2[28]~76_combout ;
wire \inst4|data2[28]~79_combout ;
wire \inst4|data2[28]~82_combout ;
wire \inst4|data2[28]~83_combout ;
wire \inst30|out[28]~3_combout ;
wire \inst1|out[27]~7_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ;
wire \inst1|out[27]~8_combout ;
wire \inst4|registers[30][27]~regout ;
wire \inst4|registers[22][27]~regout ;
wire \inst4|data2[27]~85_combout ;
wire \inst4|registers[31][27]~regout ;
wire \inst4|registers[27][27]~regout ;
wire \inst4|data2[27]~92_combout ;
wire \inst4|data2[27]~93_combout ;
wire \inst4|data2[27]~104_combout ;
wire \inst30|out[27]~4_combout ;
wire \inst12|inst|Add0~48_combout ;
wire \inst1|out[26]~9_combout ;
wire \inst4|registers[7][26]~regout ;
wire \inst4|registers[6][26]~regout ;
wire \inst4|data2[26]~116_combout ;
wire \inst4|registers[10][26]~regout ;
wire \inst4|registers[8][26]~regout ;
wire \inst4|data2[26]~117_combout ;
wire \inst4|registers[11][26]~regout ;
wire \inst4|registers[9][26]~regout ;
wire \inst4|data2[26]~118_combout ;
wire \inst4|registers[3][26]~regout ;
wire \inst4|data2[26]~120_combout ;
wire \inst4|data2[26]~121_combout ;
wire \inst4|registers[14][26]~regout ;
wire \inst4|registers[15][26]~regout ;
wire \inst4|data2[26]~123_combout ;
wire \inst4|data2[26]~124_combout ;
wire \inst4|registers[27][26]~regout ;
wire \inst4|registers[19][26]~regout ;
wire \inst4|data2[26]~112_combout ;
wire \inst4|registers[31][26]~regout ;
wire \inst4|data2[26]~113_combout ;
wire \inst4|registers[16][26]~regout ;
wire \inst4|data2[26]~109_combout ;
wire \inst4|registers[28][26]~regout ;
wire \inst4|data2[26]~110_combout ;
wire \inst4|data2[26]~111_combout ;
wire \inst4|data2[26]~114_combout ;
wire \inst4|data2[26]~125_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ;
wire \inst1|out[26]~10_combout ;
wire \inst4|registers[1][26]~regout ;
wire \inst4|registers[0][26]~regout ;
wire \inst4|registers[2][26]~regout ;
wire \inst4|data1[26]~119_combout ;
wire \inst4|data1[26]~120_combout ;
wire \inst4|data1[26]~117_combout ;
wire \inst4|data1[26]~118_combout ;
wire \inst4|data1[26]~121_combout ;
wire \inst4|registers[4][26]~regout ;
wire \inst4|registers[5][26]~regout ;
wire \inst4|data1[26]~115_combout ;
wire \inst4|data1[26]~116_combout ;
wire \inst4|data1[26]~124_combout ;
wire \inst4|registers[23][26]~regout ;
wire \inst4|data1[26]~113_combout ;
wire \inst4|registers[26][26]~regout ;
wire \inst4|registers[30][26]~regout ;
wire \inst4|data1[26]~108_combout ;
wire \inst4|data1[26]~111_combout ;
wire \inst4|data1[26]~114_combout ;
wire \inst4|data1[26]~125_combout ;
wire \inst30|out[25]~6_combout ;
wire \inst1|out[24]~13_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ;
wire \inst1|out[24]~14_combout ;
wire \inst4|registers[31][24]~regout ;
wire \inst4|registers[19][24]~regout ;
wire \inst4|registers[27][24]~regout ;
wire \inst4|data2[24]~154_combout ;
wire \inst4|data2[24]~155_combout ;
wire \inst4|registers[29][24]~regout ;
wire \inst4|registers[21][24]~regout ;
wire \inst4|data2[24]~148_combout ;
wire \inst4|data2[24]~156_combout ;
wire \inst4|registers[4][24]~regout ;
wire \inst4|data2[24]~157_combout ;
wire \inst4|registers[7][24]~regout ;
wire \inst4|data2[24]~158_combout ;
wire \inst4|registers[12][24]~regout ;
wire \inst4|registers[13][24]~regout ;
wire \inst4|data2[24]~164_combout ;
wire \inst4|registers[15][24]~regout ;
wire \inst4|registers[14][24]~regout ;
wire \inst4|data2[24]~165_combout ;
wire \inst4|registers[9][24]~regout ;
wire \inst4|registers[11][24]~regout ;
wire \inst4|data2[24]~160_combout ;
wire \inst4|registers[0][24]~regout ;
wire \inst4|data2[24]~161_combout ;
wire \inst4|registers[3][24]~regout ;
wire \inst4|data2[24]~162_combout ;
wire \inst4|data2[24]~163_combout ;
wire \inst4|data2[24]~166_combout ;
wire \inst4|data2[24]~167_combout ;
wire \inst30|out[24]~7_combout ;
wire \inst1|out[23]~15_combout ;
wire \inst4|registers[23][23]~regout ;
wire \inst4|data1[23]~175_combout ;
wire \inst4|registers[27][23]~regout ;
wire \inst4|data1[23]~176_combout ;
wire \inst4|registers[25][23]~regout ;
wire \inst4|registers[29][23]~regout ;
wire \inst4|data1[23]~171_combout ;
wire \inst4|data1[23]~174_combout ;
wire \inst4|registers[22][23]~regout ;
wire \inst4|registers[30][23]~regout ;
wire \inst4|data1[23]~169_combout ;
wire \inst4|data1[23]~177_combout ;
wire \inst4|registers[7][23]~regout ;
wire \inst4|registers[5][23]~regout ;
wire \inst4|registers[6][23]~regout ;
wire \inst4|registers[4][23]~regout ;
wire \inst4|data1[23]~180_combout ;
wire \inst4|data1[23]~181_combout ;
wire \inst4|data1[23]~184_combout ;
wire \inst4|registers[15][23]~regout ;
wire \inst4|registers[13][23]~regout ;
wire \inst4|data1[23]~186_combout ;
wire \inst4|registers[11][23]~regout ;
wire \inst4|registers[10][23]~regout ;
wire \inst4|registers[8][23]~regout ;
wire \inst4|registers[9][23]~regout ;
wire \inst4|data1[23]~178_combout ;
wire \inst4|data1[23]~179_combout ;
wire \inst4|data1[23]~187_combout ;
wire \inst4|data1[23]~188_combout ;
wire \inst4|registers[4][22]~regout ;
wire \inst4|registers[5][22]~regout ;
wire \inst4|data1[22]~199_combout ;
wire \inst4|registers[6][22]~regout ;
wire \inst4|registers[7][22]~regout ;
wire \inst4|data1[22]~200_combout ;
wire \inst4|registers[10][22]~regout ;
wire \inst4|registers[8][22]~regout ;
wire \inst4|data1[22]~201_combout ;
wire \inst4|registers[9][22]~regout ;
wire \inst4|registers[11][22]~regout ;
wire \inst4|data1[22]~202_combout ;
wire \inst4|data1[22]~205_combout ;
wire \inst4|data1[22]~208_combout ;
wire \inst4|registers[27][22]~regout ;
wire \inst4|data1[22]~196_combout ;
wire \inst4|registers[23][22]~regout ;
wire \inst4|data1[22]~197_combout ;
wire \inst4|registers[26][22]~regout ;
wire \inst4|registers[30][22]~regout ;
wire \inst4|data1[22]~192_combout ;
wire \inst4|data1[22]~195_combout ;
wire \inst4|registers[29][22]~regout ;
wire \inst4|registers[21][22]~regout ;
wire \inst4|data1[22]~190_combout ;
wire \inst4|data1[22]~198_combout ;
wire \inst4|data1[22]~209_combout ;
wire \inst4|registers[13][21]~regout ;
wire \inst4|registers[14][21]~regout ;
wire \inst4|registers[12][21]~regout ;
wire \inst4|data2[21]~227_combout ;
wire \inst4|data2[21]~228_combout ;
wire \inst4|registers[2][21]~regout ;
wire \inst4|registers[3][21]~regout ;
wire \inst4|registers[1][21]~regout ;
wire \inst4|data2[21]~224_combout ;
wire \inst4|data2[21]~225_combout ;
wire \inst4|data2[21]~226_combout ;
wire \inst4|data2[21]~229_combout ;
wire \inst4|registers[26][21]~regout ;
wire \inst4|registers[18][21]~regout ;
wire \inst4|data2[21]~210_combout ;
wire \inst4|registers[22][21]~regout ;
wire \inst4|data2[21]~211_combout ;
wire \inst4|registers[27][21]~regout ;
wire \inst4|registers[31][21]~regout ;
wire \inst4|data2[21]~218_combout ;
wire \inst4|data2[21]~219_combout ;
wire \inst4|data2[21]~230_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ;
wire \inst30|out[21]~10_combout ;
wire \inst6|Mux10~3_combout ;
wire \inst3|out[21]~10_combout ;
wire \inst12|inst|Add0~38_combout ;
wire \inst1|out[21]~17_combout ;
wire \inst4|registers[30][21]~regout ;
wire \inst4|data1[21]~211_combout ;
wire \inst4|registers[21][21]~regout ;
wire \inst4|registers[17][21]~regout ;
wire \inst4|data1[21]~212_combout ;
wire \inst4|registers[29][21]~regout ;
wire \inst4|registers[25][21]~regout ;
wire \inst4|data1[21]~213_combout ;
wire \inst4|data1[21]~216_combout ;
wire \inst4|data1[21]~219_combout ;
wire \inst4|data1[21]~230_combout ;
wire \inst4|registers[24][20]~regout ;
wire \inst4|registers[28][20]~regout ;
wire \inst4|data2[20]~236_combout ;
wire \inst4|data2[20]~237_combout ;
wire \inst4|registers[29][20]~regout ;
wire \inst4|registers[25][20]~regout ;
wire \inst4|registers[17][20]~regout ;
wire \inst4|data2[20]~231_combout ;
wire \inst4|data2[20]~232_combout ;
wire \inst4|data2[20]~240_combout ;
wire \inst4|data2[20]~251_combout ;
wire \inst30|out[20]~11_combout ;
wire \inst1|out[19]~19_combout ;
wire \inst4|registers[31][19]~regout ;
wire \inst4|registers[27][19]~regout ;
wire \inst4|registers[23][19]~regout ;
wire \inst4|data1[19]~259_combout ;
wire \inst4|data1[19]~260_combout ;
wire \inst4|registers[26][19]~regout ;
wire \inst4|registers[18][19]~regout ;
wire \inst4|data1[19]~252_combout ;
wire \inst4|registers[22][19]~regout ;
wire \inst4|data1[19]~253_combout ;
wire \inst4|data1[19]~261_combout ;
wire \inst4|data1[19]~272_combout ;
wire \inst30|out[18]~13_combout ;
wire \inst4|registers[9][17]~regout ;
wire \inst4|registers[8][17]~regout ;
wire \inst4|data2[17]~304_combout ;
wire \inst4|registers[11][17]~regout ;
wire \inst4|registers[10][17]~regout ;
wire \inst4|data2[17]~305_combout ;
wire \inst4|registers[15][17]~regout ;
wire \inst4|registers[13][17]~regout ;
wire \inst4|registers[12][17]~regout ;
wire \inst4|registers[14][17]~regout ;
wire \inst4|data2[17]~311_combout ;
wire \inst4|data2[17]~312_combout ;
wire \inst4|data2[17]~313_combout ;
wire \inst4|registers[27][17]~regout ;
wire \inst4|registers[31][17]~regout ;
wire \inst4|data2[17]~302_combout ;
wire \inst4|registers[20][17]~regout ;
wire \inst4|registers[28][17]~regout ;
wire \inst4|registers[24][17]~regout ;
wire \inst4|registers[16][17]~regout ;
wire \inst4|data2[17]~298_combout ;
wire \inst4|data2[17]~299_combout ;
wire \inst4|data2[17]~300_combout ;
wire \inst4|data2[17]~303_combout ;
wire \inst4|data2[17]~314_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ;
wire \inst30|out[17]~14_combout ;
wire \inst6|Mux14~3_combout ;
wire \inst3|out[17]~14_combout ;
wire \inst1|out[17]~21_combout ;
wire \inst4|registers[21][17]~regout ;
wire \inst4|registers[17][17]~regout ;
wire \inst4|data1[17]~296_combout ;
wire \inst4|registers[25][17]~regout ;
wire \inst4|registers[29][17]~regout ;
wire \inst4|data1[17]~297_combout ;
wire \inst4|data1[17]~299_combout ;
wire \inst4|data1[17]~300_combout ;
wire \inst4|registers[19][17]~regout ;
wire \inst4|registers[23][17]~regout ;
wire \inst4|data1[17]~301_combout ;
wire \inst4|data1[17]~302_combout ;
wire \inst4|data1[17]~303_combout ;
wire \inst4|data1[17]~314_combout ;
wire \inst6|Mux15~4_combout ;
wire \inst6|Add1~29 ;
wire \inst6|Add1~31 ;
wire \inst6|Add1~32_combout ;
wire \inst6|Mux15~2_combout ;
wire \inst4|registers[4][16]~regout ;
wire \inst4|data2[16]~325_combout ;
wire \inst4|data2[16]~326_combout ;
wire \inst4|registers[12][16]~regout ;
wire \inst4|data2[16]~332_combout ;
wire \inst4|registers[15][16]~regout ;
wire \inst4|data2[16]~333_combout ;
wire \inst4|data2[16]~334_combout ;
wire \inst4|registers[27][16]~regout ;
wire \inst4|registers[19][16]~regout ;
wire \inst4|data2[16]~322_combout ;
wire \inst4|registers[31][16]~regout ;
wire \inst4|registers[23][16]~regout ;
wire \inst4|data2[16]~323_combout ;
wire \inst4|registers[26][16]~regout ;
wire \inst4|registers[30][16]~regout ;
wire \inst4|data2[16]~318_combout ;
wire \inst4|data2[16]~321_combout ;
wire \inst4|data2[16]~324_combout ;
wire \inst4|data2[16]~335_combout ;
wire \inst30|out[16]~15_combout ;
wire \inst6|Mux15~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ;
wire \inst3|out[16]~15_combout ;
wire \inst1|out[16]~22_combout ;
wire \inst4|registers[7][16]~regout ;
wire \inst4|registers[6][16]~regout ;
wire \inst4|registers[5][16]~regout ;
wire \inst4|data1[16]~325_combout ;
wire \inst4|data1[16]~326_combout ;
wire \inst4|registers[2][16]~regout ;
wire \inst4|data1[16]~329_combout ;
wire \inst4|registers[3][16]~regout ;
wire \inst4|data1[16]~330_combout ;
wire \inst4|data1[16]~331_combout ;
wire \inst4|data1[16]~334_combout ;
wire \inst4|data1[16]~322_combout ;
wire \inst4|data1[16]~323_combout ;
wire \inst4|registers[21][16]~regout ;
wire \inst4|registers[25][16]~regout ;
wire \inst4|registers[17][16]~regout ;
wire \inst4|data1[16]~315_combout ;
wire \inst4|data1[16]~316_combout ;
wire \inst4|data1[16]~324_combout ;
wire \inst4|data1[16]~335_combout ;
wire \inst6|Add1~33 ;
wire \inst6|Add1~35 ;
wire \inst6|Add1~37 ;
wire \inst6|Add1~39 ;
wire \inst6|Add1~40_combout ;
wire \inst30|out[19]~12_combout ;
wire \inst6|Add0~31 ;
wire \inst6|Add0~33 ;
wire \inst6|Add0~35 ;
wire \inst6|Add0~37 ;
wire \inst6|Add0~39 ;
wire \inst6|Add0~40_combout ;
wire \inst6|Mux11~4_combout ;
wire \inst6|Mux11~2_combout ;
wire \inst6|Mux11~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ;
wire \inst3|out[20]~11_combout ;
wire \inst1|out[20]~18_combout ;
wire \inst4|registers[27][20]~regout ;
wire \inst4|data1[20]~238_combout ;
wire \inst4|registers[23][20]~regout ;
wire \inst4|data1[20]~239_combout ;
wire \inst4|registers[20][20]~regout ;
wire \inst4|data1[20]~235_combout ;
wire \inst4|data1[20]~236_combout ;
wire \inst4|registers[30][20]~regout ;
wire \inst4|registers[26][20]~regout ;
wire \inst4|registers[22][20]~regout ;
wire \inst4|data1[20]~233_combout ;
wire \inst4|data1[20]~234_combout ;
wire \inst4|data1[20]~237_combout ;
wire \inst4|data1[20]~240_combout ;
wire \inst4|data1[20]~251_combout ;
wire \inst6|Add0~41 ;
wire \inst6|Add0~43 ;
wire \inst6|Add0~44_combout ;
wire \inst6|Mux9~4_combout ;
wire \inst6|Add1~41 ;
wire \inst6|Add1~43 ;
wire \inst6|Add1~44_combout ;
wire \inst6|Mux9~2_combout ;
wire \inst6|Mux9~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ;
wire \inst3|out[22]~9_combout ;
wire \inst12|inst|Add0~40_combout ;
wire \inst1|out[22]~16_combout ;
wire \inst4|registers[12][22]~regout ;
wire \inst4|registers[13][22]~regout ;
wire \inst4|data2[22]~206_combout ;
wire \inst4|registers[15][22]~regout ;
wire \inst4|registers[14][22]~regout ;
wire \inst4|data2[22]~207_combout ;
wire \inst4|data2[22]~199_combout ;
wire \inst4|data2[22]~200_combout ;
wire \inst4|data2[22]~208_combout ;
wire \inst4|data2[22]~209_combout ;
wire \inst30|out[22]~9_combout ;
wire \inst6|Add1~45 ;
wire \inst6|Add1~47 ;
wire \inst6|Add1~49 ;
wire \inst6|Add1~51 ;
wire \inst6|Add1~53 ;
wire \inst6|Add1~55 ;
wire \inst6|Add1~57 ;
wire \inst6|Add1~59 ;
wire \inst6|Add1~60_combout ;
wire \inst30|out[30]~1_combout ;
wire \inst30|out[29]~2_combout ;
wire \inst4|registers[23][27]~regout ;
wire \inst4|data1[27]~91_combout ;
wire \inst4|data1[27]~92_combout ;
wire \inst4|registers[29][27]~regout ;
wire \inst4|registers[25][27]~regout ;
wire \inst4|registers[17][27]~regout ;
wire \inst4|registers[21][27]~regout ;
wire \inst4|data1[27]~86_combout ;
wire \inst4|data1[27]~87_combout ;
wire \inst4|data1[27]~90_combout ;
wire \inst4|data1[27]~93_combout ;
wire \inst4|data1[27]~104_combout ;
wire \inst30|out[26]~5_combout ;
wire \inst4|registers[2][23]~regout ;
wire \inst4|registers[3][23]~regout ;
wire \inst4|registers[1][23]~regout ;
wire \inst4|registers[0][23]~regout ;
wire \inst4|data2[23]~182_combout ;
wire \inst4|data2[23]~183_combout ;
wire \inst4|data2[23]~180_combout ;
wire \inst4|data2[23]~181_combout ;
wire \inst4|data2[23]~184_combout ;
wire \inst4|registers[14][23]~regout ;
wire \inst4|registers[12][23]~regout ;
wire \inst4|data2[23]~185_combout ;
wire \inst4|data2[23]~186_combout ;
wire \inst4|data2[23]~187_combout ;
wire \inst4|data2[23]~188_combout ;
wire \inst30|out[23]~8_combout ;
wire \inst6|Add0~45 ;
wire \inst6|Add0~47 ;
wire \inst6|Add0~49 ;
wire \inst6|Add0~51 ;
wire \inst6|Add0~53 ;
wire \inst6|Add0~55 ;
wire \inst6|Add0~57 ;
wire \inst6|Add0~59 ;
wire \inst6|Add0~60_combout ;
wire \inst6|Mux1~4_combout ;
wire \inst6|Mux1~2_combout ;
wire \inst6|Mux1~3_combout ;
wire \inst1|out[30]~2_combout ;
wire \inst4|registers[8][30]~regout ;
wire \inst4|registers[10][30]~regout ;
wire \inst4|data1[30]~33_combout ;
wire \inst4|registers[9][30]~regout ;
wire \inst4|registers[11][30]~regout ;
wire \inst4|data1[30]~34_combout ;
wire \inst4|data1[30]~37_combout ;
wire \inst4|registers[4][30]~regout ;
wire \inst4|registers[5][30]~regout ;
wire \inst4|data1[30]~31_combout ;
wire \inst4|registers[6][30]~regout ;
wire \inst4|data1[30]~32_combout ;
wire \inst4|data1[30]~40_combout ;
wire \inst4|registers[19][30]~regout ;
wire \inst4|registers[27][30]~regout ;
wire \inst4|data1[30]~28_combout ;
wire \inst4|data1[30]~29_combout ;
wire \inst4|registers[26][30]~regout ;
wire \inst4|data1[30]~24_combout ;
wire \inst4|data1[30]~25_combout ;
wire \inst4|data1[30]~26_combout ;
wire \inst4|data1[30]~27_combout ;
wire \inst4|data1[30]~30_combout ;
wire \inst4|data1[30]~41_combout ;
wire \inst6|Add1~61 ;
wire \inst6|Add1~62_combout ;
wire \inst6|Mux0~12_combout ;
wire \inst6|Mux0~14_combout ;
wire \inst6|Mux31~0_combout ;
wire \inst6|Mux31~1_combout ;
wire \inst4|registers[14][0]~regout ;
wire \inst4|registers[15][0]~regout ;
wire \inst4|registers[13][0]~regout ;
wire \inst4|data2[0]~668_combout ;
wire \inst4|data2[0]~669_combout ;
wire \inst4|registers[3][0]~regout ;
wire \inst4|registers[2][0]~regout ;
wire \inst4|registers[0][0]~regout ;
wire \inst4|data2[0]~665_combout ;
wire \inst4|data2[0]~666_combout ;
wire \inst4|registers[11][0]~regout ;
wire \inst4|registers[9][0]~regout ;
wire \inst4|data2[0]~664_combout ;
wire \inst4|data2[0]~667_combout ;
wire \inst4|registers[7][0]~regout ;
wire \inst4|registers[4][0]~regout ;
wire \inst4|registers[5][0]~regout ;
wire \inst4|data2[0]~661_combout ;
wire \inst4|data2[0]~662_combout ;
wire \inst4|data2[0]~670_combout ;
wire \inst4|registers[20][0]~regout ;
wire \inst4|registers[16][0]~regout ;
wire \inst4|data2[0]~655_combout ;
wire \inst4|registers[28][0]~regout ;
wire \inst4|registers[24][0]~regout ;
wire \inst4|data2[0]~656_combout ;
wire \inst4|data2[0]~657_combout ;
wire \inst4|registers[19][0]~regout ;
wire \inst4|data2[0]~658_combout ;
wire \inst4|registers[31][0]~regout ;
wire \inst4|registers[23][0]~regout ;
wire \inst4|data2[0]~659_combout ;
wire \inst4|data2[0]~660_combout ;
wire \inst4|data2[0]~671_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ;
wire \inst1|out[0]~38_combout ;
wire \inst4|registers[12][0]~regout ;
wire \inst4|data1[0]~668_combout ;
wire \inst4|data1[0]~669_combout ;
wire \inst4|data1[0]~661_combout ;
wire \inst4|registers[6][0]~regout ;
wire \inst4|data1[0]~662_combout ;
wire \inst4|data1[0]~670_combout ;
wire \inst4|data1[0]~655_combout ;
wire \inst4|data1[0]~656_combout ;
wire \inst4|data1[0]~657_combout ;
wire \inst4|registers[27][0]~regout ;
wire \inst4|data1[0]~658_combout ;
wire \inst4|data1[0]~659_combout ;
wire \inst4|data1[0]~660_combout ;
wire \inst4|data1[0]~671_combout ;
wire \inst6|Add0~1 ;
wire \inst6|Add0~3 ;
wire \inst6|Add0~5 ;
wire \inst6|Add0~7 ;
wire \inst6|Add0~9 ;
wire \inst6|Add0~11 ;
wire \inst6|Add0~13 ;
wire \inst6|Add0~14_combout ;
wire \inst6|Mux24~4_combout ;
wire \inst6|Add1~14_combout ;
wire \inst6|Mux24~2_combout ;
wire \inst6|Mux24~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ;
wire \inst3|out[6]~25_combout ;
wire \inst1|out[6]~32_combout ;
wire \inst4|registers[27][6]~regout ;
wire \inst4|data1[6]~532_combout ;
wire \inst4|registers[23][6]~regout ;
wire \inst4|data1[6]~533_combout ;
wire \inst4|data1[6]~525_combout ;
wire \inst4|registers[21][6]~regout ;
wire \inst4|data1[6]~526_combout ;
wire \inst4|data1[6]~534_combout ;
wire \inst4|registers[13][6]~regout ;
wire \inst4|data1[6]~542_combout ;
wire \inst4|registers[14][6]~regout ;
wire \inst4|registers[15][6]~regout ;
wire \inst4|data1[6]~543_combout ;
wire \inst4|registers[8][6]~regout ;
wire \inst4|registers[10][6]~regout ;
wire \inst4|data1[6]~537_combout ;
wire \inst4|registers[9][6]~regout ;
wire \inst4|registers[11][6]~regout ;
wire \inst4|data1[6]~538_combout ;
wire \inst4|registers[1][6]~regout ;
wire \inst4|registers[3][6]~regout ;
wire \inst4|data1[6]~540_combout ;
wire \inst4|data1[6]~541_combout ;
wire \inst4|data1[6]~544_combout ;
wire \inst4|data1[6]~545_combout ;
wire \inst6|Add0~12_combout ;
wire \inst6|Mux25~4_combout ;
wire \inst6|Add1~12_combout ;
wire \inst6|Mux25~2_combout ;
wire \inst6|Mux25~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ;
wire \inst3|out[4]~27_combout ;
wire \inst1|out[4]~34_combout ;
wire \inst4|registers[17][4]~regout ;
wire \inst4|registers[25][4]~regout ;
wire \inst4|data1[4]~567_combout ;
wire \inst4|registers[21][4]~regout ;
wire \inst4|data1[4]~568_combout ;
wire \inst4|registers[30][4]~regout ;
wire \inst4|registers[26][4]~regout ;
wire \inst4|registers[18][4]~regout ;
wire \inst4|registers[22][4]~regout ;
wire \inst4|data1[4]~569_combout ;
wire \inst4|data1[4]~570_combout ;
wire \inst4|data1[4]~573_combout ;
wire \inst4|data1[4]~576_combout ;
wire \inst4|registers[6][4]~regout ;
wire \inst4|data1[4]~578_combout ;
wire \inst4|registers[15][4]~regout ;
wire \inst4|registers[14][4]~regout ;
wire \inst4|registers[12][4]~regout ;
wire \inst4|registers[13][4]~regout ;
wire \inst4|data1[4]~584_combout ;
wire \inst4|data1[4]~585_combout ;
wire \inst4|data1[4]~586_combout ;
wire \inst4|data1[4]~587_combout ;
wire \inst6|Add0~8_combout ;
wire \inst6|Mux27~4_combout ;
wire \inst6|Add1~8_combout ;
wire \inst6|Mux27~2_combout ;
wire \inst30|out[4]~27_combout ;
wire \inst6|Mux27~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ;
wire \inst1|out[1]~37_combout ;
wire \inst4|registers[7][1]~regout ;
wire \inst4|registers[4][1]~regout ;
wire \inst4|data2[1]~642_combout ;
wire \inst4|data2[1]~643_combout ;
wire \inst4|registers[2][1]~regout ;
wire \inst4|registers[3][1]~regout ;
wire \inst4|data2[1]~645_combout ;
wire \inst4|data2[1]~646_combout ;
wire \inst4|registers[10][1]~regout ;
wire \inst4|registers[11][1]~regout ;
wire \inst4|data2[1]~641_combout ;
wire \inst4|data2[1]~649_combout ;
wire \inst4|data2[1]~650_combout ;
wire \inst30|out[1]~30_combout ;
wire \inst30|out[0]~31_combout ;
wire \inst6|Add1~1 ;
wire \inst6|Add1~3 ;
wire \inst6|Add1~5 ;
wire \inst6|Add1~6_combout ;
wire \inst6|Add0~6_combout ;
wire \inst6|Mux28~4_combout ;
wire \inst6|Mux28~2_combout ;
wire \inst6|Mux28~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ;
wire \inst3|out[2]~29_combout ;
wire \inst12|inst|Add0~0_combout ;
wire \inst1|out[2]~36_combout ;
wire \inst4|registers[13][2]~regout ;
wire \inst4|data1[2]~626_combout ;
wire \inst4|data1[2]~627_combout ;
wire \inst4|data1[2]~622_combout ;
wire \inst4|registers[1][2]~regout ;
wire \inst4|registers[3][2]~regout ;
wire \inst4|data1[2]~624_combout ;
wire \inst4|data1[2]~625_combout ;
wire \inst4|data1[2]~628_combout ;
wire \inst4|data1[2]~629_combout ;
wire \inst6|Mux29~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ;
wire \inst3|out[10]~21_combout ;
wire \inst1|out[10]~28_combout ;
wire \inst4|registers[4][10]~regout ;
wire \inst4|registers[5][10]~regout ;
wire \inst4|data1[10]~451_combout ;
wire \inst4|data1[10]~452_combout ;
wire \inst4|data1[10]~458_combout ;
wire \inst4|registers[14][10]~regout ;
wire \inst4|data1[10]~459_combout ;
wire \inst4|data1[10]~460_combout ;
wire \inst4|data1[10]~448_combout ;
wire \inst4|data1[10]~449_combout ;
wire \inst4|data1[10]~441_combout ;
wire \inst4|data1[10]~442_combout ;
wire \inst4|registers[24][10]~regout ;
wire \inst4|registers[16][10]~regout ;
wire \inst4|registers[20][10]~regout ;
wire \inst4|data1[10]~445_combout ;
wire \inst4|data1[10]~446_combout ;
wire \inst4|data1[10]~447_combout ;
wire \inst4|data1[10]~450_combout ;
wire \inst4|data1[10]~461_combout ;
wire \inst6|Add0~19 ;
wire \inst6|Add0~21 ;
wire \inst6|Add0~22_combout ;
wire \inst6|Mux20~4_combout ;
wire \inst6|Add1~22_combout ;
wire \inst6|Mux20~2_combout ;
wire \inst6|Mux20~3_combout ;
wire \inst3|out[11]~20_combout ;
wire \inst1|out[11]~27_combout ;
wire \inst4|registers[26][11]~regout ;
wire \inst4|registers[18][11]~regout ;
wire \inst4|data2[11]~420_combout ;
wire \inst4|registers[30][11]~regout ;
wire \inst4|data2[11]~421_combout ;
wire \inst4|registers[31][11]~regout ;
wire \inst4|registers[27][11]~regout ;
wire \inst4|data2[11]~428_combout ;
wire \inst4|data2[11]~429_combout ;
wire \inst4|registers[1][11]~regout ;
wire \inst4|data2[11]~434_combout ;
wire \inst4|registers[3][11]~regout ;
wire \inst4|data2[11]~435_combout ;
wire \inst4|data2[11]~436_combout ;
wire \inst4|registers[8][11]~regout ;
wire \inst4|data2[11]~430_combout ;
wire \inst4|registers[11][11]~regout ;
wire \inst4|data2[11]~431_combout ;
wire \inst4|data2[11]~439_combout ;
wire \inst4|data2[11]~440_combout ;
wire \inst30|out[11]~20_combout ;
wire \inst6|Add0~23 ;
wire \inst6|Add0~25 ;
wire \inst6|Add0~27 ;
wire \inst6|Add0~29 ;
wire \inst6|Add0~30_combout ;
wire \inst6|Mux16~4_combout ;
wire \inst6|Mux16~2_combout ;
wire \inst6|Mux16~3_combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ;
wire \inst3|out[15]~16_combout ;
wire \inst1|out[15]~23_combout ;
wire \inst4|registers[31][15]~regout ;
wire \inst4|data2[15]~343_combout ;
wire \inst4|data2[15]~344_combout ;
wire \inst4|registers[30][15]~regout ;
wire \inst4|data2[15]~337_combout ;
wire \inst4|registers[20][15]~regout ;
wire \inst4|registers[28][15]~regout ;
wire \inst4|registers[24][15]~regout ;
wire \inst4|registers[16][15]~regout ;
wire \inst4|data2[15]~340_combout ;
wire \inst4|data2[15]~341_combout ;
wire \inst4|data2[15]~342_combout ;
wire \inst4|data2[15]~345_combout ;
wire \inst4|registers[10][15]~regout ;
wire \inst4|registers[11][15]~regout ;
wire \inst4|registers[9][15]~regout ;
wire \inst4|registers[8][15]~regout ;
wire \inst4|data2[15]~346_combout ;
wire \inst4|data2[15]~347_combout ;
wire \inst4|registers[12][15]~regout ;
wire \inst4|data2[15]~353_combout ;
wire \inst4|data2[15]~354_combout ;
wire \inst4|data2[15]~355_combout ;
wire \inst4|data2[15]~356_combout ;
wire \inst30|out[15]~16_combout ;
wire \inst6|Add1~30_combout ;
wire \inst6|Equal0~5_combout ;
wire \inst6|Add1~20_combout ;
wire \inst6|Add1~18_combout ;
wire \inst6|Add1~16_combout ;
wire \inst6|Equal0~6_combout ;
wire \inst6|Add1~4_combout ;
wire \inst6|Add1~2_combout ;
wire \inst6|Equal0~8_combout ;
wire \inst6|Equal0~9_combout ;
wire \inst36|BNE~combout ;
wire \inst6|Add1~54_combout ;
wire \inst6|Add1~52_combout ;
wire \inst6|Add1~50_combout ;
wire \inst6|Equal0~1_combout ;
wire \inst6|Add1~46_combout ;
wire \inst6|Equal0~2_combout ;
wire \inst6|Add1~38_combout ;
wire \inst6|Add1~36_combout ;
wire \inst6|Add1~34_combout ;
wire \inst6|Equal0~3_combout ;
wire \inst6|Equal0~4_combout ;
wire \inst~0_combout ;
wire \inst12|inst|Add0~2_combout ;
wire \inst9|out[3]~30_combout ;
wire \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst11|inst2|Add0~0_combout ;
wire \inst9|out[2]~31_combout ;
wire \inst36|WideOr6~0_combout ;
wire \inst36|Decoder0~1_combout ;
wire \inst36|WideOr6~1_combout ;
wire \inst36|EscreveReg~combout ;
wire \inst4|registers[1][31]~regout ;
wire \inst4|registers[1][30]~regout ;
wire \inst4|registers[1][27]~regout ;
wire \inst1|out[25]~11_combout ;
wire \inst4|registers[27][25]~regout ;
wire \inst4|registers[31][25]~regout ;
wire \inst4|data1[25]~134_combout ;
wire \inst4|registers[28][25]~regout ;
wire \inst4|registers[20][25]~regout ;
wire \inst4|data1[25]~131_combout ;
wire \inst4|data1[25]~132_combout ;
wire \inst4|data1[25]~135_combout ;
wire \inst4|registers[7][25]~regout ;
wire \inst4|registers[5][25]~regout ;
wire \inst4|registers[6][25]~regout ;
wire \inst4|data1[25]~138_combout ;
wire \inst4|data1[25]~139_combout ;
wire \inst4|data1[25]~142_combout ;
wire \inst4|registers[15][25]~regout ;
wire \inst4|registers[13][25]~regout ;
wire \inst4|registers[12][25]~regout ;
wire \inst4|registers[14][25]~regout ;
wire \inst4|data1[25]~143_combout ;
wire \inst4|data1[25]~144_combout ;
wire \inst4|data1[25]~145_combout ;
wire \inst4|data1[25]~146_combout ;
wire \inst6|Mux6~3_combout ;
wire \inst1|out[25]~12_combout ;
wire \inst4|registers[1][25]~regout ;
wire \inst4|registers[1][24]~regout ;
wire \inst4|registers[1][22]~regout ;
wire \inst4|registers[1][20]~regout ;
wire \inst4|registers[1][19]~regout ;
wire \inst6|Add0~36_combout ;
wire \inst6|Mux13~4_combout ;
wire \inst6|Mux13~2_combout ;
wire \inst6|Mux13~3_combout ;
wire \inst3|out[18]~13_combout ;
wire \inst1|out[18]~20_combout ;
wire \inst4|registers[1][18]~regout ;
wire \inst4|registers[1][17]~regout ;
wire \inst4|registers[1][16]~regout ;
wire \inst4|registers[1][14]~regout ;
wire \inst4|registers[1][13]~regout ;
wire \inst4|registers[1][8]~regout ;
wire \inst4|registers[1][5]~regout ;
wire \inst4|registers[1][4]~regout ;
wire \inst3|out[3]~28_combout ;
wire \inst1|out[3]~35_combout ;
wire \inst4|registers[1][3]~regout ;
wire \inst4|registers[1][1]~regout ;
wire \inst4|registers[1][0]~regout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ;
wire \inst6|Mux0~7_combout ;
wire \inst6|Mux0~9_combout ;
wire \inst3|out[31]~0_combout ;
wire \inst3|out[30]~1_combout ;
wire \inst6|Mux2~3_combout ;
wire \inst3|out[29]~2_combout ;
wire \inst3|out[28]~3_combout ;
wire \inst6|Mux4~2_combout ;
wire \inst6|Mux4~3_combout ;
wire \inst3|out[27]~4_combout ;
wire \inst6|Add0~52_combout ;
wire \inst6|Mux5~4_combout ;
wire \inst6|Mux5~2_combout ;
wire \inst6|Mux5~3_combout ;
wire \inst3|out[26]~5_combout ;
wire \inst4|registers[25][25]~regout ;
wire \inst4|registers[29][25]~regout ;
wire \inst4|registers[17][25]~regout ;
wire \inst4|data2[25]~128_combout ;
wire \inst4|data2[25]~129_combout ;
wire \inst4|registers[24][25]~regout ;
wire \inst4|registers[16][25]~regout ;
wire \inst4|data2[25]~130_combout ;
wire \inst4|data2[25]~131_combout ;
wire \inst4|data2[25]~132_combout ;
wire \inst4|registers[18][25]~regout ;
wire \inst4|data2[25]~126_combout ;
wire \inst4|registers[30][25]~regout ;
wire \inst4|data2[25]~127_combout ;
wire \inst4|data2[25]~135_combout ;
wire \inst4|data2[25]~146_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ;
wire \inst3|out[25]~6_combout ;
wire \inst6|Add0~48_combout ;
wire \inst6|Mux7~4_combout ;
wire \inst6|Add1~48_combout ;
wire \inst6|Mux7~2_combout ;
wire \inst4|registers[26][24]~regout ;
wire \inst4|registers[22][24]~regout ;
wire \inst4|data1[24]~149_combout ;
wire \inst4|data1[24]~150_combout ;
wire \inst4|data1[24]~153_combout ;
wire \inst4|data1[24]~154_combout ;
wire \inst4|registers[23][24]~regout ;
wire \inst4|data1[24]~155_combout ;
wire \inst4|data1[24]~156_combout ;
wire \inst4|data1[24]~167_combout ;
wire \inst6|Mux7~3_combout ;
wire \inst3|out[24]~7_combout ;
wire \inst6|Add0~46_combout ;
wire \inst6|Mux8~4_combout ;
wire \inst6|Mux8~2_combout ;
wire \inst6|Mux8~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ;
wire \inst3|out[23]~8_combout ;
wire \inst6|Mux12~3_combout ;
wire \inst4|registers[10][19]~regout ;
wire \inst4|registers[11][19]~regout ;
wire \inst4|registers[9][19]~regout ;
wire \inst4|registers[8][19]~regout ;
wire \inst4|data2[19]~262_combout ;
wire \inst4|data2[19]~263_combout ;
wire \inst4|registers[15][19]~regout ;
wire \inst4|registers[14][19]~regout ;
wire \inst4|registers[12][19]~regout ;
wire \inst4|data2[19]~269_combout ;
wire \inst4|data2[19]~270_combout ;
wire \inst4|data2[19]~271_combout ;
wire \inst4|data2[19]~272_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ;
wire \inst3|out[19]~12_combout ;
wire \inst4|registers[11][14]~regout ;
wire \inst4|registers[10][14]~regout ;
wire \inst4|registers[8][14]~regout ;
wire \inst4|data2[14]~369_combout ;
wire \inst4|data2[14]~370_combout ;
wire \inst4|data2[14]~373_combout ;
wire \inst4|registers[6][14]~regout ;
wire \inst4|registers[7][14]~regout ;
wire \inst4|data2[14]~368_combout ;
wire \inst4|data2[14]~376_combout ;
wire \inst4|data2[14]~377_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ;
wire \inst3|out[14]~17_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ;
wire \inst3|out[13]~18_combout ;
wire \inst4|registers[21][12]~regout ;
wire \inst4|registers[29][12]~regout ;
wire \inst4|registers[17][12]~regout ;
wire \inst4|data2[12]~399_combout ;
wire \inst4|data2[12]~400_combout ;
wire \inst4|registers[22][12]~regout ;
wire \inst4|registers[18][12]~regout ;
wire \inst4|data2[12]~401_combout ;
wire \inst4|data2[12]~402_combout ;
wire \inst4|data2[12]~405_combout ;
wire \inst4|data2[12]~408_combout ;
wire \inst4|data2[12]~419_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ;
wire \inst3|out[12]~19_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ;
wire \inst3|out[8]~23_combout ;
wire \inst4|registers[31][7]~regout ;
wire \inst4|data2[7]~512_combout ;
wire \inst4|registers[18][7]~regout ;
wire \inst4|data2[7]~504_combout ;
wire \inst4|data2[7]~505_combout ;
wire \inst4|data2[7]~513_combout ;
wire \inst4|data2[7]~514_combout ;
wire \inst4|registers[11][7]~regout ;
wire \inst4|data2[7]~515_combout ;
wire \inst4|registers[15][7]~regout ;
wire \inst4|data2[7]~522_combout ;
wire \inst4|data2[7]~523_combout ;
wire \inst4|data2[7]~524_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ;
wire \inst3|out[7]~24_combout ;
wire \inst4|registers[24][5]~regout ;
wire \inst4|registers[16][5]~regout ;
wire \inst4|data2[5]~550_combout ;
wire \inst4|registers[28][5]~regout ;
wire \inst4|registers[20][5]~regout ;
wire \inst4|data2[5]~551_combout ;
wire \inst4|registers[21][5]~regout ;
wire \inst4|registers[17][5]~regout ;
wire \inst4|data2[5]~548_combout ;
wire \inst4|data2[5]~549_combout ;
wire \inst4|data2[5]~552_combout ;
wire \inst4|registers[18][5]~regout ;
wire \inst4|data2[5]~546_combout ;
wire \inst4|registers[30][5]~regout ;
wire \inst4|data2[5]~547_combout ;
wire \inst4|data2[5]~555_combout ;
wire \inst4|data2[5]~566_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ;
wire \inst3|out[5]~26_combout ;
wire \inst6|Add0~2_combout ;
wire \inst6|Mux30~4_combout ;
wire \inst6|Mux30~2_combout ;
wire \inst4|registers[27][1]~regout ;
wire \inst4|registers[23][1]~regout ;
wire \inst4|data1[1]~637_combout ;
wire \inst4|data1[1]~638_combout ;
wire \inst4|registers[28][1]~regout ;
wire \inst4|registers[20][1]~regout ;
wire \inst4|data1[1]~635_combout ;
wire \inst4|data1[1]~636_combout ;
wire \inst4|data1[1]~639_combout ;
wire \inst4|data1[1]~650_combout ;
wire \inst6|Mux30~3_combout ;
wire \inst3|out[1]~30_combout ;
wire \inst3|out[0]~31_combout ;
wire \inst9|out[26]~5_combout ;
wire \inst11|inst2|Add0~40_combout ;
wire \inst9|out[22]~10_combout ;
wire \inst9|out[22]~11_combout ;
wire \inst9|out[20]~13_combout ;
wire \inst9|out[18]~15_combout ;
wire \inst11|inst2|Add0~30_combout ;
wire \inst9|out[17]~16_combout ;
wire \inst4|registers[31][31]~regout ;
wire \inst4|registers[31][23]~regout ;
wire \inst4|registers[31][22]~regout ;
wire \inst4|registers[31][20]~regout ;
wire \inst4|registers[31][18]~regout ;
wire \inst4|registers[31][14]~regout ;
wire \inst4|registers[31][13]~regout ;
wire \inst4|registers[31][12]~regout ;
wire \inst4|registers[31][9]~regout ;
wire \inst4|registers[31][3]~regout ;
wire \inst4|registers[31][2]~regout ;
wire \inst4|registers[31][1]~regout ;
wire \inst4|registers[16][29]~regout ;
wire \inst4|registers[16][27]~regout ;
wire \inst4|registers[16][24]~regout ;
wire \inst4|registers[16][23]~regout ;
wire \inst4|registers[16][22]~regout ;
wire \inst4|registers[16][21]~regout ;
wire \inst4|registers[16][20]~regout ;
wire \inst4|registers[16][19]~regout ;
wire \inst4|registers[16][18]~regout ;
wire \inst4|registers[16][16]~regout ;
wire \inst4|registers[16][14]~regout ;
wire \inst4|registers[16][13]~regout ;
wire \inst4|registers[16][12]~regout ;
wire \inst4|registers[16][11]~regout ;
wire \inst4|registers[16][9]~regout ;
wire \inst4|registers[16][8]~regout ;
wire \inst4|registers[16][7]~regout ;
wire \inst4|registers[16][6]~regout ;
wire \inst4|registers[16][4]~regout ;
wire \inst4|registers[16][3]~regout ;
wire \inst4|registers[16][2]~regout ;
wire \inst4|registers[16][1]~regout ;
wire \inst4|registers[17][30]~regout ;
wire \inst4|registers[17][26]~regout ;
wire \inst4|registers[17][24]~regout ;
wire \inst4|registers[17][23]~regout ;
wire \inst4|registers[17][22]~regout ;
wire \inst4|registers[17][19]~regout ;
wire \inst4|registers[17][18]~regout ;
wire \inst4|registers[17][15]~regout ;
wire \inst4|registers[17][14]~regout ;
wire \inst4|registers[17][13]~regout ;
wire \inst4|registers[17][11]~regout ;
wire \inst4|registers[17][8]~regout ;
wire \inst4|registers[17][3]~regout ;
wire \inst4|registers[17][2]~regout ;
wire \inst4|registers[17][1]~regout ;
wire \inst4|registers[17][0]~regout ;
wire \inst4|registers[8][29]~regout ;
wire \inst4|registers[8][27]~regout ;
wire \inst4|registers[8][25]~regout ;
wire \inst4|registers[8][24]~regout ;
wire \inst4|registers[8][21]~regout ;
wire \inst4|registers[8][20]~regout ;
wire \inst4|registers[8][18]~regout ;
wire \inst4|registers[8][16]~regout ;
wire \inst4|registers[8][10]~regout ;
wire \inst4|registers[8][8]~regout ;
wire \inst4|registers[8][4]~regout ;
wire \inst4|registers[8][3]~regout ;
wire \inst4|registers[8][1]~regout ;
wire \inst4|registers[8][0]~regout ;
wire \inst4|registers[9][27]~regout ;
wire \inst4|registers[9][25]~regout ;
wire \inst4|registers[9][21]~regout ;
wire \inst4|registers[9][20]~regout ;
wire \inst4|registers[9][18]~regout ;
wire \inst4|registers[9][16]~regout ;
wire \inst4|registers[9][14]~regout ;
wire \inst4|registers[9][11]~regout ;
wire \inst4|registers[9][8]~regout ;
wire \inst4|registers[9][3]~regout ;
wire \inst4|registers[9][1]~regout ;
wire \inst30|out[14]~17_combout ;
wire \inst5|ULAopcode[1]~1_combout ;
wire \inst6|Mux0~11_combout ;
wire \inst4|registers[0][30]~regout ;
wire \inst4|registers[0][28]~regout ;
wire \inst4|registers[0][27]~regout ;
wire \inst4|registers[0][25]~regout ;
wire \inst4|registers[0][22]~regout ;
wire \inst4|registers[0][21]~regout ;
wire \inst4|registers[0][20]~regout ;
wire \inst4|registers[0][19]~regout ;
wire \inst4|registers[0][18]~regout ;
wire \inst4|registers[0][17]~regout ;
wire \inst4|registers[0][16]~regout ;
wire \inst4|registers[0][14]~regout ;
wire \inst4|registers[0][12]~regout ;
wire \inst4|registers[0][11]~regout ;
wire \inst4|registers[0][10]~regout ;
wire \inst4|registers[0][8]~regout ;
wire \inst4|registers[0][6]~regout ;
wire \inst4|registers[0][5]~regout ;
wire \inst4|registers[0][4]~regout ;
wire \inst4|registers[0][3]~regout ;
wire \inst4|registers[0][2]~regout ;
wire \inst4|registers[0][1]~regout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [1:0] \inst36|OpULA ;
wire [31:0] \inst31|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \inst31|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [5:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [11:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \inst24|PC ;
wire [31:0] \inst32|i ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode834w ;
wire [3:0] \inst5|ULAopcode ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode821w ;
wire [1:0] \inst2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode842w ;
wire [1:0] \inst2|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst31|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

// Location: M4K_X55_Y21
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y41
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y40
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026;
// synopsys translate_on

// Location: M4K_X55_Y38
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: M4K_X37_Y18
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y17
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneii_lcell_comb \inst6|Add0~0 (
// Equation(s):
// \inst6|Add0~0_combout  = (\inst30|out[0]~31_combout  & (\inst4|data1[0]~671_combout  $ (VCC))) # (!\inst30|out[0]~31_combout  & (\inst4|data1[0]~671_combout  & VCC))
// \inst6|Add0~1  = CARRY((\inst30|out[0]~31_combout  & \inst4|data1[0]~671_combout ))

	.dataa(\inst30|out[0]~31_combout ),
	.datab(\inst4|data1[0]~671_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~0_combout ),
	.cout(\inst6|Add0~1 ));
// synopsys translate_off
defparam \inst6|Add0~0 .lut_mask = 16'h6688;
defparam \inst6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneii_lcell_comb \inst6|Add0~4 (
// Equation(s):
// \inst6|Add0~4_combout  = ((\inst4|data1[2]~629_combout  $ (\inst30|out[2]~29_combout  $ (!\inst6|Add0~3 )))) # (GND)
// \inst6|Add0~5  = CARRY((\inst4|data1[2]~629_combout  & ((\inst30|out[2]~29_combout ) # (!\inst6|Add0~3 ))) # (!\inst4|data1[2]~629_combout  & (\inst30|out[2]~29_combout  & !\inst6|Add0~3 )))

	.dataa(\inst4|data1[2]~629_combout ),
	.datab(\inst30|out[2]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~3 ),
	.combout(\inst6|Add0~4_combout ),
	.cout(\inst6|Add0~5 ));
// synopsys translate_off
defparam \inst6|Add0~4 .lut_mask = 16'h698E;
defparam \inst6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneii_lcell_comb \inst6|Add0~10 (
// Equation(s):
// \inst6|Add0~10_combout  = (\inst4|data1[5]~566_combout  & ((\inst30|out[5]~26_combout  & (\inst6|Add0~9  & VCC)) # (!\inst30|out[5]~26_combout  & (!\inst6|Add0~9 )))) # (!\inst4|data1[5]~566_combout  & ((\inst30|out[5]~26_combout  & (!\inst6|Add0~9 )) # 
// (!\inst30|out[5]~26_combout  & ((\inst6|Add0~9 ) # (GND)))))
// \inst6|Add0~11  = CARRY((\inst4|data1[5]~566_combout  & (!\inst30|out[5]~26_combout  & !\inst6|Add0~9 )) # (!\inst4|data1[5]~566_combout  & ((!\inst6|Add0~9 ) # (!\inst30|out[5]~26_combout ))))

	.dataa(\inst4|data1[5]~566_combout ),
	.datab(\inst30|out[5]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~9 ),
	.combout(\inst6|Add0~10_combout ),
	.cout(\inst6|Add0~11 ));
// synopsys translate_off
defparam \inst6|Add0~10 .lut_mask = 16'h9617;
defparam \inst6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneii_lcell_comb \inst6|Add0~16 (
// Equation(s):
// \inst6|Add0~16_combout  = ((\inst4|data1[8]~503_combout  $ (\inst30|out[8]~23_combout  $ (!\inst6|Add0~15 )))) # (GND)
// \inst6|Add0~17  = CARRY((\inst4|data1[8]~503_combout  & ((\inst30|out[8]~23_combout ) # (!\inst6|Add0~15 ))) # (!\inst4|data1[8]~503_combout  & (\inst30|out[8]~23_combout  & !\inst6|Add0~15 )))

	.dataa(\inst4|data1[8]~503_combout ),
	.datab(\inst30|out[8]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~15 ),
	.combout(\inst6|Add0~16_combout ),
	.cout(\inst6|Add0~17 ));
// synopsys translate_off
defparam \inst6|Add0~16 .lut_mask = 16'h698E;
defparam \inst6|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneii_lcell_comb \inst6|Add0~20 (
// Equation(s):
// \inst6|Add0~20_combout  = ((\inst30|out[10]~21_combout  $ (\inst4|data1[10]~461_combout  $ (!\inst6|Add0~19 )))) # (GND)
// \inst6|Add0~21  = CARRY((\inst30|out[10]~21_combout  & ((\inst4|data1[10]~461_combout ) # (!\inst6|Add0~19 ))) # (!\inst30|out[10]~21_combout  & (\inst4|data1[10]~461_combout  & !\inst6|Add0~19 )))

	.dataa(\inst30|out[10]~21_combout ),
	.datab(\inst4|data1[10]~461_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~19 ),
	.combout(\inst6|Add0~20_combout ),
	.cout(\inst6|Add0~21 ));
// synopsys translate_off
defparam \inst6|Add0~20 .lut_mask = 16'h698E;
defparam \inst6|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneii_lcell_comb \inst6|Add0~32 (
// Equation(s):
// \inst6|Add0~32_combout  = ((\inst30|out[16]~15_combout  $ (\inst4|data1[16]~335_combout  $ (!\inst6|Add0~31 )))) # (GND)
// \inst6|Add0~33  = CARRY((\inst30|out[16]~15_combout  & ((\inst4|data1[16]~335_combout ) # (!\inst6|Add0~31 ))) # (!\inst30|out[16]~15_combout  & (\inst4|data1[16]~335_combout  & !\inst6|Add0~31 )))

	.dataa(\inst30|out[16]~15_combout ),
	.datab(\inst4|data1[16]~335_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~31 ),
	.combout(\inst6|Add0~32_combout ),
	.cout(\inst6|Add0~33 ));
// synopsys translate_off
defparam \inst6|Add0~32 .lut_mask = 16'h698E;
defparam \inst6|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneii_lcell_comb \inst6|Add0~34 (
// Equation(s):
// \inst6|Add0~34_combout  = (\inst4|data1[17]~314_combout  & ((\inst30|out[17]~14_combout  & (\inst6|Add0~33  & VCC)) # (!\inst30|out[17]~14_combout  & (!\inst6|Add0~33 )))) # (!\inst4|data1[17]~314_combout  & ((\inst30|out[17]~14_combout  & 
// (!\inst6|Add0~33 )) # (!\inst30|out[17]~14_combout  & ((\inst6|Add0~33 ) # (GND)))))
// \inst6|Add0~35  = CARRY((\inst4|data1[17]~314_combout  & (!\inst30|out[17]~14_combout  & !\inst6|Add0~33 )) # (!\inst4|data1[17]~314_combout  & ((!\inst6|Add0~33 ) # (!\inst30|out[17]~14_combout ))))

	.dataa(\inst4|data1[17]~314_combout ),
	.datab(\inst30|out[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~33 ),
	.combout(\inst6|Add0~34_combout ),
	.cout(\inst6|Add0~35 ));
// synopsys translate_off
defparam \inst6|Add0~34 .lut_mask = 16'h9617;
defparam \inst6|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneii_lcell_comb \inst6|Add0~38 (
// Equation(s):
// \inst6|Add0~38_combout  = (\inst4|data1[19]~272_combout  & ((\inst30|out[19]~12_combout  & (\inst6|Add0~37  & VCC)) # (!\inst30|out[19]~12_combout  & (!\inst6|Add0~37 )))) # (!\inst4|data1[19]~272_combout  & ((\inst30|out[19]~12_combout  & 
// (!\inst6|Add0~37 )) # (!\inst30|out[19]~12_combout  & ((\inst6|Add0~37 ) # (GND)))))
// \inst6|Add0~39  = CARRY((\inst4|data1[19]~272_combout  & (!\inst30|out[19]~12_combout  & !\inst6|Add0~37 )) # (!\inst4|data1[19]~272_combout  & ((!\inst6|Add0~37 ) # (!\inst30|out[19]~12_combout ))))

	.dataa(\inst4|data1[19]~272_combout ),
	.datab(\inst30|out[19]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~37 ),
	.combout(\inst6|Add0~38_combout ),
	.cout(\inst6|Add0~39 ));
// synopsys translate_off
defparam \inst6|Add0~38 .lut_mask = 16'h9617;
defparam \inst6|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneii_lcell_comb \inst6|Add0~42 (
// Equation(s):
// \inst6|Add0~42_combout  = (\inst30|out[21]~10_combout  & ((\inst4|data1[21]~230_combout  & (\inst6|Add0~41  & VCC)) # (!\inst4|data1[21]~230_combout  & (!\inst6|Add0~41 )))) # (!\inst30|out[21]~10_combout  & ((\inst4|data1[21]~230_combout  & 
// (!\inst6|Add0~41 )) # (!\inst4|data1[21]~230_combout  & ((\inst6|Add0~41 ) # (GND)))))
// \inst6|Add0~43  = CARRY((\inst30|out[21]~10_combout  & (!\inst4|data1[21]~230_combout  & !\inst6|Add0~41 )) # (!\inst30|out[21]~10_combout  & ((!\inst6|Add0~41 ) # (!\inst4|data1[21]~230_combout ))))

	.dataa(\inst30|out[21]~10_combout ),
	.datab(\inst4|data1[21]~230_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~41 ),
	.combout(\inst6|Add0~42_combout ),
	.cout(\inst6|Add0~43 ));
// synopsys translate_off
defparam \inst6|Add0~42 .lut_mask = 16'h9617;
defparam \inst6|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneii_lcell_comb \inst6|Add0~50 (
// Equation(s):
// \inst6|Add0~50_combout  = (\inst4|data1[25]~146_combout  & ((\inst30|out[25]~6_combout  & (\inst6|Add0~49  & VCC)) # (!\inst30|out[25]~6_combout  & (!\inst6|Add0~49 )))) # (!\inst4|data1[25]~146_combout  & ((\inst30|out[25]~6_combout  & (!\inst6|Add0~49 
// )) # (!\inst30|out[25]~6_combout  & ((\inst6|Add0~49 ) # (GND)))))
// \inst6|Add0~51  = CARRY((\inst4|data1[25]~146_combout  & (!\inst30|out[25]~6_combout  & !\inst6|Add0~49 )) # (!\inst4|data1[25]~146_combout  & ((!\inst6|Add0~49 ) # (!\inst30|out[25]~6_combout ))))

	.dataa(\inst4|data1[25]~146_combout ),
	.datab(\inst30|out[25]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~49 ),
	.combout(\inst6|Add0~50_combout ),
	.cout(\inst6|Add0~51 ));
// synopsys translate_off
defparam \inst6|Add0~50 .lut_mask = 16'h9617;
defparam \inst6|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneii_lcell_comb \inst6|Add0~54 (
// Equation(s):
// \inst6|Add0~54_combout  = (\inst30|out[27]~4_combout  & ((\inst4|data1[27]~104_combout  & (\inst6|Add0~53  & VCC)) # (!\inst4|data1[27]~104_combout  & (!\inst6|Add0~53 )))) # (!\inst30|out[27]~4_combout  & ((\inst4|data1[27]~104_combout  & 
// (!\inst6|Add0~53 )) # (!\inst4|data1[27]~104_combout  & ((\inst6|Add0~53 ) # (GND)))))
// \inst6|Add0~55  = CARRY((\inst30|out[27]~4_combout  & (!\inst4|data1[27]~104_combout  & !\inst6|Add0~53 )) # (!\inst30|out[27]~4_combout  & ((!\inst6|Add0~53 ) # (!\inst4|data1[27]~104_combout ))))

	.dataa(\inst30|out[27]~4_combout ),
	.datab(\inst4|data1[27]~104_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~53 ),
	.combout(\inst6|Add0~54_combout ),
	.cout(\inst6|Add0~55 ));
// synopsys translate_off
defparam \inst6|Add0~54 .lut_mask = 16'h9617;
defparam \inst6|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneii_lcell_comb \inst6|Add0~56 (
// Equation(s):
// \inst6|Add0~56_combout  = ((\inst4|data1[28]~83_combout  $ (\inst30|out[28]~3_combout  $ (!\inst6|Add0~55 )))) # (GND)
// \inst6|Add0~57  = CARRY((\inst4|data1[28]~83_combout  & ((\inst30|out[28]~3_combout ) # (!\inst6|Add0~55 ))) # (!\inst4|data1[28]~83_combout  & (\inst30|out[28]~3_combout  & !\inst6|Add0~55 )))

	.dataa(\inst4|data1[28]~83_combout ),
	.datab(\inst30|out[28]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~55 ),
	.combout(\inst6|Add0~56_combout ),
	.cout(\inst6|Add0~57 ));
// synopsys translate_off
defparam \inst6|Add0~56 .lut_mask = 16'h698E;
defparam \inst6|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneii_lcell_comb \inst6|Add0~58 (
// Equation(s):
// \inst6|Add0~58_combout  = (\inst4|data1[29]~62_combout  & ((\inst30|out[29]~2_combout  & (\inst6|Add0~57  & VCC)) # (!\inst30|out[29]~2_combout  & (!\inst6|Add0~57 )))) # (!\inst4|data1[29]~62_combout  & ((\inst30|out[29]~2_combout  & (!\inst6|Add0~57 )) 
// # (!\inst30|out[29]~2_combout  & ((\inst6|Add0~57 ) # (GND)))))
// \inst6|Add0~59  = CARRY((\inst4|data1[29]~62_combout  & (!\inst30|out[29]~2_combout  & !\inst6|Add0~57 )) # (!\inst4|data1[29]~62_combout  & ((!\inst6|Add0~57 ) # (!\inst30|out[29]~2_combout ))))

	.dataa(\inst4|data1[29]~62_combout ),
	.datab(\inst30|out[29]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~57 ),
	.combout(\inst6|Add0~58_combout ),
	.cout(\inst6|Add0~59 ));
// synopsys translate_off
defparam \inst6|Add0~58 .lut_mask = 16'h9617;
defparam \inst6|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneii_lcell_comb \inst6|Add0~60 (
// Equation(s):
// \inst6|Add0~60_combout  = ((\inst4|data1[30]~41_combout  $ (\inst30|out[30]~1_combout  $ (!\inst6|Add0~59 )))) # (GND)
// \inst6|Add0~61  = CARRY((\inst4|data1[30]~41_combout  & ((\inst30|out[30]~1_combout ) # (!\inst6|Add0~59 ))) # (!\inst4|data1[30]~41_combout  & (\inst30|out[30]~1_combout  & !\inst6|Add0~59 )))

	.dataa(\inst4|data1[30]~41_combout ),
	.datab(\inst30|out[30]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~59 ),
	.combout(\inst6|Add0~60_combout ),
	.cout(\inst6|Add0~61 ));
// synopsys translate_off
defparam \inst6|Add0~60 .lut_mask = 16'h698E;
defparam \inst6|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneii_lcell_comb \inst6|Add0~62 (
// Equation(s):
// \inst6|Add0~62_combout  = \inst30|out[31]~0_combout  $ (\inst4|data1[31]~20_combout  $ (\inst6|Add0~61 ))

	.dataa(\inst30|out[31]~0_combout ),
	.datab(\inst4|data1[31]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~61 ),
	.combout(\inst6|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~62 .lut_mask = 16'h9696;
defparam \inst6|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneii_lcell_comb \inst6|Add1~0 (
// Equation(s):
// \inst6|Add1~0_combout  = (\inst4|data1[0]~671_combout  & ((GND) # (!\inst30|out[0]~31_combout ))) # (!\inst4|data1[0]~671_combout  & (\inst30|out[0]~31_combout  $ (GND)))
// \inst6|Add1~1  = CARRY((\inst4|data1[0]~671_combout ) # (!\inst30|out[0]~31_combout ))

	.dataa(\inst4|data1[0]~671_combout ),
	.datab(\inst30|out[0]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add1~0_combout ),
	.cout(\inst6|Add1~1 ));
// synopsys translate_off
defparam \inst6|Add1~0 .lut_mask = 16'h66BB;
defparam \inst6|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneii_lcell_comb \inst6|Add1~10 (
// Equation(s):
// \inst6|Add1~10_combout  = (\inst4|data1[5]~566_combout  & ((\inst30|out[5]~26_combout  & (!\inst6|Add1~9 )) # (!\inst30|out[5]~26_combout  & (\inst6|Add1~9  & VCC)))) # (!\inst4|data1[5]~566_combout  & ((\inst30|out[5]~26_combout  & ((\inst6|Add1~9 ) # 
// (GND))) # (!\inst30|out[5]~26_combout  & (!\inst6|Add1~9 ))))
// \inst6|Add1~11  = CARRY((\inst4|data1[5]~566_combout  & (\inst30|out[5]~26_combout  & !\inst6|Add1~9 )) # (!\inst4|data1[5]~566_combout  & ((\inst30|out[5]~26_combout ) # (!\inst6|Add1~9 ))))

	.dataa(\inst4|data1[5]~566_combout ),
	.datab(\inst30|out[5]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~9 ),
	.combout(\inst6|Add1~10_combout ),
	.cout(\inst6|Add1~11 ));
// synopsys translate_off
defparam \inst6|Add1~10 .lut_mask = 16'h694D;
defparam \inst6|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneii_lcell_comb \inst6|Add1~24 (
// Equation(s):
// \inst6|Add1~24_combout  = ((\inst30|out[12]~19_combout  $ (\inst4|data1[12]~419_combout  $ (\inst6|Add1~23 )))) # (GND)
// \inst6|Add1~25  = CARRY((\inst30|out[12]~19_combout  & (\inst4|data1[12]~419_combout  & !\inst6|Add1~23 )) # (!\inst30|out[12]~19_combout  & ((\inst4|data1[12]~419_combout ) # (!\inst6|Add1~23 ))))

	.dataa(\inst30|out[12]~19_combout ),
	.datab(\inst4|data1[12]~419_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~23 ),
	.combout(\inst6|Add1~24_combout ),
	.cout(\inst6|Add1~25 ));
// synopsys translate_off
defparam \inst6|Add1~24 .lut_mask = 16'h964D;
defparam \inst6|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneii_lcell_comb \inst6|Add1~42 (
// Equation(s):
// \inst6|Add1~42_combout  = (\inst4|data1[21]~230_combout  & ((\inst30|out[21]~10_combout  & (!\inst6|Add1~41 )) # (!\inst30|out[21]~10_combout  & (\inst6|Add1~41  & VCC)))) # (!\inst4|data1[21]~230_combout  & ((\inst30|out[21]~10_combout  & 
// ((\inst6|Add1~41 ) # (GND))) # (!\inst30|out[21]~10_combout  & (!\inst6|Add1~41 ))))
// \inst6|Add1~43  = CARRY((\inst4|data1[21]~230_combout  & (\inst30|out[21]~10_combout  & !\inst6|Add1~41 )) # (!\inst4|data1[21]~230_combout  & ((\inst30|out[21]~10_combout ) # (!\inst6|Add1~41 ))))

	.dataa(\inst4|data1[21]~230_combout ),
	.datab(\inst30|out[21]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~41 ),
	.combout(\inst6|Add1~42_combout ),
	.cout(\inst6|Add1~43 ));
// synopsys translate_off
defparam \inst6|Add1~42 .lut_mask = 16'h694D;
defparam \inst6|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneii_lcell_comb \inst6|Add1~56 (
// Equation(s):
// \inst6|Add1~56_combout  = ((\inst4|data1[28]~83_combout  $ (\inst30|out[28]~3_combout  $ (\inst6|Add1~55 )))) # (GND)
// \inst6|Add1~57  = CARRY((\inst4|data1[28]~83_combout  & ((!\inst6|Add1~55 ) # (!\inst30|out[28]~3_combout ))) # (!\inst4|data1[28]~83_combout  & (!\inst30|out[28]~3_combout  & !\inst6|Add1~55 )))

	.dataa(\inst4|data1[28]~83_combout ),
	.datab(\inst30|out[28]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~55 ),
	.combout(\inst6|Add1~56_combout ),
	.cout(\inst6|Add1~57 ));
// synopsys translate_off
defparam \inst6|Add1~56 .lut_mask = 16'h962B;
defparam \inst6|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneii_lcell_comb \inst6|Add1~58 (
// Equation(s):
// \inst6|Add1~58_combout  = (\inst30|out[29]~2_combout  & ((\inst4|data1[29]~62_combout  & (!\inst6|Add1~57 )) # (!\inst4|data1[29]~62_combout  & ((\inst6|Add1~57 ) # (GND))))) # (!\inst30|out[29]~2_combout  & ((\inst4|data1[29]~62_combout  & 
// (\inst6|Add1~57  & VCC)) # (!\inst4|data1[29]~62_combout  & (!\inst6|Add1~57 ))))
// \inst6|Add1~59  = CARRY((\inst30|out[29]~2_combout  & ((!\inst6|Add1~57 ) # (!\inst4|data1[29]~62_combout ))) # (!\inst30|out[29]~2_combout  & (!\inst4|data1[29]~62_combout  & !\inst6|Add1~57 )))

	.dataa(\inst30|out[29]~2_combout ),
	.datab(\inst4|data1[29]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~57 ),
	.combout(\inst6|Add1~58_combout ),
	.cout(\inst6|Add1~59 ));
// synopsys translate_off
defparam \inst6|Add1~58 .lut_mask = 16'h692B;
defparam \inst6|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X17_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~41_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~41_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y46
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~62_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~104_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y4
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~104_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~125_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~125_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y25
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~167_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y7
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~167_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~188_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y47
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~209_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~230_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~230_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~251_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y5
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~251_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y19
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~272_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~293_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~293_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~293_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~293_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y38
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~314_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y41
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~314_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y19
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~335_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y23
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~335_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~356_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y17
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~377_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y5
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~377_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~398_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~419_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~440_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~440_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~440_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~440_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~461_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~461_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~503_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~503_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055;
// synopsys translate_on

// Location: M4K_X84_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~545_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~545_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082;
// synopsys translate_on

// Location: M4K_X17_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~566_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~608_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~608_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~608_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y45
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~608_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~629_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA;
// synopsys translate_on

// Location: M4K_X64_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~629_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y22
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~650_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~650_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y48
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~671_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneii_lcell_comb \inst11|inst2|Add0~2 (
// Equation(s):
// \inst11|inst2|Add0~2_combout  = (\inst12|inst|Add0~2_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\inst11|inst2|Add0~1  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\inst11|inst2|Add0~1 
// )))) # (!\inst12|inst|Add0~2_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\inst11|inst2|Add0~1 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\inst11|inst2|Add0~1 ) # (GND)))))
// \inst11|inst2|Add0~3  = CARRY((\inst12|inst|Add0~2_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\inst11|inst2|Add0~1 )) # (!\inst12|inst|Add0~2_combout  & ((!\inst11|inst2|Add0~1 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\inst12|inst|Add0~2_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~1 ),
	.combout(\inst11|inst2|Add0~2_combout ),
	.cout(\inst11|inst2|Add0~3 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneii_lcell_comb \inst11|inst2|Add0~6 (
// Equation(s):
// \inst11|inst2|Add0~6_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\inst12|inst|Add0~6_combout  & (\inst11|inst2|Add0~5  & VCC)) # (!\inst12|inst|Add0~6_combout  & (!\inst11|inst2|Add0~5 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\inst12|inst|Add0~6_combout  & (!\inst11|inst2|Add0~5 )) # (!\inst12|inst|Add0~6_combout  & ((\inst11|inst2|Add0~5 ) # (GND)))))
// \inst11|inst2|Add0~7  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\inst12|inst|Add0~6_combout  & !\inst11|inst2|Add0~5 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((!\inst11|inst2|Add0~5 ) # 
// (!\inst12|inst|Add0~6_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst12|inst|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~5 ),
	.combout(\inst11|inst2|Add0~6_combout ),
	.cout(\inst11|inst2|Add0~7 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneii_lcell_comb \inst11|inst2|Add0~8 (
// Equation(s):
// \inst11|inst2|Add0~8_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (\inst12|inst|Add0~8_combout  $ (!\inst11|inst2|Add0~7 )))) # (GND)
// \inst11|inst2|Add0~9  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((\inst12|inst|Add0~8_combout ) # (!\inst11|inst2|Add0~7 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// (\inst12|inst|Add0~8_combout  & !\inst11|inst2|Add0~7 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\inst12|inst|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~7 ),
	.combout(\inst11|inst2|Add0~8_combout ),
	.cout(\inst11|inst2|Add0~9 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneii_lcell_comb \inst11|inst2|Add0~10 (
// Equation(s):
// \inst11|inst2|Add0~10_combout  = (\inst12|inst|Add0~10_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\inst11|inst2|Add0~9  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// (!\inst11|inst2|Add0~9 )))) # (!\inst12|inst|Add0~10_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\inst11|inst2|Add0~9 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\inst11|inst2|Add0~9 ) # 
// (GND)))))
// \inst11|inst2|Add0~11  = CARRY((\inst12|inst|Add0~10_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5] & !\inst11|inst2|Add0~9 )) # (!\inst12|inst|Add0~10_combout  & ((!\inst11|inst2|Add0~9 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\inst12|inst|Add0~10_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~9 ),
	.combout(\inst11|inst2|Add0~10_combout ),
	.cout(\inst11|inst2|Add0~11 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneii_lcell_comb \inst11|inst2|Add0~12 (
// Equation(s):
// \inst11|inst2|Add0~12_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6] $ (\inst12|inst|Add0~12_combout  $ (!\inst11|inst2|Add0~11 )))) # (GND)
// \inst11|inst2|Add0~13  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\inst12|inst|Add0~12_combout ) # (!\inst11|inst2|Add0~11 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\inst12|inst|Add0~12_combout  & !\inst11|inst2|Add0~11 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\inst12|inst|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~11 ),
	.combout(\inst11|inst2|Add0~12_combout ),
	.cout(\inst11|inst2|Add0~13 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneii_lcell_comb \inst11|inst2|Add0~14 (
// Equation(s):
// \inst11|inst2|Add0~14_combout  = (\inst12|inst|Add0~14_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\inst11|inst2|Add0~13  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] & 
// (!\inst11|inst2|Add0~13 )))) # (!\inst12|inst|Add0~14_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\inst11|inst2|Add0~13 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\inst11|inst2|Add0~13 ) 
// # (GND)))))
// \inst11|inst2|Add0~15  = CARRY((\inst12|inst|Add0~14_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7] & !\inst11|inst2|Add0~13 )) # (!\inst12|inst|Add0~14_combout  & ((!\inst11|inst2|Add0~13 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\inst12|inst|Add0~14_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~13 ),
	.combout(\inst11|inst2|Add0~14_combout ),
	.cout(\inst11|inst2|Add0~15 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~14 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneii_lcell_comb \inst11|inst2|Add0~28 (
// Equation(s):
// \inst11|inst2|Add0~28_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14] $ (\inst12|inst|Add0~28_combout  $ (!\inst11|inst2|Add0~27 )))) # (GND)
// \inst11|inst2|Add0~29  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst12|inst|Add0~28_combout ) # (!\inst11|inst2|Add0~27 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14] & 
// (\inst12|inst|Add0~28_combout  & !\inst11|inst2|Add0~27 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\inst12|inst|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~27 ),
	.combout(\inst11|inst2|Add0~28_combout ),
	.cout(\inst11|inst2|Add0~29 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~28 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneii_lcell_comb \inst11|inst2|Add0~32 (
// Equation(s):
// \inst11|inst2|Add0~32_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst12|inst|Add0~32_combout  $ (!\inst11|inst2|Add0~31 )))) # (GND)
// \inst11|inst2|Add0~33  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~32_combout ) # (!\inst11|inst2|Add0~31 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (\inst12|inst|Add0~32_combout  & !\inst11|inst2|Add0~31 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~31 ),
	.combout(\inst11|inst2|Add0~32_combout ),
	.cout(\inst11|inst2|Add0~33 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~32 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneii_lcell_comb \inst11|inst2|Add0~36 (
// Equation(s):
// \inst11|inst2|Add0~36_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst12|inst|Add0~36_combout  $ (!\inst11|inst2|Add0~35 )))) # (GND)
// \inst11|inst2|Add0~37  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~36_combout ) # (!\inst11|inst2|Add0~35 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (\inst12|inst|Add0~36_combout  & !\inst11|inst2|Add0~35 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~35 ),
	.combout(\inst11|inst2|Add0~36_combout ),
	.cout(\inst11|inst2|Add0~37 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~36 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneii_lcell_comb \inst11|inst2|Add0~46 (
// Equation(s):
// \inst11|inst2|Add0~46_combout  = (\inst12|inst|Add0~46_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~45  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\inst11|inst2|Add0~45 )))) # (!\inst12|inst|Add0~46_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~45 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~45 
// ) # (GND)))))
// \inst11|inst2|Add0~47  = CARRY((\inst12|inst|Add0~46_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~45 )) # (!\inst12|inst|Add0~46_combout  & ((!\inst11|inst2|Add0~45 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\inst12|inst|Add0~46_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~45 ),
	.combout(\inst11|inst2|Add0~46_combout ),
	.cout(\inst11|inst2|Add0~47 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~46 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneii_lcell_comb \inst11|inst2|Add0~48 (
// Equation(s):
// \inst11|inst2|Add0~48_combout  = ((\inst12|inst|Add0~48_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~47 )))) # (GND)
// \inst11|inst2|Add0~49  = CARRY((\inst12|inst|Add0~48_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~47 ))) # (!\inst12|inst|Add0~48_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~47 )))

	.dataa(\inst12|inst|Add0~48_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~47 ),
	.combout(\inst11|inst2|Add0~48_combout ),
	.cout(\inst11|inst2|Add0~49 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~48 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneii_lcell_comb \inst11|inst2|Add0~50 (
// Equation(s):
// \inst11|inst2|Add0~50_combout  = (\inst12|inst|Add0~50_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~49  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\inst11|inst2|Add0~49 )))) # (!\inst12|inst|Add0~50_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~49 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~49 
// ) # (GND)))))
// \inst11|inst2|Add0~51  = CARRY((\inst12|inst|Add0~50_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~49 )) # (!\inst12|inst|Add0~50_combout  & ((!\inst11|inst2|Add0~49 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\inst12|inst|Add0~50_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~49 ),
	.combout(\inst11|inst2|Add0~50_combout ),
	.cout(\inst11|inst2|Add0~51 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~50 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y37_N11
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X43_Y37_N13
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X43_Y37_N19
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X43_Y37_N15
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X43_Y37_N17
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X43_Y37_N10
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N2
cycloneii_lcell_comb \inst32|Add0~2 (
// Equation(s):
// \inst32|Add0~2_combout  = (\inst32|i [1] & (!\inst32|Add0~1 )) # (!\inst32|i [1] & ((\inst32|Add0~1 ) # (GND)))
// \inst32|Add0~3  = CARRY((!\inst32|Add0~1 ) # (!\inst32|i [1]))

	.dataa(vcc),
	.datab(\inst32|i [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~1 ),
	.combout(\inst32|Add0~2_combout ),
	.cout(\inst32|Add0~3 ));
// synopsys translate_off
defparam \inst32|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N6
cycloneii_lcell_comb \inst32|Add0~6 (
// Equation(s):
// \inst32|Add0~6_combout  = (\inst32|i [3] & (!\inst32|Add0~5 )) # (!\inst32|i [3] & ((\inst32|Add0~5 ) # (GND)))
// \inst32|Add0~7  = CARRY((!\inst32|Add0~5 ) # (!\inst32|i [3]))

	.dataa(\inst32|i [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~5 ),
	.combout(\inst32|Add0~6_combout ),
	.cout(\inst32|Add0~7 ));
// synopsys translate_off
defparam \inst32|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst32|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N12
cycloneii_lcell_comb \inst32|Add0~12 (
// Equation(s):
// \inst32|Add0~12_combout  = (\inst32|i [6] & (\inst32|Add0~11  $ (GND))) # (!\inst32|i [6] & (!\inst32|Add0~11  & VCC))
// \inst32|Add0~13  = CARRY((\inst32|i [6] & !\inst32|Add0~11 ))

	.dataa(\inst32|i [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~11 ),
	.combout(\inst32|Add0~12_combout ),
	.cout(\inst32|Add0~13 ));
// synopsys translate_off
defparam \inst32|Add0~12 .lut_mask = 16'hA50A;
defparam \inst32|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N16
cycloneii_lcell_comb \inst32|Add0~16 (
// Equation(s):
// \inst32|Add0~16_combout  = (\inst32|i [8] & (\inst32|Add0~15  $ (GND))) # (!\inst32|i [8] & (!\inst32|Add0~15  & VCC))
// \inst32|Add0~17  = CARRY((\inst32|i [8] & !\inst32|Add0~15 ))

	.dataa(\inst32|i [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~15 ),
	.combout(\inst32|Add0~16_combout ),
	.cout(\inst32|Add0~17 ));
// synopsys translate_off
defparam \inst32|Add0~16 .lut_mask = 16'hA50A;
defparam \inst32|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N24
cycloneii_lcell_comb \inst32|Add0~24 (
// Equation(s):
// \inst32|Add0~24_combout  = (\inst32|i [12] & (\inst32|Add0~23  $ (GND))) # (!\inst32|i [12] & (!\inst32|Add0~23  & VCC))
// \inst32|Add0~25  = CARRY((\inst32|i [12] & !\inst32|Add0~23 ))

	.dataa(\inst32|i [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~23 ),
	.combout(\inst32|Add0~24_combout ),
	.cout(\inst32|Add0~25 ));
// synopsys translate_off
defparam \inst32|Add0~24 .lut_mask = 16'hA50A;
defparam \inst32|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N10
cycloneii_lcell_comb \inst32|Add0~42 (
// Equation(s):
// \inst32|Add0~42_combout  = (\inst32|i [21] & (!\inst32|Add0~41 )) # (!\inst32|i [21] & ((\inst32|Add0~41 ) # (GND)))
// \inst32|Add0~43  = CARRY((!\inst32|Add0~41 ) # (!\inst32|i [21]))

	.dataa(\inst32|i [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~41 ),
	.combout(\inst32|Add0~42_combout ),
	.cout(\inst32|Add0~43 ));
// synopsys translate_off
defparam \inst32|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst32|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N12
cycloneii_lcell_comb \inst32|Add0~44 (
// Equation(s):
// \inst32|Add0~44_combout  = (\inst32|i [22] & (\inst32|Add0~43  $ (GND))) # (!\inst32|i [22] & (!\inst32|Add0~43  & VCC))
// \inst32|Add0~45  = CARRY((\inst32|i [22] & !\inst32|Add0~43 ))

	.dataa(\inst32|i [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~43 ),
	.combout(\inst32|Add0~44_combout ),
	.cout(\inst32|Add0~45 ));
// synopsys translate_off
defparam \inst32|Add0~44 .lut_mask = 16'hA50A;
defparam \inst32|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N28
cycloneii_lcell_comb \inst32|Add0~60 (
// Equation(s):
// \inst32|Add0~60_combout  = (\inst32|i [30] & (\inst32|Add0~59  $ (GND))) # (!\inst32|i [30] & (!\inst32|Add0~59  & VCC))
// \inst32|Add0~61  = CARRY((\inst32|i [30] & !\inst32|Add0~59 ))

	.dataa(vcc),
	.datab(\inst32|i [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~59 ),
	.combout(\inst32|Add0~60_combout ),
	.cout(\inst32|Add0~61 ));
// synopsys translate_off
defparam \inst32|Add0~60 .lut_mask = 16'hC30C;
defparam \inst32|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N30
cycloneii_lcell_comb \inst32|Add0~62 (
// Equation(s):
// \inst32|Add0~62_combout  = \inst32|Add0~61  $ (\inst32|i [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst32|i [31]),
	.cin(\inst32|Add0~61 ),
	.combout(\inst32|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Add0~62 .lut_mask = 16'h0FF0;
defparam \inst32|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y25_N25
cycloneii_lcell_ff \inst4|registers[21][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][31]~regout ));

// Location: LCCOMB_X58_Y25_N24
cycloneii_lcell_comb \inst4|data1[31]~2 (
// Equation(s):
// \inst4|data1[31]~2_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][31]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][31]~regout ),
	.datad(\inst4|registers[17][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~2 .lut_mask = 16'hD9C8;
defparam \inst4|data1[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \inst4|data1[31]~3 (
// Equation(s):
// \inst4|data1[31]~3_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[31]~2_combout  & ((\inst4|registers[29][31]~regout ))) # (!\inst4|data1[31]~2_combout  & (\inst4|registers[25][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[31]~2_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[31]~2_combout ),
	.datac(\inst4|registers[25][31]~regout ),
	.datad(\inst4|registers[29][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~3 .lut_mask = 16'hEC64;
defparam \inst4|data1[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneii_lcell_comb \inst4|data1[31]~4 (
// Equation(s):
// \inst4|data1[31]~4_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[24][31]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][31]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][31]~regout ),
	.datac(\inst4|registers[24][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~4 .lut_mask = 16'hAAE4;
defparam \inst4|data1[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \inst4|data1[31]~5 (
// Equation(s):
// \inst4|data1[31]~5_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[31]~4_combout  & ((\inst4|registers[28][31]~regout ))) # (!\inst4|data1[31]~4_combout  & (\inst4|registers[20][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[31]~4_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[31]~4_combout ),
	.datac(\inst4|registers[20][31]~regout ),
	.datad(\inst4|registers[28][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~5 .lut_mask = 16'hEC64;
defparam \inst4|data1[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneii_lcell_comb \inst4|data1[31]~6 (
// Equation(s):
// \inst4|data1[31]~6_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[31]~3_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[31]~5_combout ))))

	.dataa(\inst4|data1[31]~5_combout ),
	.datab(\inst4|data1[31]~3_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~6 .lut_mask = 16'hFC0A;
defparam \inst4|data1[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneii_lcell_comb \inst4|data1[31]~10 (
// Equation(s):
// \inst4|data1[31]~10_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][31]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][31]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][31]~regout ),
	.datac(\inst4|registers[9][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~10 .lut_mask = 16'hFA44;
defparam \inst4|data1[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneii_lcell_comb \inst4|data1[31]~11 (
// Equation(s):
// \inst4|data1[31]~11_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[31]~10_combout  & (\inst4|registers[11][31]~regout )) # (!\inst4|data1[31]~10_combout  & ((\inst4|registers[10][31]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[31]~10_combout ))))

	.dataa(\inst4|registers[11][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][31]~regout ),
	.datad(\inst4|data1[31]~10_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~11 .lut_mask = 16'hBBC0;
defparam \inst4|data1[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \inst4|registers[6][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][31]~regout ));

// Location: LCFF_X56_Y27_N11
cycloneii_lcell_ff \inst4|registers[4][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][31]~regout ));

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \inst4|data1[31]~12 (
// Equation(s):
// \inst4|data1[31]~12_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[6][31]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][31]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][31]~regout ),
	.datac(\inst4|registers[6][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~12 .lut_mask = 16'hAAE4;
defparam \inst4|data1[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneii_lcell_comb \inst4|data1[31]~13 (
// Equation(s):
// \inst4|data1[31]~13_combout  = (\inst4|data1[31]~12_combout  & ((\inst4|registers[7][31]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[31]~12_combout  & (((\inst4|registers[5][31]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[7][31]~regout ),
	.datab(\inst4|data1[31]~12_combout ),
	.datac(\inst4|registers[5][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~13 .lut_mask = 16'hB8CC;
defparam \inst4|data1[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N17
cycloneii_lcell_ff \inst4|registers[2][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][31]~regout ));

// Location: LCCOMB_X53_Y31_N28
cycloneii_lcell_comb \inst4|data1[31]~14 (
// Equation(s):
// \inst4|data1[31]~14_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][31]~regout )))))

	.dataa(\inst4|registers[1][31]~regout ),
	.datab(\inst4|registers[0][31]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~14 .lut_mask = 16'hFA0C;
defparam \inst4|data1[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneii_lcell_comb \inst4|data1[31]~15 (
// Equation(s):
// \inst4|data1[31]~15_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[31]~14_combout  & ((\inst4|registers[3][31]~regout ))) # (!\inst4|data1[31]~14_combout  & (\inst4|registers[2][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[31]~14_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[31]~14_combout ),
	.datac(\inst4|registers[2][31]~regout ),
	.datad(\inst4|registers[3][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~15 .lut_mask = 16'hEC64;
defparam \inst4|data1[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneii_lcell_comb \inst4|data1[31]~16 (
// Equation(s):
// \inst4|data1[31]~16_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[31]~13_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[31]~15_combout )))))

	.dataa(\inst4|data1[31]~13_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[31]~15_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~16 .lut_mask = 16'hE3E0;
defparam \inst4|data1[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N25
cycloneii_lcell_ff \inst4|registers[13][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][31]~regout ));

// Location: LCFF_X52_Y30_N17
cycloneii_lcell_ff \inst4|registers[14][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][31]~regout ));

// Location: LCFF_X52_Y30_N11
cycloneii_lcell_ff \inst4|registers[12][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][31]~regout ));

// Location: LCCOMB_X52_Y30_N16
cycloneii_lcell_comb \inst4|data1[31]~17 (
// Equation(s):
// \inst4|data1[31]~17_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][31]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][31]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~17 .lut_mask = 16'hCCE2;
defparam \inst4|data1[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N19
cycloneii_lcell_ff \inst4|registers[15][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][31]~regout ));

// Location: LCCOMB_X52_Y31_N24
cycloneii_lcell_comb \inst4|data1[31]~18 (
// Equation(s):
// \inst4|data1[31]~18_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[31]~17_combout  & ((\inst4|registers[15][31]~regout ))) # (!\inst4|data1[31]~17_combout  & (\inst4|registers[13][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[31]~17_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[31]~17_combout ),
	.datac(\inst4|registers[13][31]~regout ),
	.datad(\inst4|registers[15][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~18 .lut_mask = 16'hEC64;
defparam \inst4|data1[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \inst4|data1[31]~19 (
// Equation(s):
// \inst4|data1[31]~19_combout  = (\inst4|data1[31]~16_combout  & ((\inst4|data1[31]~18_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[31]~16_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst4|data1[31]~11_combout ))))

	.dataa(\inst4|data1[31]~16_combout ),
	.datab(\inst4|data1[31]~18_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[31]~11_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~19 .lut_mask = 16'hDA8A;
defparam \inst4|data1[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneii_lcell_comb \inst4|data2[31]~7 (
// Equation(s):
// \inst4|data2[31]~7_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][31]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[19][31]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][31]~regout ),
	.datac(\inst4|registers[19][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~7 .lut_mask = 16'hAAD8;
defparam \inst4|data2[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneii_lcell_comb \inst4|data2[31]~8 (
// Equation(s):
// \inst4|data2[31]~8_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[31]~7_combout  & ((\inst4|registers[31][31]~regout ))) # (!\inst4|data2[31]~7_combout  & (\inst4|registers[27][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[31]~7_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][31]~regout ),
	.datac(\inst4|registers[31][31]~regout ),
	.datad(\inst4|data2[31]~7_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~8 .lut_mask = 16'hF588;
defparam \inst4|data2[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \inst4|data2[31]~12 (
// Equation(s):
// \inst4|data2[31]~12_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][31]~regout )))))

	.dataa(\inst4|registers[6][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~12 .lut_mask = 16'hEE30;
defparam \inst4|data2[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneii_lcell_comb \inst4|data2[31]~17 (
// Equation(s):
// \inst4|data2[31]~17_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][31]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][31]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][31]~regout ),
	.datac(\inst4|registers[12][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~17 .lut_mask = 16'hAAD8;
defparam \inst4|data2[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneii_lcell_comb \inst4|data2[31]~18 (
// Equation(s):
// \inst4|data2[31]~18_combout  = (\inst4|data2[31]~17_combout  & (((\inst4|registers[15][31]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[31]~17_combout  & (\inst4|registers[13][31]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[31]~17_combout ),
	.datab(\inst4|registers[13][31]~regout ),
	.datac(\inst4|registers[15][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~18 .lut_mask = 16'hE4AA;
defparam \inst4|data2[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N13
cycloneii_lcell_ff \inst4|registers[21][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][30]~regout ));

// Location: LCFF_X63_Y27_N9
cycloneii_lcell_ff \inst4|registers[25][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][30]~regout ));

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \inst4|data1[30]~21 (
// Equation(s):
// \inst4|data1[30]~21_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][30]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][30]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~21 .lut_mask = 16'hCCE2;
defparam \inst4|data1[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N9
cycloneii_lcell_ff \inst4|registers[29][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][30]~regout ));

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \inst4|data1[30]~22 (
// Equation(s):
// \inst4|data1[30]~22_combout  = (\inst4|data1[30]~21_combout  & (((\inst4|registers[29][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|data1[30]~21_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][30]~regout )))

	.dataa(\inst4|data1[30]~21_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][30]~regout ),
	.datad(\inst4|registers[29][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~22 .lut_mask = 16'hEA62;
defparam \inst4|data1[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N13
cycloneii_lcell_ff \inst4|registers[22][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[30]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][30]~regout ));

// Location: LCCOMB_X58_Y29_N14
cycloneii_lcell_comb \inst4|data1[30]~23 (
// Equation(s):
// \inst4|data1[30]~23_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[22][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][30]~regout )))))

	.dataa(\inst4|registers[22][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[18][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~23 .lut_mask = 16'hEE30;
defparam \inst4|data1[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N11
cycloneii_lcell_ff \inst4|registers[7][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][30]~regout ));

// Location: LCFF_X57_Y22_N17
cycloneii_lcell_ff \inst4|registers[2][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][30]~regout ));

// Location: LCCOMB_X57_Y22_N16
cycloneii_lcell_comb \inst4|data1[30]~35 (
// Equation(s):
// \inst4|data1[30]~35_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][30]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][30]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][30]~regout ),
	.datac(\inst4|registers[2][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~35 .lut_mask = 16'hAAE4;
defparam \inst4|data1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N1
cycloneii_lcell_ff \inst4|registers[3][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][30]~regout ));

// Location: LCCOMB_X58_Y22_N24
cycloneii_lcell_comb \inst4|data1[30]~36 (
// Equation(s):
// \inst4|data1[30]~36_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[30]~35_combout  & (\inst4|registers[3][30]~regout )) # (!\inst4|data1[30]~35_combout  & ((\inst4|registers[1][30]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[30]~35_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[3][30]~regout ),
	.datac(\inst4|registers[1][30]~regout ),
	.datad(\inst4|data1[30]~35_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~36 .lut_mask = 16'hDDA0;
defparam \inst4|data1[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N9
cycloneii_lcell_ff \inst4|registers[14][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][30]~regout ));

// Location: LCFF_X56_Y30_N17
cycloneii_lcell_ff \inst4|registers[13][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][30]~regout ));

// Location: LCFF_X57_Y30_N11
cycloneii_lcell_ff \inst4|registers[12][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][30]~regout ));

// Location: LCCOMB_X56_Y30_N16
cycloneii_lcell_comb \inst4|data1[30]~38 (
// Equation(s):
// \inst4|data1[30]~38_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][30]~regout ),
	.datac(\inst4|registers[13][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~38 .lut_mask = 16'hFA44;
defparam \inst4|data1[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N11
cycloneii_lcell_ff \inst4|registers[15][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][30]~regout ));

// Location: LCCOMB_X57_Y30_N8
cycloneii_lcell_comb \inst4|data1[30]~39 (
// Equation(s):
// \inst4|data1[30]~39_combout  = (\inst4|data1[30]~38_combout  & ((\inst4|registers[15][30]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[30]~38_combout  & (((\inst4|registers[14][30]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[15][30]~regout ),
	.datab(\inst4|data1[30]~38_combout ),
	.datac(\inst4|registers[14][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~39 .lut_mask = 16'hB8CC;
defparam \inst4|data1[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneii_lcell_comb \inst4|data2[30]~21 (
// Equation(s):
// \inst4|data2[30]~21_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][30]~regout ),
	.datad(\inst4|registers[25][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~21 .lut_mask = 16'hDC98;
defparam \inst4|data2[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneii_lcell_comb \inst4|data2[30]~22 (
// Equation(s):
// \inst4|data2[30]~22_combout  = (\inst4|data2[30]~21_combout  & (((\inst4|registers[29][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[30]~21_combout  & (\inst4|registers[21][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[21][30]~regout ),
	.datab(\inst4|data2[30]~21_combout ),
	.datac(\inst4|registers[29][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~22 .lut_mask = 16'hE2CC;
defparam \inst4|data2[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneii_lcell_comb \inst4|data2[30]~28 (
// Equation(s):
// \inst4|data2[30]~28_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][30]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][30]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][30]~regout ),
	.datac(\inst4|registers[19][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~28 .lut_mask = 16'hAAD8;
defparam \inst4|data2[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \inst4|data2[30]~31 (
// Equation(s):
// \inst4|data2[30]~31_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][30]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][30]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~31 .lut_mask = 16'hCCB8;
defparam \inst4|data2[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \inst4|data2[30]~32 (
// Equation(s):
// \inst4|data2[30]~32_combout  = (\inst4|data2[30]~31_combout  & (((\inst4|registers[7][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[30]~31_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][30]~regout ))))

	.dataa(\inst4|data2[30]~31_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][30]~regout ),
	.datad(\inst4|registers[6][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~32 .lut_mask = 16'hE6A2;
defparam \inst4|data2[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneii_lcell_comb \inst4|data2[30]~33 (
// Equation(s):
// \inst4|data2[30]~33_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][30]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][30]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[10][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[8][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~33 .lut_mask = 16'hCCB8;
defparam \inst4|data2[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneii_lcell_comb \inst4|data2[30]~34 (
// Equation(s):
// \inst4|data2[30]~34_combout  = (\inst4|data2[30]~33_combout  & (((\inst4|registers[11][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[30]~33_combout  & (\inst4|registers[9][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[30]~33_combout ),
	.datab(\inst4|registers[9][30]~regout ),
	.datac(\inst4|registers[11][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~34 .lut_mask = 16'hE4AA;
defparam \inst4|data2[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneii_lcell_comb \inst4|data2[30]~35 (
// Equation(s):
// \inst4|data2[30]~35_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[2][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[0][30]~regout )))))

	.dataa(\inst4|registers[2][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~35 .lut_mask = 16'hEE30;
defparam \inst4|data2[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneii_lcell_comb \inst4|data2[30]~36 (
// Equation(s):
// \inst4|data2[30]~36_combout  = (\inst4|data2[30]~35_combout  & (((\inst4|registers[3][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[30]~35_combout  & (\inst4|registers[1][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[1][30]~regout ),
	.datab(\inst4|data2[30]~35_combout ),
	.datac(\inst4|registers[3][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~36 .lut_mask = 16'hE2CC;
defparam \inst4|data2[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneii_lcell_comb \inst4|data2[30]~37 (
// Equation(s):
// \inst4|data2[30]~37_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[30]~34_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[30]~36_combout ))))

	.dataa(\inst4|data2[30]~36_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[30]~34_combout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~37 .lut_mask = 16'hF2C2;
defparam \inst4|data2[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneii_lcell_comb \inst4|data2[30]~38 (
// Equation(s):
// \inst4|data2[30]~38_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[13][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[12][30]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[13][30]~regout ),
	.datac(\inst4|registers[12][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~38 .lut_mask = 16'hEE50;
defparam \inst4|data2[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneii_lcell_comb \inst4|data2[30]~39 (
// Equation(s):
// \inst4|data2[30]~39_combout  = (\inst4|data2[30]~38_combout  & (((\inst4|registers[15][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[30]~38_combout  & (\inst4|registers[14][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[30]~38_combout ),
	.datab(\inst4|registers[14][30]~regout ),
	.datac(\inst4|registers[15][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~39 .lut_mask = 16'hE4AA;
defparam \inst4|data2[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneii_lcell_comb \inst4|data2[30]~40 (
// Equation(s):
// \inst4|data2[30]~40_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[30]~37_combout  & ((\inst4|data2[30]~39_combout ))) # (!\inst4|data2[30]~37_combout  & (\inst4|data2[30]~32_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[30]~37_combout ))))

	.dataa(\inst4|data2[30]~32_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|data2[30]~37_combout ),
	.datad(\inst4|data2[30]~39_combout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~40 .lut_mask = 16'hF838;
defparam \inst4|data2[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N1
cycloneii_lcell_ff \inst4|registers[22][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[29]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][29]~regout ));

// Location: LCCOMB_X58_Y25_N2
cycloneii_lcell_comb \inst4|data1[29]~44 (
// Equation(s):
// \inst4|data1[29]~44_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][29]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][29]~regout ),
	.datad(\inst4|registers[17][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~44 .lut_mask = 16'hD9C8;
defparam \inst4|data1[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \inst4|data1[29]~45 (
// Equation(s):
// \inst4|data1[29]~45_combout  = (\inst4|data1[29]~44_combout  & (((\inst4|registers[29][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[29]~44_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[25][29]~regout )))

	.dataa(\inst4|data1[29]~44_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][29]~regout ),
	.datad(\inst4|registers[29][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~45 .lut_mask = 16'hEA62;
defparam \inst4|data1[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N9
cycloneii_lcell_ff \inst4|registers[20][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][29]~regout ));

// Location: LCFF_X59_Y26_N27
cycloneii_lcell_ff \inst4|registers[24][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][29]~regout ));

// Location: LCCOMB_X59_Y26_N26
cycloneii_lcell_comb \inst4|data1[29]~46 (
// Equation(s):
// \inst4|data1[29]~46_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[24][29]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][29]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][29]~regout ),
	.datac(\inst4|registers[24][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~46 .lut_mask = 16'hAAE4;
defparam \inst4|data1[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N21
cycloneii_lcell_ff \inst4|registers[28][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][29]~regout ));

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \inst4|data1[29]~47 (
// Equation(s):
// \inst4|data1[29]~47_combout  = (\inst4|data1[29]~46_combout  & (((\inst4|registers[28][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|data1[29]~46_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[20][29]~regout )))

	.dataa(\inst4|data1[29]~46_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][29]~regout ),
	.datad(\inst4|registers[28][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~47 .lut_mask = 16'hEA62;
defparam \inst4|data1[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \inst4|data1[29]~48 (
// Equation(s):
// \inst4|data1[29]~48_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[29]~45_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[29]~47_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[29]~47_combout ),
	.datac(\inst4|data1[29]~45_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~48 .lut_mask = 16'hFA44;
defparam \inst4|data1[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N27
cycloneii_lcell_ff \inst4|registers[11][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][29]~regout ));

// Location: LCFF_X57_Y24_N17
cycloneii_lcell_ff \inst4|registers[6][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][29]~regout ));

// Location: LCFF_X56_Y27_N23
cycloneii_lcell_ff \inst4|registers[4][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][29]~regout ));

// Location: LCCOMB_X57_Y24_N16
cycloneii_lcell_comb \inst4|data1[29]~54 (
// Equation(s):
// \inst4|data1[29]~54_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][29]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][29]~regout ))))

	.dataa(\inst4|registers[4][29]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~54 .lut_mask = 16'hFC22;
defparam \inst4|data1[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N7
cycloneii_lcell_ff \inst4|registers[15][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][29]~regout ));

// Location: LCCOMB_X58_Y29_N26
cycloneii_lcell_comb \inst4|data2[29]~42 (
// Equation(s):
// \inst4|data2[29]~42_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][29]~regout )))))

	.dataa(\inst4|registers[26][29]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~42 .lut_mask = 16'hEE30;
defparam \inst4|data2[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
cycloneii_lcell_comb \inst4|data2[29]~43 (
// Equation(s):
// \inst4|data2[29]~43_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[29]~42_combout  & ((\inst4|registers[30][29]~regout ))) # (!\inst4|data2[29]~42_combout  & (\inst4|registers[22][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[29]~42_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][29]~regout ),
	.datac(\inst4|registers[30][29]~regout ),
	.datad(\inst4|data2[29]~42_combout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~43 .lut_mask = 16'hF588;
defparam \inst4|data2[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \inst4|data2[29]~46 (
// Equation(s):
// \inst4|data2[29]~46_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][29]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][29]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][29]~regout ),
	.datac(\inst4|registers[16][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~46 .lut_mask = 16'hAAD8;
defparam \inst4|data2[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneii_lcell_comb \inst4|data2[29]~47 (
// Equation(s):
// \inst4|data2[29]~47_combout  = (\inst4|data2[29]~46_combout  & (((\inst4|registers[28][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[29]~46_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][29]~regout ))))

	.dataa(\inst4|data2[29]~46_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[28][29]~regout ),
	.datad(\inst4|registers[20][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~47 .lut_mask = 16'hE6A2;
defparam \inst4|data2[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneii_lcell_comb \inst4|data2[29]~49 (
// Equation(s):
// \inst4|data2[29]~49_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][29]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][29]~regout ),
	.datac(\inst4|registers[19][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~49 .lut_mask = 16'hEE50;
defparam \inst4|data2[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneii_lcell_comb \inst4|data2[29]~52 (
// Equation(s):
// \inst4|data2[29]~52_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][29]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[8][29]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[8][29]~regout ),
	.datad(\inst4|registers[9][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~52 .lut_mask = 16'hDC98;
defparam \inst4|data2[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneii_lcell_comb \inst4|data2[29]~53 (
// Equation(s):
// \inst4|data2[29]~53_combout  = (\inst4|data2[29]~52_combout  & (((\inst4|registers[11][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[29]~52_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][29]~regout ))))

	.dataa(\inst4|data2[29]~52_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[11][29]~regout ),
	.datad(\inst4|registers[10][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~53 .lut_mask = 16'hE6A2;
defparam \inst4|data2[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \inst4|data2[29]~54 (
// Equation(s):
// \inst4|data2[29]~54_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[6][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][29]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][29]~regout ),
	.datad(\inst4|registers[6][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~54 .lut_mask = 16'hBA98;
defparam \inst4|data2[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneii_lcell_comb \inst4|data2[29]~55 (
// Equation(s):
// \inst4|data2[29]~55_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[29]~54_combout  & ((\inst4|registers[7][29]~regout ))) # (!\inst4|data2[29]~54_combout  & (\inst4|registers[5][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[29]~54_combout ))))

	.dataa(\inst4|registers[5][29]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][29]~regout ),
	.datad(\inst4|data2[29]~54_combout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~55 .lut_mask = 16'hF388;
defparam \inst4|data2[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneii_lcell_comb \inst4|data2[29]~56 (
// Equation(s):
// \inst4|data2[29]~56_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][29]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[0][29]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[1][29]~regout ),
	.datac(\inst4|registers[0][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~56 .lut_mask = 16'hAAD8;
defparam \inst4|data2[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneii_lcell_comb \inst4|data2[29]~57 (
// Equation(s):
// \inst4|data2[29]~57_combout  = (\inst4|data2[29]~56_combout  & (((\inst4|registers[3][29]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[29]~56_combout  & (\inst4|registers[2][29]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[29]~56_combout ),
	.datab(\inst4|registers[2][29]~regout ),
	.datac(\inst4|registers[3][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~57 .lut_mask = 16'hE4AA;
defparam \inst4|data2[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneii_lcell_comb \inst4|data2[29]~58 (
// Equation(s):
// \inst4|data2[29]~58_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[29]~55_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[29]~57_combout )))))

	.dataa(\inst4|data2[29]~55_combout ),
	.datab(\inst4|data2[29]~57_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~58 .lut_mask = 16'hFA0C;
defparam \inst4|data2[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneii_lcell_comb \inst4|data2[29]~59 (
// Equation(s):
// \inst4|data2[29]~59_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][29]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][29]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][29]~regout ),
	.datac(\inst4|registers[12][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~59 .lut_mask = 16'hAAD8;
defparam \inst4|data2[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneii_lcell_comb \inst4|data2[29]~60 (
// Equation(s):
// \inst4|data2[29]~60_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[29]~59_combout  & ((\inst4|registers[15][29]~regout ))) # (!\inst4|data2[29]~59_combout  & (\inst4|registers[13][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[29]~59_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[13][29]~regout ),
	.datac(\inst4|registers[15][29]~regout ),
	.datad(\inst4|data2[29]~59_combout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~60 .lut_mask = 16'hF588;
defparam \inst4|data2[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneii_lcell_comb \inst4|data2[29]~61 (
// Equation(s):
// \inst4|data2[29]~61_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[29]~58_combout  & ((\inst4|data2[29]~60_combout ))) # (!\inst4|data2[29]~58_combout  & (\inst4|data2[29]~53_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[29]~58_combout ))))

	.dataa(\inst4|data2[29]~53_combout ),
	.datab(\inst4|data2[29]~60_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[29]~58_combout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~61 .lut_mask = 16'hCFA0;
defparam \inst4|data2[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N13
cycloneii_lcell_ff \inst4|registers[26][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][28]~regout ));

// Location: LCFF_X59_Y31_N9
cycloneii_lcell_ff \inst4|registers[22][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][28]~regout ));

// Location: LCFF_X58_Y29_N29
cycloneii_lcell_ff \inst4|registers[18][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][28]~regout ));

// Location: LCCOMB_X59_Y31_N8
cycloneii_lcell_comb \inst4|data1[28]~65 (
// Equation(s):
// \inst4|data1[28]~65_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[22][28]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][28]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[18][28]~regout ),
	.datac(\inst4|registers[22][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~65 .lut_mask = 16'hFA44;
defparam \inst4|data1[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N15
cycloneii_lcell_ff \inst4|registers[30][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][28]~regout ));

// Location: LCCOMB_X59_Y29_N12
cycloneii_lcell_comb \inst4|data1[28]~66 (
// Equation(s):
// \inst4|data1[28]~66_combout  = (\inst4|data1[28]~65_combout  & ((\inst4|registers[30][28]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[28]~65_combout  & (((\inst4|registers[26][28]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[30][28]~regout ),
	.datab(\inst4|data1[28]~65_combout ),
	.datac(\inst4|registers[26][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~66 .lut_mask = 16'hB8CC;
defparam \inst4|data1[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N11
cycloneii_lcell_ff \inst4|registers[28][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][28]~regout ));

// Location: LCFF_X54_Y23_N31
cycloneii_lcell_ff \inst4|registers[27][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][28]~regout ));

// Location: LCFF_X54_Y23_N17
cycloneii_lcell_ff \inst4|registers[19][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][28]~regout ));

// Location: LCCOMB_X54_Y23_N30
cycloneii_lcell_comb \inst4|data1[28]~70 (
// Equation(s):
// \inst4|data1[28]~70_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][28]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][28]~regout ))))

	.dataa(\inst4|registers[19][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~70 .lut_mask = 16'hFC22;
defparam \inst4|data1[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneii_lcell_comb \inst4|data1[28]~71 (
// Equation(s):
// \inst4|data1[28]~71_combout  = (\inst4|data1[28]~70_combout  & ((\inst4|registers[31][28]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[28]~70_combout  & (((\inst4|registers[23][28]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][28]~regout ),
	.datab(\inst4|data1[28]~70_combout ),
	.datac(\inst4|registers[23][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~71 .lut_mask = 16'hB8CC;
defparam \inst4|data1[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N9
cycloneii_lcell_ff \inst4|registers[5][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][28]~regout ));

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \inst4|data1[28]~73 (
// Equation(s):
// \inst4|data1[28]~73_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][28]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][28]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][28]~regout ),
	.datac(\inst4|registers[5][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~73 .lut_mask = 16'hFA44;
defparam \inst4|data1[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N29
cycloneii_lcell_ff \inst4|registers[14][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][28]~regout ));

// Location: LCFF_X56_Y30_N1
cycloneii_lcell_ff \inst4|registers[13][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][28]~regout ));

// Location: LCFF_X57_Y30_N23
cycloneii_lcell_ff \inst4|registers[12][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][28]~regout ));

// Location: LCCOMB_X56_Y30_N0
cycloneii_lcell_comb \inst4|data1[28]~80 (
// Equation(s):
// \inst4|data1[28]~80_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][28]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][28]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][28]~regout ),
	.datac(\inst4|registers[13][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~80 .lut_mask = 16'hFA44;
defparam \inst4|data1[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N19
cycloneii_lcell_ff \inst4|registers[15][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][28]~regout ));

// Location: LCCOMB_X57_Y30_N28
cycloneii_lcell_comb \inst4|data1[28]~81 (
// Equation(s):
// \inst4|data1[28]~81_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[28]~80_combout  & ((\inst4|registers[15][28]~regout ))) # (!\inst4|data1[28]~80_combout  & (\inst4|registers[14][28]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[28]~80_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[28]~80_combout ),
	.datac(\inst4|registers[14][28]~regout ),
	.datad(\inst4|registers[15][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~81 .lut_mask = 16'hEC64;
defparam \inst4|data1[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneii_lcell_comb \inst4|data2[28]~65 (
// Equation(s):
// \inst4|data2[28]~65_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][28]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][28]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[22][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~65 .lut_mask = 16'hCCB8;
defparam \inst4|data2[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneii_lcell_comb \inst4|data2[28]~66 (
// Equation(s):
// \inst4|data2[28]~66_combout  = (\inst4|data2[28]~65_combout  & (((\inst4|registers[30][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[28]~65_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][28]~regout ))))

	.dataa(\inst4|data2[28]~65_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[30][28]~regout ),
	.datad(\inst4|registers[26][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~66 .lut_mask = 16'hE6A2;
defparam \inst4|data2[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \inst4|data2[28]~67 (
// Equation(s):
// \inst4|data2[28]~67_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[20][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[16][28]~regout )))))

	.dataa(\inst4|registers[20][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[16][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~67 .lut_mask = 16'hEE30;
defparam \inst4|data2[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \inst4|data2[28]~68 (
// Equation(s):
// \inst4|data2[28]~68_combout  = (\inst4|data2[28]~67_combout  & (((\inst4|registers[28][28]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[28]~67_combout  & (\inst4|registers[24][28]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][28]~regout ),
	.datab(\inst4|data2[28]~67_combout ),
	.datac(\inst4|registers[28][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~68 .lut_mask = 16'hE2CC;
defparam \inst4|data2[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneii_lcell_comb \inst4|data2[28]~69 (
// Equation(s):
// \inst4|data2[28]~69_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[28]~66_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[28]~68_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[28]~68_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[28]~66_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~69 .lut_mask = 16'hCCE2;
defparam \inst4|data2[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
cycloneii_lcell_comb \inst4|data2[28]~70 (
// Equation(s):
// \inst4|data2[28]~70_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][28]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][28]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][28]~regout ),
	.datac(\inst4|registers[19][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~70 .lut_mask = 16'hAAD8;
defparam \inst4|data2[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneii_lcell_comb \inst4|data2[28]~75 (
// Equation(s):
// \inst4|data2[28]~75_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[10][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[8][28]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[10][28]~regout ),
	.datac(\inst4|registers[8][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~75 .lut_mask = 16'hEE50;
defparam \inst4|data2[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneii_lcell_comb \inst4|data2[28]~77 (
// Equation(s):
// \inst4|data2[28]~77_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[2][28]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][28]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][28]~regout ),
	.datad(\inst4|registers[2][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~77 .lut_mask = 16'hBA98;
defparam \inst4|data2[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneii_lcell_comb \inst4|data2[28]~78 (
// Equation(s):
// \inst4|data2[28]~78_combout  = (\inst4|data2[28]~77_combout  & (((\inst4|registers[3][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|data2[28]~77_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][28]~regout ))))

	.dataa(\inst4|data2[28]~77_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[3][28]~regout ),
	.datad(\inst4|registers[1][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~78 .lut_mask = 16'hE6A2;
defparam \inst4|data2[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneii_lcell_comb \inst4|data2[28]~80 (
// Equation(s):
// \inst4|data2[28]~80_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][28]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[12][28]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[13][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~80 .lut_mask = 16'hCCB8;
defparam \inst4|data2[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneii_lcell_comb \inst4|data2[28]~81 (
// Equation(s):
// \inst4|data2[28]~81_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[28]~80_combout  & (\inst4|registers[15][28]~regout )) # (!\inst4|data2[28]~80_combout  & ((\inst4|registers[14][28]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[28]~80_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[28]~80_combout ),
	.datac(\inst4|registers[15][28]~regout ),
	.datad(\inst4|registers[14][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~81 .lut_mask = 16'hE6C4;
defparam \inst4|data2[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N31
cycloneii_lcell_ff \inst4|registers[26][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][27]~regout ));

// Location: LCFF_X58_Y29_N25
cycloneii_lcell_ff \inst4|registers[18][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][27]~regout ));

// Location: LCCOMB_X58_Y29_N30
cycloneii_lcell_comb \inst4|data1[27]~84 (
// Equation(s):
// \inst4|data1[27]~84_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][27]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][27]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][27]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~84 .lut_mask = 16'hCCE2;
defparam \inst4|data1[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneii_lcell_comb \inst4|data1[27]~85 (
// Equation(s):
// \inst4|data1[27]~85_combout  = (\inst4|data1[27]~84_combout  & (((\inst4|registers[30][27]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[27]~84_combout  & (\inst4|registers[22][27]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[22][27]~regout ),
	.datab(\inst4|registers[30][27]~regout ),
	.datac(\inst4|data1[27]~84_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~85 .lut_mask = 16'hCAF0;
defparam \inst4|data1[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \inst4|registers[20][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][27]~regout ));

// Location: LCFF_X63_Y28_N17
cycloneii_lcell_ff \inst4|registers[24][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][27]~regout ));

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \inst4|data1[27]~88 (
// Equation(s):
// \inst4|data1[27]~88_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[24][27]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][27]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][27]~regout ),
	.datad(\inst4|registers[16][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~88 .lut_mask = 16'hB9A8;
defparam \inst4|data1[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N25
cycloneii_lcell_ff \inst4|registers[28][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][27]~regout ));

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \inst4|data1[27]~89 (
// Equation(s):
// \inst4|data1[27]~89_combout  = (\inst4|data1[27]~88_combout  & ((\inst4|registers[28][27]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[27]~88_combout  & (((\inst4|registers[20][27]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[28][27]~regout ),
	.datab(\inst4|data1[27]~88_combout ),
	.datac(\inst4|registers[20][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~89 .lut_mask = 16'hB8CC;
defparam \inst4|data1[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N11
cycloneii_lcell_ff \inst4|registers[19][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][27]~regout ));

// Location: LCFF_X60_Y24_N9
cycloneii_lcell_ff \inst4|registers[10][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][27]~regout ));

// Location: LCCOMB_X61_Y24_N24
cycloneii_lcell_comb \inst4|data1[27]~94 (
// Equation(s):
// \inst4|data1[27]~94_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][27]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][27]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][27]~regout ),
	.datac(\inst4|registers[9][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~94 .lut_mask = 16'hFA44;
defparam \inst4|data1[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N19
cycloneii_lcell_ff \inst4|registers[11][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][27]~regout ));

// Location: LCCOMB_X60_Y24_N8
cycloneii_lcell_comb \inst4|data1[27]~95 (
// Equation(s):
// \inst4|data1[27]~95_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[27]~94_combout  & (\inst4|registers[11][27]~regout )) # (!\inst4|data1[27]~94_combout  & ((\inst4|registers[10][27]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[27]~94_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][27]~regout ),
	.datac(\inst4|registers[10][27]~regout ),
	.datad(\inst4|data1[27]~94_combout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~95 .lut_mask = 16'hDDA0;
defparam \inst4|data1[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N11
cycloneii_lcell_ff \inst4|registers[5][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][27]~regout ));

// Location: LCFF_X57_Y24_N19
cycloneii_lcell_ff \inst4|registers[6][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][27]~regout ));

// Location: LCFF_X56_Y24_N17
cycloneii_lcell_ff \inst4|registers[4][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][27]~regout ));

// Location: LCCOMB_X57_Y24_N18
cycloneii_lcell_comb \inst4|data1[27]~96 (
// Equation(s):
// \inst4|data1[27]~96_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[6][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[4][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[6][27]~regout ),
	.datad(\inst4|registers[4][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~96 .lut_mask = 16'hD9C8;
defparam \inst4|data1[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N29
cycloneii_lcell_ff \inst4|registers[7][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][27]~regout ));

// Location: LCCOMB_X57_Y28_N10
cycloneii_lcell_comb \inst4|data1[27]~97 (
// Equation(s):
// \inst4|data1[27]~97_combout  = (\inst4|data1[27]~96_combout  & (((\inst4|registers[7][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|data1[27]~96_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[5][27]~regout )))

	.dataa(\inst4|data1[27]~96_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[5][27]~regout ),
	.datad(\inst4|registers[7][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~97 .lut_mask = 16'hEA62;
defparam \inst4|data1[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N25
cycloneii_lcell_ff \inst4|registers[2][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][27]~regout ));

// Location: LCCOMB_X53_Y31_N4
cycloneii_lcell_comb \inst4|data1[27]~98 (
// Equation(s):
// \inst4|data1[27]~98_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][27]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[0][27]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][27]~regout ),
	.datac(\inst4|registers[1][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~98 .lut_mask = 16'hFA44;
defparam \inst4|data1[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N11
cycloneii_lcell_ff \inst4|registers[3][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][27]~regout ));

// Location: LCCOMB_X54_Y31_N24
cycloneii_lcell_comb \inst4|data1[27]~99 (
// Equation(s):
// \inst4|data1[27]~99_combout  = (\inst4|data1[27]~98_combout  & ((\inst4|registers[3][27]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[27]~98_combout  & (((\inst4|registers[2][27]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[3][27]~regout ),
	.datab(\inst4|data1[27]~98_combout ),
	.datac(\inst4|registers[2][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~99 .lut_mask = 16'hB8CC;
defparam \inst4|data1[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneii_lcell_comb \inst4|data1[27]~100 (
// Equation(s):
// \inst4|data1[27]~100_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[27]~97_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[27]~99_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[27]~99_combout ),
	.datac(\inst4|data1[27]~97_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~100 .lut_mask = 16'hFA44;
defparam \inst4|data1[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N21
cycloneii_lcell_ff \inst4|registers[13][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][27]~regout ));

// Location: LCFF_X52_Y30_N1
cycloneii_lcell_ff \inst4|registers[14][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][27]~regout ));

// Location: LCFF_X52_Y30_N3
cycloneii_lcell_ff \inst4|registers[12][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][27]~regout ));

// Location: LCCOMB_X52_Y30_N0
cycloneii_lcell_comb \inst4|data1[27]~101 (
// Equation(s):
// \inst4|data1[27]~101_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[14][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[12][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][27]~regout ),
	.datad(\inst4|registers[12][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~101 .lut_mask = 16'hD9C8;
defparam \inst4|data1[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N23
cycloneii_lcell_ff \inst4|registers[15][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][27]~regout ));

// Location: LCCOMB_X52_Y31_N20
cycloneii_lcell_comb \inst4|data1[27]~102 (
// Equation(s):
// \inst4|data1[27]~102_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[27]~101_combout  & ((\inst4|registers[15][27]~regout ))) # (!\inst4|data1[27]~101_combout  & (\inst4|registers[13][27]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[27]~101_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[27]~101_combout ),
	.datac(\inst4|registers[13][27]~regout ),
	.datad(\inst4|registers[15][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~102 .lut_mask = 16'hEC64;
defparam \inst4|data1[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \inst4|data1[27]~103 (
// Equation(s):
// \inst4|data1[27]~103_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[27]~100_combout  & ((\inst4|data1[27]~102_combout ))) # (!\inst4|data1[27]~100_combout  & (\inst4|data1[27]~95_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[27]~100_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[27]~100_combout ),
	.datac(\inst4|data1[27]~95_combout ),
	.datad(\inst4|data1[27]~102_combout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~103 .lut_mask = 16'hEC64;
defparam \inst4|data1[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneii_lcell_comb \inst4|data2[27]~84 (
// Equation(s):
// \inst4|data2[27]~84_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[26][27]~regout ),
	.datac(\inst4|registers[18][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~84 .lut_mask = 16'hEE50;
defparam \inst4|data2[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneii_lcell_comb \inst4|data2[27]~86 (
// Equation(s):
// \inst4|data2[27]~86_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][27]~regout )))))

	.dataa(\inst4|registers[21][27]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~86 .lut_mask = 16'hEE30;
defparam \inst4|data2[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneii_lcell_comb \inst4|data2[27]~87 (
// Equation(s):
// \inst4|data2[27]~87_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[27]~86_combout  & ((\inst4|registers[29][27]~regout ))) # (!\inst4|data2[27]~86_combout  & (\inst4|registers[25][27]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[27]~86_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][27]~regout ),
	.datac(\inst4|registers[29][27]~regout ),
	.datad(\inst4|data2[27]~86_combout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~87 .lut_mask = 16'hF588;
defparam \inst4|data2[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \inst4|data2[27]~88 (
// Equation(s):
// \inst4|data2[27]~88_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][27]~regout ),
	.datac(\inst4|registers[16][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~88 .lut_mask = 16'hEE50;
defparam \inst4|data2[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneii_lcell_comb \inst4|data2[27]~89 (
// Equation(s):
// \inst4|data2[27]~89_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[27]~88_combout  & (\inst4|registers[28][27]~regout )) # (!\inst4|data2[27]~88_combout  & ((\inst4|registers[20][27]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[27]~88_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[27]~88_combout ),
	.datac(\inst4|registers[28][27]~regout ),
	.datad(\inst4|registers[20][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~89 .lut_mask = 16'hE6C4;
defparam \inst4|data2[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneii_lcell_comb \inst4|data2[27]~90 (
// Equation(s):
// \inst4|data2[27]~90_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[27]~87_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[27]~89_combout )))))

	.dataa(\inst4|data2[27]~87_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[27]~89_combout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~90 .lut_mask = 16'hE3E0;
defparam \inst4|data2[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneii_lcell_comb \inst4|data2[27]~91 (
// Equation(s):
// \inst4|data2[27]~91_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][27]~regout ),
	.datac(\inst4|registers[19][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~91 .lut_mask = 16'hEE50;
defparam \inst4|data2[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneii_lcell_comb \inst4|data2[27]~94 (
// Equation(s):
// \inst4|data2[27]~94_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][27]~regout ),
	.datac(\inst4|registers[8][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~94 .lut_mask = 16'hEE50;
defparam \inst4|data2[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneii_lcell_comb \inst4|data2[27]~95 (
// Equation(s):
// \inst4|data2[27]~95_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[27]~94_combout  & ((\inst4|registers[11][27]~regout ))) # (!\inst4|data2[27]~94_combout  & (\inst4|registers[10][27]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[27]~94_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][27]~regout ),
	.datac(\inst4|registers[11][27]~regout ),
	.datad(\inst4|data2[27]~94_combout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~95 .lut_mask = 16'hF588;
defparam \inst4|data2[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneii_lcell_comb \inst4|data2[27]~96 (
// Equation(s):
// \inst4|data2[27]~96_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][27]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][27]~regout ),
	.datac(\inst4|registers[4][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~96 .lut_mask = 16'hEE50;
defparam \inst4|data2[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneii_lcell_comb \inst4|data2[27]~97 (
// Equation(s):
// \inst4|data2[27]~97_combout  = (\inst4|data2[27]~96_combout  & (((\inst4|registers[7][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|data2[27]~96_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][27]~regout ))))

	.dataa(\inst4|data2[27]~96_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][27]~regout ),
	.datad(\inst4|registers[5][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~97 .lut_mask = 16'hE6A2;
defparam \inst4|data2[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneii_lcell_comb \inst4|data2[27]~98 (
// Equation(s):
// \inst4|data2[27]~98_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][27]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[0][27]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[1][27]~regout ),
	.datac(\inst4|registers[0][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~98 .lut_mask = 16'hAAD8;
defparam \inst4|data2[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneii_lcell_comb \inst4|data2[27]~99 (
// Equation(s):
// \inst4|data2[27]~99_combout  = (\inst4|data2[27]~98_combout  & (((\inst4|registers[3][27]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[27]~98_combout  & (\inst4|registers[2][27]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][27]~regout ),
	.datab(\inst4|data2[27]~98_combout ),
	.datac(\inst4|registers[3][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~99 .lut_mask = 16'hE2CC;
defparam \inst4|data2[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneii_lcell_comb \inst4|data2[27]~100 (
// Equation(s):
// \inst4|data2[27]~100_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[27]~97_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[27]~99_combout ))))

	.dataa(\inst4|data2[27]~99_combout ),
	.datab(\inst4|data2[27]~97_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~100 .lut_mask = 16'hFC0A;
defparam \inst4|data2[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneii_lcell_comb \inst4|data2[27]~101 (
// Equation(s):
// \inst4|data2[27]~101_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][27]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][27]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][27]~regout ),
	.datac(\inst4|registers[12][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~101 .lut_mask = 16'hAAD8;
defparam \inst4|data2[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneii_lcell_comb \inst4|data2[27]~102 (
// Equation(s):
// \inst4|data2[27]~102_combout  = (\inst4|data2[27]~101_combout  & (((\inst4|registers[15][27]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[27]~101_combout  & (\inst4|registers[13][27]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[13][27]~regout ),
	.datab(\inst4|data2[27]~101_combout ),
	.datac(\inst4|registers[15][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~102 .lut_mask = 16'hE2CC;
defparam \inst4|data2[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneii_lcell_comb \inst4|data2[27]~103 (
// Equation(s):
// \inst4|data2[27]~103_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[27]~100_combout  & (\inst4|data2[27]~102_combout )) # (!\inst4|data2[27]~100_combout  & ((\inst4|data2[27]~95_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[27]~100_combout ))))

	.dataa(\inst4|data2[27]~102_combout ),
	.datab(\inst4|data2[27]~95_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[27]~100_combout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~103 .lut_mask = 16'hAFC0;
defparam \inst4|data2[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N5
cycloneii_lcell_ff \inst4|registers[21][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[26]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][26]~regout ));

// Location: LCFF_X63_Y27_N23
cycloneii_lcell_ff \inst4|registers[25][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][26]~regout ));

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \inst4|data1[26]~105 (
// Equation(s):
// \inst4|data1[26]~105_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][26]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][26]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][26]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~105 .lut_mask = 16'hCCE2;
defparam \inst4|data1[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N23
cycloneii_lcell_ff \inst4|registers[29][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][26]~regout ));

// Location: LCCOMB_X63_Y31_N8
cycloneii_lcell_comb \inst4|data1[26]~106 (
// Equation(s):
// \inst4|data1[26]~106_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[26]~105_combout  & ((\inst4|registers[29][26]~regout ))) # (!\inst4|data1[26]~105_combout  & (\inst4|registers[21][26]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[26]~105_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[26]~105_combout ),
	.datac(\inst4|registers[21][26]~regout ),
	.datad(\inst4|registers[29][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~106 .lut_mask = 16'hEC64;
defparam \inst4|data1[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N9
cycloneii_lcell_ff \inst4|registers[22][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][26]~regout ));

// Location: LCFF_X54_Y29_N27
cycloneii_lcell_ff \inst4|registers[18][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][26]~regout ));

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \inst4|data1[26]~107 (
// Equation(s):
// \inst4|data1[26]~107_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[22][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][26]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][26]~regout ),
	.datad(\inst4|registers[18][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~107 .lut_mask = 16'hD9C8;
defparam \inst4|data1[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N1
cycloneii_lcell_ff \inst4|registers[24][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][26]~regout ));

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \inst4|registers[20][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][26]~regout ));

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \inst4|data1[26]~109 (
// Equation(s):
// \inst4|data1[26]~109_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[20][26]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[16][26]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][26]~regout ),
	.datad(\inst4|registers[16][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~109 .lut_mask = 16'hB9A8;
defparam \inst4|data1[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \inst4|data1[26]~110 (
// Equation(s):
// \inst4|data1[26]~110_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[26]~109_combout  & (\inst4|registers[28][26]~regout )) # (!\inst4|data1[26]~109_combout  & ((\inst4|registers[24][26]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[26]~109_combout ))))

	.dataa(\inst4|registers[28][26]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][26]~regout ),
	.datad(\inst4|data1[26]~109_combout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~110 .lut_mask = 16'hBBC0;
defparam \inst4|data1[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneii_lcell_comb \inst4|data1[26]~112 (
// Equation(s):
// \inst4|data1[26]~112_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][26]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][26]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[19][26]~regout ),
	.datac(\inst4|registers[27][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~112 .lut_mask = 16'hFA44;
defparam \inst4|data1[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N25
cycloneii_lcell_ff \inst4|registers[13][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][26]~regout ));

// Location: LCFF_X57_Y30_N25
cycloneii_lcell_ff \inst4|registers[12][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][26]~regout ));

// Location: LCCOMB_X58_Y30_N24
cycloneii_lcell_comb \inst4|data1[26]~122 (
// Equation(s):
// \inst4|data1[26]~122_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][26]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][26]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][26]~regout ),
	.datac(\inst4|registers[13][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~122 .lut_mask = 16'hFA44;
defparam \inst4|data1[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneii_lcell_comb \inst4|data1[26]~123 (
// Equation(s):
// \inst4|data1[26]~123_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[26]~122_combout  & ((\inst4|registers[15][26]~regout ))) # (!\inst4|data1[26]~122_combout  & (\inst4|registers[14][26]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[26]~122_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[26]~122_combout ),
	.datac(\inst4|registers[14][26]~regout ),
	.datad(\inst4|registers[15][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~123 .lut_mask = 16'hEC64;
defparam \inst4|data1[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \inst4|data2[26]~105 (
// Equation(s):
// \inst4|data2[26]~105_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][26]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][26]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][26]~regout ),
	.datac(\inst4|registers[17][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~105 .lut_mask = 16'hAAD8;
defparam \inst4|data2[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneii_lcell_comb \inst4|data2[26]~106 (
// Equation(s):
// \inst4|data2[26]~106_combout  = (\inst4|data2[26]~105_combout  & (((\inst4|registers[29][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[26]~105_combout  & (\inst4|registers[21][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[26]~105_combout ),
	.datab(\inst4|registers[21][26]~regout ),
	.datac(\inst4|registers[29][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~106 .lut_mask = 16'hE4AA;
defparam \inst4|data2[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \inst4|data2[26]~107 (
// Equation(s):
// \inst4|data2[26]~107_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][26]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][26]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][26]~regout ),
	.datac(\inst4|registers[18][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~107 .lut_mask = 16'hAAD8;
defparam \inst4|data2[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneii_lcell_comb \inst4|data2[26]~108 (
// Equation(s):
// \inst4|data2[26]~108_combout  = (\inst4|data2[26]~107_combout  & (((\inst4|registers[30][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[26]~107_combout  & (\inst4|registers[26][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[26]~107_combout ),
	.datab(\inst4|registers[26][26]~regout ),
	.datac(\inst4|registers[30][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~108 .lut_mask = 16'hE4AA;
defparam \inst4|data2[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneii_lcell_comb \inst4|data2[26]~115 (
// Equation(s):
// \inst4|data2[26]~115_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][26]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][26]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[5][26]~regout ),
	.datac(\inst4|registers[4][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~115 .lut_mask = 16'hAAD8;
defparam \inst4|data2[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneii_lcell_comb \inst4|data2[26]~119 (
// Equation(s):
// \inst4|data2[26]~119_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[2][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[0][26]~regout )))))

	.dataa(\inst4|registers[2][26]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~119 .lut_mask = 16'hEE30;
defparam \inst4|data2[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneii_lcell_comb \inst4|data2[26]~122 (
// Equation(s):
// \inst4|data2[26]~122_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[13][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[12][26]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[13][26]~regout ),
	.datac(\inst4|registers[12][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~122 .lut_mask = 16'hEE50;
defparam \inst4|data2[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N21
cycloneii_lcell_ff \inst4|registers[22][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[25]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][25]~regout ));

// Location: LCFF_X54_Y30_N17
cycloneii_lcell_ff \inst4|registers[26][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][25]~regout ));

// Location: LCCOMB_X54_Y30_N16
cycloneii_lcell_comb \inst4|data1[25]~126 (
// Equation(s):
// \inst4|data1[25]~126_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][25]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][25]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~126 .lut_mask = 16'hCCE2;
defparam \inst4|data1[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneii_lcell_comb \inst4|data1[25]~127 (
// Equation(s):
// \inst4|data1[25]~127_combout  = (\inst4|data1[25]~126_combout  & ((\inst4|registers[30][25]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[25]~126_combout  & (((\inst4|registers[22][25]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[25]~126_combout ),
	.datab(\inst4|registers[30][25]~regout ),
	.datac(\inst4|registers[22][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~127 .lut_mask = 16'hD8AA;
defparam \inst4|data1[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N9
cycloneii_lcell_ff \inst4|registers[21][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][25]~regout ));

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \inst4|data1[25]~128 (
// Equation(s):
// \inst4|data1[25]~128_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[21][25]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[17][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[21][25]~regout ),
	.datad(\inst4|registers[17][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~128 .lut_mask = 16'hB9A8;
defparam \inst4|data1[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneii_lcell_comb \inst4|data1[25]~129 (
// Equation(s):
// \inst4|data1[25]~129_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[25]~128_combout  & (\inst4|registers[29][25]~regout )) # (!\inst4|data1[25]~128_combout  & ((\inst4|registers[25][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[25]~128_combout ))))

	.dataa(\inst4|registers[29][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][25]~regout ),
	.datad(\inst4|data1[25]~128_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~129 .lut_mask = 16'hBBC0;
defparam \inst4|data1[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneii_lcell_comb \inst4|data1[25]~130 (
// Equation(s):
// \inst4|data1[25]~130_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[24][25]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][25]~regout ),
	.datad(\inst4|registers[16][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~130 .lut_mask = 16'hB9A8;
defparam \inst4|data1[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N1
cycloneii_lcell_ff \inst4|registers[23][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][25]~regout ));

// Location: LCFF_X59_Y21_N3
cycloneii_lcell_ff \inst4|registers[19][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][25]~regout ));

// Location: LCCOMB_X59_Y21_N0
cycloneii_lcell_comb \inst4|data1[25]~133 (
// Equation(s):
// \inst4|data1[25]~133_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][25]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[19][25]~regout ),
	.datac(\inst4|registers[23][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~133 .lut_mask = 16'hFA44;
defparam \inst4|data1[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N13
cycloneii_lcell_ff \inst4|registers[10][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][25]~regout ));

// Location: LCCOMB_X61_Y24_N18
cycloneii_lcell_comb \inst4|data1[25]~136 (
// Equation(s):
// \inst4|data1[25]~136_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][25]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][25]~regout ),
	.datac(\inst4|registers[9][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~136 .lut_mask = 16'hFA44;
defparam \inst4|data1[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N31
cycloneii_lcell_ff \inst4|registers[11][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][25]~regout ));

// Location: LCCOMB_X60_Y24_N12
cycloneii_lcell_comb \inst4|data1[25]~137 (
// Equation(s):
// \inst4|data1[25]~137_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[25]~136_combout  & (\inst4|registers[11][25]~regout )) # (!\inst4|data1[25]~136_combout  & ((\inst4|registers[10][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[25]~136_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][25]~regout ),
	.datac(\inst4|registers[10][25]~regout ),
	.datad(\inst4|data1[25]~136_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~137 .lut_mask = 16'hDDA0;
defparam \inst4|data1[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N27
cycloneii_lcell_ff \inst4|registers[4][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][25]~regout ));

// Location: LCFF_X54_Y31_N21
cycloneii_lcell_ff \inst4|registers[2][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][25]~regout ));

// Location: LCCOMB_X53_Y31_N22
cycloneii_lcell_comb \inst4|data1[25]~140 (
// Equation(s):
// \inst4|data1[25]~140_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][25]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[0][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][25]~regout ),
	.datac(\inst4|registers[1][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~140 .lut_mask = 16'hFA44;
defparam \inst4|data1[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N23
cycloneii_lcell_ff \inst4|registers[3][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][25]~regout ));

// Location: LCCOMB_X54_Y31_N20
cycloneii_lcell_comb \inst4|data1[25]~141 (
// Equation(s):
// \inst4|data1[25]~141_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[25]~140_combout  & ((\inst4|registers[3][25]~regout ))) # (!\inst4|data1[25]~140_combout  & (\inst4|registers[2][25]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[25]~140_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[25]~140_combout ),
	.datac(\inst4|registers[2][25]~regout ),
	.datad(\inst4|registers[3][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~141 .lut_mask = 16'hEC64;
defparam \inst4|data1[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneii_lcell_comb \inst4|data2[25]~133 (
// Equation(s):
// \inst4|data2[25]~133_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][25]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[19][25]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][25]~regout ),
	.datac(\inst4|registers[19][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~133 .lut_mask = 16'hAAD8;
defparam \inst4|data2[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneii_lcell_comb \inst4|data2[25]~134 (
// Equation(s):
// \inst4|data2[25]~134_combout  = (\inst4|data2[25]~133_combout  & (((\inst4|registers[31][25]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[25]~133_combout  & (\inst4|registers[27][25]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[25]~133_combout ),
	.datab(\inst4|registers[27][25]~regout ),
	.datac(\inst4|registers[31][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~134 .lut_mask = 16'hE4AA;
defparam \inst4|data2[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneii_lcell_comb \inst4|data2[25]~136 (
// Equation(s):
// \inst4|data2[25]~136_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][25]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[8][25]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[9][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[8][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~136 .lut_mask = 16'hCCB8;
defparam \inst4|data2[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneii_lcell_comb \inst4|data2[25]~137 (
// Equation(s):
// \inst4|data2[25]~137_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[25]~136_combout  & (\inst4|registers[11][25]~regout )) # (!\inst4|data2[25]~136_combout  & ((\inst4|registers[10][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[25]~136_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[25]~136_combout ),
	.datac(\inst4|registers[11][25]~regout ),
	.datad(\inst4|registers[10][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~137 .lut_mask = 16'hE6C4;
defparam \inst4|data2[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneii_lcell_comb \inst4|data2[25]~138 (
// Equation(s):
// \inst4|data2[25]~138_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][25]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][25]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][25]~regout ),
	.datac(\inst4|registers[4][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~138 .lut_mask = 16'hEE50;
defparam \inst4|data2[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneii_lcell_comb \inst4|data2[25]~139 (
// Equation(s):
// \inst4|data2[25]~139_combout  = (\inst4|data2[25]~138_combout  & (((\inst4|registers[7][25]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|data2[25]~138_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][25]~regout ))))

	.dataa(\inst4|data2[25]~138_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][25]~regout ),
	.datad(\inst4|registers[5][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~139 .lut_mask = 16'hE6A2;
defparam \inst4|data2[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneii_lcell_comb \inst4|data2[25]~140 (
// Equation(s):
// \inst4|data2[25]~140_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][25]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[0][25]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[1][25]~regout ),
	.datac(\inst4|registers[0][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~140 .lut_mask = 16'hAAD8;
defparam \inst4|data2[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneii_lcell_comb \inst4|data2[25]~141 (
// Equation(s):
// \inst4|data2[25]~141_combout  = (\inst4|data2[25]~140_combout  & (((\inst4|registers[3][25]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[25]~140_combout  & (\inst4|registers[2][25]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][25]~regout ),
	.datab(\inst4|data2[25]~140_combout ),
	.datac(\inst4|registers[3][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~141 .lut_mask = 16'hE2CC;
defparam \inst4|data2[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneii_lcell_comb \inst4|data2[25]~142 (
// Equation(s):
// \inst4|data2[25]~142_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|data2[25]~139_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[25]~141_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|data2[25]~141_combout ),
	.datad(\inst4|data2[25]~139_combout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~142 .lut_mask = 16'hBA98;
defparam \inst4|data2[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneii_lcell_comb \inst4|data2[25]~143 (
// Equation(s):
// \inst4|data2[25]~143_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][25]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][25]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][25]~regout ),
	.datad(\inst4|registers[14][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~143 .lut_mask = 16'hDC98;
defparam \inst4|data2[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneii_lcell_comb \inst4|data2[25]~144 (
// Equation(s):
// \inst4|data2[25]~144_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[25]~143_combout  & (\inst4|registers[15][25]~regout )) # (!\inst4|data2[25]~143_combout  & ((\inst4|registers[13][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[25]~143_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[25]~143_combout ),
	.datac(\inst4|registers[15][25]~regout ),
	.datad(\inst4|registers[13][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~144 .lut_mask = 16'hE6C4;
defparam \inst4|data2[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneii_lcell_comb \inst4|data2[25]~145 (
// Equation(s):
// \inst4|data2[25]~145_combout  = (\inst4|data2[25]~142_combout  & ((\inst4|data2[25]~144_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[25]~142_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|data2[25]~137_combout ))))

	.dataa(\inst4|data2[25]~144_combout ),
	.datab(\inst4|data2[25]~142_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[25]~137_combout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~145 .lut_mask = 16'hBC8C;
defparam \inst4|data2[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff \inst4|registers[25][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][24]~regout ));

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \inst4|data1[24]~147 (
// Equation(s):
// \inst4|data1[24]~147_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][24]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][24]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~147 .lut_mask = 16'hCCE2;
defparam \inst4|data1[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneii_lcell_comb \inst4|data1[24]~148 (
// Equation(s):
// \inst4|data1[24]~148_combout  = (\inst4|data1[24]~147_combout  & ((\inst4|registers[29][24]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[24]~147_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers[21][24]~regout ))))

	.dataa(\inst4|registers[29][24]~regout ),
	.datab(\inst4|data1[24]~147_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers[21][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~148 .lut_mask = 16'hBC8C;
defparam \inst4|data1[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N25
cycloneii_lcell_ff \inst4|registers[18][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][24]~regout ));

// Location: LCFF_X59_Y29_N3
cycloneii_lcell_ff \inst4|registers[30][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][24]~regout ));

// Location: LCFF_X61_Y26_N13
cycloneii_lcell_ff \inst4|registers[24][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][24]~regout ));

// Location: LCFF_X62_Y26_N13
cycloneii_lcell_ff \inst4|registers[20][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][24]~regout ));

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \inst4|data1[24]~151 (
// Equation(s):
// \inst4|data1[24]~151_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[20][24]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[16][24]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][24]~regout ),
	.datad(\inst4|registers[16][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~151 .lut_mask = 16'hB9A8;
defparam \inst4|data1[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N23
cycloneii_lcell_ff \inst4|registers[28][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][24]~regout ));

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \inst4|data1[24]~152 (
// Equation(s):
// \inst4|data1[24]~152_combout  = (\inst4|data1[24]~151_combout  & (((\inst4|registers[28][24]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[24]~151_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][24]~regout )))

	.dataa(\inst4|data1[24]~151_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][24]~regout ),
	.datad(\inst4|registers[28][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~152 .lut_mask = 16'hEA62;
defparam \inst4|data1[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N25
cycloneii_lcell_ff \inst4|registers[6][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][24]~regout ));

// Location: LCFF_X54_Y26_N13
cycloneii_lcell_ff \inst4|registers[5][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][24]~regout ));

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \inst4|data1[24]~157 (
// Equation(s):
// \inst4|data1[24]~157_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][24]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][24]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][24]~regout ),
	.datac(\inst4|registers[5][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~157 .lut_mask = 16'hFA44;
defparam \inst4|data1[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \inst4|data1[24]~158 (
// Equation(s):
// \inst4|data1[24]~158_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[24]~157_combout  & ((\inst4|registers[7][24]~regout ))) # (!\inst4|data1[24]~157_combout  & (\inst4|registers[6][24]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[24]~157_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[24]~157_combout ),
	.datac(\inst4|registers[6][24]~regout ),
	.datad(\inst4|registers[7][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~158 .lut_mask = 16'hEC64;
defparam \inst4|data1[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N25
cycloneii_lcell_ff \inst4|registers[10][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][24]~regout ));

// Location: LCCOMB_X63_Y23_N24
cycloneii_lcell_comb \inst4|data1[24]~159 (
// Equation(s):
// \inst4|data1[24]~159_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][24]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][24]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][24]~regout ),
	.datad(\inst4|registers[8][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~159 .lut_mask = 16'hB9A8;
defparam \inst4|data1[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneii_lcell_comb \inst4|data1[24]~160 (
// Equation(s):
// \inst4|data1[24]~160_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[24]~159_combout  & (\inst4|registers[11][24]~regout )) # (!\inst4|data1[24]~159_combout  & ((\inst4|registers[9][24]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[24]~159_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[11][24]~regout ),
	.datac(\inst4|registers[9][24]~regout ),
	.datad(\inst4|data1[24]~159_combout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~160 .lut_mask = 16'hDDA0;
defparam \inst4|data1[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N21
cycloneii_lcell_ff \inst4|registers[2][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][24]~regout ));

// Location: LCCOMB_X57_Y22_N20
cycloneii_lcell_comb \inst4|data1[24]~161 (
// Equation(s):
// \inst4|data1[24]~161_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][24]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][24]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][24]~regout ),
	.datac(\inst4|registers[2][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~161 .lut_mask = 16'hAAE4;
defparam \inst4|data1[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneii_lcell_comb \inst4|data1[24]~162 (
// Equation(s):
// \inst4|data1[24]~162_combout  = (\inst4|data1[24]~161_combout  & ((\inst4|registers[3][24]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[24]~161_combout  & (((\inst4|registers[1][24]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[3][24]~regout ),
	.datab(\inst4|data1[24]~161_combout ),
	.datac(\inst4|registers[1][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~162 .lut_mask = 16'hB8CC;
defparam \inst4|data1[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneii_lcell_comb \inst4|data1[24]~163 (
// Equation(s):
// \inst4|data1[24]~163_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[24]~160_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[24]~162_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[24]~162_combout ),
	.datac(\inst4|data1[24]~160_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~163 .lut_mask = 16'hAAE4;
defparam \inst4|data1[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneii_lcell_comb \inst4|data1[24]~164 (
// Equation(s):
// \inst4|data1[24]~164_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][24]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][24]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[12][24]~regout ),
	.datac(\inst4|registers[13][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~164 .lut_mask = 16'hAAE4;
defparam \inst4|data1[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \inst4|data1[24]~165 (
// Equation(s):
// \inst4|data1[24]~165_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[24]~164_combout  & (\inst4|registers[15][24]~regout )) # (!\inst4|data1[24]~164_combout  & ((\inst4|registers[14][24]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[24]~164_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[15][24]~regout ),
	.datac(\inst4|registers[14][24]~regout ),
	.datad(\inst4|data1[24]~164_combout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~165 .lut_mask = 16'hDDA0;
defparam \inst4|data1[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneii_lcell_comb \inst4|data1[24]~166 (
// Equation(s):
// \inst4|data1[24]~166_combout  = (\inst4|data1[24]~163_combout  & ((\inst4|data1[24]~165_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[24]~163_combout  & (((\inst4|data1[24]~158_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[24]~165_combout ),
	.datab(\inst4|data1[24]~163_combout ),
	.datac(\inst4|data1[24]~158_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~166 .lut_mask = 16'hB8CC;
defparam \inst4|data1[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \inst4|data2[24]~147 (
// Equation(s):
// \inst4|data2[24]~147_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][24]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][24]~regout )))))

	.dataa(\inst4|registers[25][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[17][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~147 .lut_mask = 16'hEE30;
defparam \inst4|data2[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneii_lcell_comb \inst4|data2[24]~149 (
// Equation(s):
// \inst4|data2[24]~149_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][24]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][24]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][24]~regout ),
	.datac(\inst4|registers[18][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~149 .lut_mask = 16'hAAD8;
defparam \inst4|data2[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneii_lcell_comb \inst4|data2[24]~150 (
// Equation(s):
// \inst4|data2[24]~150_combout  = (\inst4|data2[24]~149_combout  & (((\inst4|registers[30][24]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[24]~149_combout  & (\inst4|registers[26][24]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][24]~regout ),
	.datab(\inst4|data2[24]~149_combout ),
	.datac(\inst4|registers[30][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~150 .lut_mask = 16'hE2CC;
defparam \inst4|data2[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \inst4|data2[24]~151 (
// Equation(s):
// \inst4|data2[24]~151_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][24]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][24]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[20][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[16][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~151 .lut_mask = 16'hCCB8;
defparam \inst4|data2[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \inst4|data2[24]~152 (
// Equation(s):
// \inst4|data2[24]~152_combout  = (\inst4|data2[24]~151_combout  & (((\inst4|registers[28][24]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[24]~151_combout  & (\inst4|registers[24][24]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][24]~regout ),
	.datab(\inst4|data2[24]~151_combout ),
	.datac(\inst4|registers[28][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~152 .lut_mask = 16'hE2CC;
defparam \inst4|data2[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \inst4|data2[24]~153 (
// Equation(s):
// \inst4|data2[24]~153_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[24]~150_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[24]~152_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[24]~152_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[24]~150_combout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~153 .lut_mask = 16'hF4A4;
defparam \inst4|data2[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneii_lcell_comb \inst4|data2[24]~159 (
// Equation(s):
// \inst4|data2[24]~159_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][24]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][24]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][24]~regout ),
	.datac(\inst4|registers[8][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~159 .lut_mask = 16'hAAD8;
defparam \inst4|data2[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N23
cycloneii_lcell_ff \inst4|registers[26][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][23]~regout ));

// Location: LCFF_X54_Y29_N11
cycloneii_lcell_ff \inst4|registers[18][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][23]~regout ));

// Location: LCCOMB_X54_Y30_N22
cycloneii_lcell_comb \inst4|data1[23]~168 (
// Equation(s):
// \inst4|data1[23]~168_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][23]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][23]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~168 .lut_mask = 16'hCCE2;
defparam \inst4|data1[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N21
cycloneii_lcell_ff \inst4|registers[21][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][23]~regout ));

// Location: LCCOMB_X58_Y25_N20
cycloneii_lcell_comb \inst4|data1[23]~170 (
// Equation(s):
// \inst4|data1[23]~170_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][23]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][23]~regout ),
	.datad(\inst4|registers[17][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~170 .lut_mask = 16'hD9C8;
defparam \inst4|data1[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N19
cycloneii_lcell_ff \inst4|registers[20][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][23]~regout ));

// Location: LCFF_X63_Y28_N11
cycloneii_lcell_ff \inst4|registers[24][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][23]~regout ));

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \inst4|data1[23]~172 (
// Equation(s):
// \inst4|data1[23]~172_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[24][23]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][23]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][23]~regout ),
	.datad(\inst4|registers[16][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~172 .lut_mask = 16'hB9A8;
defparam \inst4|data1[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N13
cycloneii_lcell_ff \inst4|registers[28][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][23]~regout ));

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \inst4|data1[23]~173 (
// Equation(s):
// \inst4|data1[23]~173_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[23]~172_combout  & (\inst4|registers[28][23]~regout )) # (!\inst4|data1[23]~172_combout  & ((\inst4|registers[20][23]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[23]~172_combout ))))

	.dataa(\inst4|registers[28][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][23]~regout ),
	.datad(\inst4|data1[23]~172_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~173 .lut_mask = 16'hBBC0;
defparam \inst4|data1[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N31
cycloneii_lcell_ff \inst4|registers[19][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][23]~regout ));

// Location: LCCOMB_X56_Y22_N18
cycloneii_lcell_comb \inst4|data1[23]~182 (
// Equation(s):
// \inst4|data1[23]~182_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][23]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[1][23]~regout ),
	.datad(\inst4|registers[0][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~182 .lut_mask = 16'hD9C8;
defparam \inst4|data1[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneii_lcell_comb \inst4|data1[23]~183 (
// Equation(s):
// \inst4|data1[23]~183_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[23]~182_combout  & (\inst4|registers[3][23]~regout )) # (!\inst4|data1[23]~182_combout  & ((\inst4|registers[2][23]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[23]~182_combout ))))

	.dataa(\inst4|registers[3][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][23]~regout ),
	.datad(\inst4|data1[23]~182_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~183 .lut_mask = 16'hBBC0;
defparam \inst4|data1[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneii_lcell_comb \inst4|data1[23]~185 (
// Equation(s):
// \inst4|data1[23]~185_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][23]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][23]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][23]~regout ),
	.datac(\inst4|registers[14][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~185 .lut_mask = 16'hAAE4;
defparam \inst4|data1[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneii_lcell_comb \inst4|data2[23]~168 (
// Equation(s):
// \inst4|data2[23]~168_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][23]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[18][23]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][23]~regout ),
	.datad(\inst4|registers[26][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~168 .lut_mask = 16'hDC98;
defparam \inst4|data2[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneii_lcell_comb \inst4|data2[23]~169 (
// Equation(s):
// \inst4|data2[23]~169_combout  = (\inst4|data2[23]~168_combout  & (((\inst4|registers[30][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[23]~168_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][23]~regout ))))

	.dataa(\inst4|data2[23]~168_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[30][23]~regout ),
	.datad(\inst4|registers[22][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~169 .lut_mask = 16'hE6A2;
defparam \inst4|data2[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneii_lcell_comb \inst4|data2[23]~170 (
// Equation(s):
// \inst4|data2[23]~170_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][23]~regout )))))

	.dataa(\inst4|registers[21][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~170 .lut_mask = 16'hEE30;
defparam \inst4|data2[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneii_lcell_comb \inst4|data2[23]~171 (
// Equation(s):
// \inst4|data2[23]~171_combout  = (\inst4|data2[23]~170_combout  & (((\inst4|registers[29][23]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[23]~170_combout  & (\inst4|registers[25][23]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][23]~regout ),
	.datab(\inst4|data2[23]~170_combout ),
	.datac(\inst4|registers[29][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~171 .lut_mask = 16'hE2CC;
defparam \inst4|data2[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \inst4|data2[23]~172 (
// Equation(s):
// \inst4|data2[23]~172_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][23]~regout )))))

	.dataa(\inst4|registers[24][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[16][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~172 .lut_mask = 16'hEE30;
defparam \inst4|data2[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \inst4|data2[23]~173 (
// Equation(s):
// \inst4|data2[23]~173_combout  = (\inst4|data2[23]~172_combout  & (((\inst4|registers[28][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[23]~172_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][23]~regout ))))

	.dataa(\inst4|data2[23]~172_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[28][23]~regout ),
	.datad(\inst4|registers[20][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~173 .lut_mask = 16'hE6A2;
defparam \inst4|data2[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneii_lcell_comb \inst4|data2[23]~174 (
// Equation(s):
// \inst4|data2[23]~174_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # (\inst4|data2[23]~171_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[23]~173_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[23]~173_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[23]~171_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~174 .lut_mask = 16'hAEA4;
defparam \inst4|data2[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneii_lcell_comb \inst4|data2[23]~175 (
// Equation(s):
// \inst4|data2[23]~175_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[23][23]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[19][23]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][23]~regout ),
	.datad(\inst4|registers[23][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~175 .lut_mask = 16'hBA98;
defparam \inst4|data2[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneii_lcell_comb \inst4|data2[23]~176 (
// Equation(s):
// \inst4|data2[23]~176_combout  = (\inst4|data2[23]~175_combout  & (((\inst4|registers[31][23]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[23]~175_combout  & (\inst4|registers[27][23]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[27][23]~regout ),
	.datab(\inst4|data2[23]~175_combout ),
	.datac(\inst4|registers[31][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~176 .lut_mask = 16'hE2CC;
defparam \inst4|data2[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneii_lcell_comb \inst4|data2[23]~177 (
// Equation(s):
// \inst4|data2[23]~177_combout  = (\inst4|data2[23]~174_combout  & ((\inst4|data2[23]~176_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[23]~174_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|data2[23]~169_combout ))))

	.dataa(\inst4|data2[23]~176_combout ),
	.datab(\inst4|data2[23]~174_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[23]~169_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~177 .lut_mask = 16'hBC8C;
defparam \inst4|data2[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneii_lcell_comb \inst4|data2[23]~178 (
// Equation(s):
// \inst4|data2[23]~178_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][23]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][23]~regout ),
	.datac(\inst4|registers[8][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~178 .lut_mask = 16'hEE50;
defparam \inst4|data2[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneii_lcell_comb \inst4|data2[23]~179 (
// Equation(s):
// \inst4|data2[23]~179_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[23]~178_combout  & ((\inst4|registers[11][23]~regout ))) # (!\inst4|data2[23]~178_combout  & (\inst4|registers[10][23]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[23]~178_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][23]~regout ),
	.datac(\inst4|registers[11][23]~regout ),
	.datad(\inst4|data2[23]~178_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~179 .lut_mask = 16'hF588;
defparam \inst4|data2[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N31
cycloneii_lcell_ff \inst4|registers[25][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][22]~regout ));

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \inst4|data1[22]~189 (
// Equation(s):
// \inst4|data1[22]~189_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][22]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][22]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][22]~regout ),
	.datac(\inst4|registers[25][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~189 .lut_mask = 16'hAAE4;
defparam \inst4|data1[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N29
cycloneii_lcell_ff \inst4|registers[22][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][22]~regout ));

// Location: LCFF_X54_Y29_N15
cycloneii_lcell_ff \inst4|registers[18][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][22]~regout ));

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \inst4|data1[22]~191 (
// Equation(s):
// \inst4|data1[22]~191_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][22]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][22]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[18][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~191 .lut_mask = 16'hCCE2;
defparam \inst4|data1[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N17
cycloneii_lcell_ff \inst4|registers[24][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][22]~regout ));

// Location: LCFF_X63_Y26_N7
cycloneii_lcell_ff \inst4|registers[20][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][22]~regout ));

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \inst4|data1[22]~193 (
// Equation(s):
// \inst4|data1[22]~193_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[20][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][22]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][22]~regout ),
	.datad(\inst4|registers[16][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~193 .lut_mask = 16'hD9C8;
defparam \inst4|data1[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N27
cycloneii_lcell_ff \inst4|registers[28][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][22]~regout ));

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \inst4|data1[22]~194 (
// Equation(s):
// \inst4|data1[22]~194_combout  = (\inst4|data1[22]~193_combout  & (((\inst4|registers[28][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[22]~193_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][22]~regout )))

	.dataa(\inst4|data1[22]~193_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][22]~regout ),
	.datad(\inst4|registers[28][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~194 .lut_mask = 16'hEA62;
defparam \inst4|data1[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N19
cycloneii_lcell_ff \inst4|registers[19][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][22]~regout ));

// Location: LCFF_X57_Y22_N29
cycloneii_lcell_ff \inst4|registers[2][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][22]~regout ));

// Location: LCCOMB_X57_Y22_N28
cycloneii_lcell_comb \inst4|data1[22]~203 (
// Equation(s):
// \inst4|data1[22]~203_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][22]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][22]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][22]~regout ),
	.datac(\inst4|registers[2][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~203 .lut_mask = 16'hAAE4;
defparam \inst4|data1[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N25
cycloneii_lcell_ff \inst4|registers[3][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][22]~regout ));

// Location: LCCOMB_X56_Y22_N28
cycloneii_lcell_comb \inst4|data1[22]~204 (
// Equation(s):
// \inst4|data1[22]~204_combout  = (\inst4|data1[22]~203_combout  & ((\inst4|registers[3][22]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[22]~203_combout  & (((\inst4|registers[1][22]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[3][22]~regout ),
	.datab(\inst4|data1[22]~203_combout ),
	.datac(\inst4|registers[1][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~204 .lut_mask = 16'hB8CC;
defparam \inst4|data1[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneii_lcell_comb \inst4|data1[22]~206 (
// Equation(s):
// \inst4|data1[22]~206_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][22]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][22]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[12][22]~regout ),
	.datac(\inst4|registers[13][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~206 .lut_mask = 16'hAAE4;
defparam \inst4|data1[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneii_lcell_comb \inst4|data1[22]~207 (
// Equation(s):
// \inst4|data1[22]~207_combout  = (\inst4|data1[22]~206_combout  & (((\inst4|registers[15][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|data1[22]~206_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[14][22]~regout )))

	.dataa(\inst4|data1[22]~206_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][22]~regout ),
	.datad(\inst4|registers[15][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~207 .lut_mask = 16'hEA62;
defparam \inst4|data1[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \inst4|data2[22]~189 (
// Equation(s):
// \inst4|data2[22]~189_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][22]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][22]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][22]~regout ),
	.datac(\inst4|registers[17][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~189 .lut_mask = 16'hAAD8;
defparam \inst4|data2[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneii_lcell_comb \inst4|data2[22]~190 (
// Equation(s):
// \inst4|data2[22]~190_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[22]~189_combout  & (\inst4|registers[29][22]~regout )) # (!\inst4|data2[22]~189_combout  & ((\inst4|registers[21][22]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[22]~189_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[22]~189_combout ),
	.datac(\inst4|registers[29][22]~regout ),
	.datad(\inst4|registers[21][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~190 .lut_mask = 16'hE6C4;
defparam \inst4|data2[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneii_lcell_comb \inst4|data2[22]~191 (
// Equation(s):
// \inst4|data2[22]~191_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][22]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][22]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][22]~regout ),
	.datac(\inst4|registers[18][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~191 .lut_mask = 16'hAAD8;
defparam \inst4|data2[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneii_lcell_comb \inst4|data2[22]~192 (
// Equation(s):
// \inst4|data2[22]~192_combout  = (\inst4|data2[22]~191_combout  & (((\inst4|registers[30][22]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[22]~191_combout  & (\inst4|registers[26][22]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][22]~regout ),
	.datab(\inst4|data2[22]~191_combout ),
	.datac(\inst4|registers[30][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~192 .lut_mask = 16'hE2CC;
defparam \inst4|data2[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \inst4|data2[22]~193 (
// Equation(s):
// \inst4|data2[22]~193_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[20][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[16][22]~regout )))))

	.dataa(\inst4|registers[20][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[16][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~193 .lut_mask = 16'hEE30;
defparam \inst4|data2[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneii_lcell_comb \inst4|data2[22]~194 (
// Equation(s):
// \inst4|data2[22]~194_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[22]~193_combout  & ((\inst4|registers[28][22]~regout ))) # (!\inst4|data2[22]~193_combout  & (\inst4|registers[24][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[22]~193_combout ))))

	.dataa(\inst4|registers[24][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[28][22]~regout ),
	.datad(\inst4|data2[22]~193_combout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~194 .lut_mask = 16'hF388;
defparam \inst4|data2[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneii_lcell_comb \inst4|data2[22]~195 (
// Equation(s):
// \inst4|data2[22]~195_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[22]~192_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|data2[22]~194_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[22]~192_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[22]~194_combout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~195 .lut_mask = 16'hADA8;
defparam \inst4|data2[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneii_lcell_comb \inst4|data2[22]~196 (
// Equation(s):
// \inst4|data2[22]~196_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][22]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][22]~regout ),
	.datac(\inst4|registers[19][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~196 .lut_mask = 16'hEE50;
defparam \inst4|data2[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneii_lcell_comb \inst4|data2[22]~197 (
// Equation(s):
// \inst4|data2[22]~197_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[22]~196_combout  & ((\inst4|registers[31][22]~regout ))) # (!\inst4|data2[22]~196_combout  & (\inst4|registers[23][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[22]~196_combout ))))

	.dataa(\inst4|registers[23][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[31][22]~regout ),
	.datad(\inst4|data2[22]~196_combout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~197 .lut_mask = 16'hF388;
defparam \inst4|data2[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneii_lcell_comb \inst4|data2[22]~198 (
// Equation(s):
// \inst4|data2[22]~198_combout  = (\inst4|data2[22]~195_combout  & ((\inst4|data2[22]~197_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[22]~195_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|data2[22]~190_combout ))))

	.dataa(\inst4|data2[22]~197_combout ),
	.datab(\inst4|data2[22]~195_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[22]~190_combout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~198 .lut_mask = 16'hBC8C;
defparam \inst4|data2[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneii_lcell_comb \inst4|data2[22]~201 (
// Equation(s):
// \inst4|data2[22]~201_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][22]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][22]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][22]~regout ),
	.datac(\inst4|registers[8][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~201 .lut_mask = 16'hAAD8;
defparam \inst4|data2[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneii_lcell_comb \inst4|data2[22]~202 (
// Equation(s):
// \inst4|data2[22]~202_combout  = (\inst4|data2[22]~201_combout  & (((\inst4|registers[11][22]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[22]~201_combout  & (\inst4|registers[9][22]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[9][22]~regout ),
	.datab(\inst4|data2[22]~201_combout ),
	.datac(\inst4|registers[11][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~202 .lut_mask = 16'hE2CC;
defparam \inst4|data2[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneii_lcell_comb \inst4|data2[22]~203 (
// Equation(s):
// \inst4|data2[22]~203_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[2][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[0][22]~regout )))))

	.dataa(\inst4|registers[2][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~203 .lut_mask = 16'hEE30;
defparam \inst4|data2[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneii_lcell_comb \inst4|data2[22]~204 (
// Equation(s):
// \inst4|data2[22]~204_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[22]~203_combout  & (\inst4|registers[3][22]~regout )) # (!\inst4|data2[22]~203_combout  & ((\inst4|registers[1][22]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[22]~203_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[22]~203_combout ),
	.datac(\inst4|registers[3][22]~regout ),
	.datad(\inst4|registers[1][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~204 .lut_mask = 16'hE6C4;
defparam \inst4|data2[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneii_lcell_comb \inst4|data2[22]~205 (
// Equation(s):
// \inst4|data2[22]~205_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[22]~202_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[22]~204_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[22]~202_combout ),
	.datab(\inst4|data2[22]~204_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~205 .lut_mask = 16'hF0AC;
defparam \inst4|data2[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneii_lcell_comb \inst4|data1[21]~210 (
// Equation(s):
// \inst4|data1[21]~210_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][21]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][21]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][21]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~210 .lut_mask = 16'hCCE2;
defparam \inst4|data1[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N9
cycloneii_lcell_ff \inst4|registers[20][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][21]~regout ));

// Location: LCFF_X61_Y28_N15
cycloneii_lcell_ff \inst4|registers[24][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][21]~regout ));

// Location: LCCOMB_X60_Y26_N22
cycloneii_lcell_comb \inst4|data1[21]~214 (
// Equation(s):
// \inst4|data1[21]~214_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][21]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[16][21]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[24][21]~regout ),
	.datac(\inst4|registers[16][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~214 .lut_mask = 16'hAAD8;
defparam \inst4|data1[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N1
cycloneii_lcell_ff \inst4|registers[28][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][21]~regout ));

// Location: LCCOMB_X61_Y28_N0
cycloneii_lcell_comb \inst4|data1[21]~215 (
// Equation(s):
// \inst4|data1[21]~215_combout  = (\inst4|data1[21]~214_combout  & (((\inst4|registers[28][21]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[21]~214_combout  & (\inst4|registers[20][21]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[20][21]~regout ),
	.datab(\inst4|data1[21]~214_combout ),
	.datac(\inst4|registers[28][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~215 .lut_mask = 16'hE2CC;
defparam \inst4|data1[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N13
cycloneii_lcell_ff \inst4|registers[23][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][21]~regout ));

// Location: LCFF_X59_Y21_N15
cycloneii_lcell_ff \inst4|registers[19][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][21]~regout ));

// Location: LCCOMB_X59_Y21_N12
cycloneii_lcell_comb \inst4|data1[21]~217 (
// Equation(s):
// \inst4|data1[21]~217_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[19][21]~regout ),
	.datac(\inst4|registers[23][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~217 .lut_mask = 16'hFA44;
defparam \inst4|data1[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneii_lcell_comb \inst4|data1[21]~218 (
// Equation(s):
// \inst4|data1[21]~218_combout  = (\inst4|data1[21]~217_combout  & (((\inst4|registers[31][21]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[21]~217_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[27][21]~regout )))

	.dataa(\inst4|data1[21]~217_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][21]~regout ),
	.datad(\inst4|registers[31][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~218 .lut_mask = 16'hEA62;
defparam \inst4|data1[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N25
cycloneii_lcell_ff \inst4|registers[10][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][21]~regout ));

// Location: LCCOMB_X63_Y22_N2
cycloneii_lcell_comb \inst4|data1[21]~220 (
// Equation(s):
// \inst4|data1[21]~220_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][21]~regout ),
	.datac(\inst4|registers[9][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~220 .lut_mask = 16'hFA44;
defparam \inst4|data1[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N3
cycloneii_lcell_ff \inst4|registers[11][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][21]~regout ));

// Location: LCCOMB_X59_Y23_N2
cycloneii_lcell_comb \inst4|data1[21]~221 (
// Equation(s):
// \inst4|data1[21]~221_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[21]~220_combout  & ((\inst4|registers[11][21]~regout ))) # (!\inst4|data1[21]~220_combout  & (\inst4|registers[10][21]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[21]~220_combout ))))

	.dataa(\inst4|registers[10][21]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[11][21]~regout ),
	.datad(\inst4|data1[21]~220_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~221 .lut_mask = 16'hF388;
defparam \inst4|data1[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N13
cycloneii_lcell_ff \inst4|registers[5][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][21]~regout ));

// Location: LCFF_X54_Y28_N29
cycloneii_lcell_ff \inst4|registers[6][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][21]~regout ));

// Location: LCFF_X54_Y28_N31
cycloneii_lcell_ff \inst4|registers[4][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][21]~regout ));

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \inst4|data1[21]~222 (
// Equation(s):
// \inst4|data1[21]~222_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][21]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][21]~regout ),
	.datad(\inst4|registers[4][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~222 .lut_mask = 16'hB9A8;
defparam \inst4|data1[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N31
cycloneii_lcell_ff \inst4|registers[7][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][21]~regout ));

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \inst4|data1[21]~223 (
// Equation(s):
// \inst4|data1[21]~223_combout  = (\inst4|data1[21]~222_combout  & ((\inst4|registers[7][21]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[21]~222_combout  & (((\inst4|registers[5][21]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[21]~222_combout ),
	.datab(\inst4|registers[7][21]~regout ),
	.datac(\inst4|registers[5][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~223 .lut_mask = 16'hD8AA;
defparam \inst4|data1[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneii_lcell_comb \inst4|data1[21]~224 (
// Equation(s):
// \inst4|data1[21]~224_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[0][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[0][21]~regout ),
	.datad(\inst4|registers[1][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~224 .lut_mask = 16'hDC98;
defparam \inst4|data1[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneii_lcell_comb \inst4|data1[21]~225 (
// Equation(s):
// \inst4|data1[21]~225_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[21]~224_combout  & ((\inst4|registers[3][21]~regout ))) # (!\inst4|data1[21]~224_combout  & (\inst4|registers[2][21]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[21]~224_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[21]~224_combout ),
	.datac(\inst4|registers[2][21]~regout ),
	.datad(\inst4|registers[3][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~225 .lut_mask = 16'hEC64;
defparam \inst4|data1[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneii_lcell_comb \inst4|data1[21]~226 (
// Equation(s):
// \inst4|data1[21]~226_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[21]~223_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[21]~225_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[21]~223_combout ),
	.datac(\inst4|data1[21]~225_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~226 .lut_mask = 16'hEE50;
defparam \inst4|data1[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneii_lcell_comb \inst4|data1[21]~227 (
// Equation(s):
// \inst4|data1[21]~227_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][21]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][21]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][21]~regout ),
	.datac(\inst4|registers[14][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~227 .lut_mask = 16'hAAE4;
defparam \inst4|data1[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N21
cycloneii_lcell_ff \inst4|registers[15][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[21]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][21]~regout ));

// Location: LCCOMB_X59_Y28_N18
cycloneii_lcell_comb \inst4|data1[21]~228 (
// Equation(s):
// \inst4|data1[21]~228_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[21]~227_combout  & (\inst4|registers[15][21]~regout )) # (!\inst4|data1[21]~227_combout  & ((\inst4|registers[13][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[21]~227_combout ))))

	.dataa(\inst4|registers[15][21]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][21]~regout ),
	.datad(\inst4|data1[21]~227_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~228 .lut_mask = 16'hBBC0;
defparam \inst4|data1[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneii_lcell_comb \inst4|data1[21]~229 (
// Equation(s):
// \inst4|data1[21]~229_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[21]~226_combout  & (\inst4|data1[21]~228_combout )) # (!\inst4|data1[21]~226_combout  & ((\inst4|data1[21]~221_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[21]~226_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[21]~228_combout ),
	.datac(\inst4|data1[21]~226_combout ),
	.datad(\inst4|data1[21]~221_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~229 .lut_mask = 16'hDAD0;
defparam \inst4|data1[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \inst4|data2[21]~212 (
// Equation(s):
// \inst4|data2[21]~212_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[21][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[17][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[17][21]~regout ),
	.datac(\inst4|registers[21][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~212 .lut_mask = 16'hFA44;
defparam \inst4|data2[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneii_lcell_comb \inst4|data2[21]~213 (
// Equation(s):
// \inst4|data2[21]~213_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[21]~212_combout  & (\inst4|registers[29][21]~regout )) # (!\inst4|data2[21]~212_combout  & ((\inst4|registers[25][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[21]~212_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[29][21]~regout ),
	.datac(\inst4|registers[25][21]~regout ),
	.datad(\inst4|data2[21]~212_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~213 .lut_mask = 16'hDDA0;
defparam \inst4|data2[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneii_lcell_comb \inst4|data2[21]~214 (
// Equation(s):
// \inst4|data2[21]~214_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][21]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][21]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[24][21]~regout ),
	.datad(\inst4|registers[16][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~214 .lut_mask = 16'hD9C8;
defparam \inst4|data2[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneii_lcell_comb \inst4|data2[21]~215 (
// Equation(s):
// \inst4|data2[21]~215_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[21]~214_combout  & (\inst4|registers[28][21]~regout )) # (!\inst4|data2[21]~214_combout  & ((\inst4|registers[20][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[21]~214_combout ))))

	.dataa(\inst4|registers[28][21]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[20][21]~regout ),
	.datad(\inst4|data2[21]~214_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~215 .lut_mask = 16'hBBC0;
defparam \inst4|data2[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneii_lcell_comb \inst4|data2[21]~216 (
// Equation(s):
// \inst4|data2[21]~216_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[21]~213_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[21]~215_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[21]~215_combout ),
	.datab(\inst4|data2[21]~213_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~216 .lut_mask = 16'hF0CA;
defparam \inst4|data2[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N14
cycloneii_lcell_comb \inst4|data2[21]~217 (
// Equation(s):
// \inst4|data2[21]~217_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[23][21]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[19][21]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][21]~regout ),
	.datad(\inst4|registers[23][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~217 .lut_mask = 16'hBA98;
defparam \inst4|data2[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneii_lcell_comb \inst4|data2[21]~220 (
// Equation(s):
// \inst4|data2[21]~220_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[8][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[8][21]~regout ),
	.datad(\inst4|registers[9][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~220 .lut_mask = 16'hDC98;
defparam \inst4|data2[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneii_lcell_comb \inst4|data2[21]~221 (
// Equation(s):
// \inst4|data2[21]~221_combout  = (\inst4|data2[21]~220_combout  & ((\inst4|registers[11][21]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[21]~220_combout  & (((\inst4|registers[10][21]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[21]~220_combout ),
	.datab(\inst4|registers[11][21]~regout ),
	.datac(\inst4|registers[10][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~221 .lut_mask = 16'hD8AA;
defparam \inst4|data2[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \inst4|data2[21]~222 (
// Equation(s):
// \inst4|data2[21]~222_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][21]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[4][21]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][21]~regout ),
	.datad(\inst4|registers[6][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~222 .lut_mask = 16'hDC98;
defparam \inst4|data2[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \inst4|data2[21]~223 (
// Equation(s):
// \inst4|data2[21]~223_combout  = (\inst4|data2[21]~222_combout  & (((\inst4|registers[7][21]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[21]~222_combout  & (\inst4|registers[5][21]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[5][21]~regout ),
	.datab(\inst4|data2[21]~222_combout ),
	.datac(\inst4|registers[7][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~223 .lut_mask = 16'hE2CC;
defparam \inst4|data2[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N21
cycloneii_lcell_ff \inst4|registers[21][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][20]~regout ));

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \inst4|data1[20]~231 (
// Equation(s):
// \inst4|data1[20]~231_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][20]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][20]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~231 .lut_mask = 16'hCCE2;
defparam \inst4|data1[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \inst4|data1[20]~232 (
// Equation(s):
// \inst4|data1[20]~232_combout  = (\inst4|data1[20]~231_combout  & ((\inst4|registers[29][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[20]~231_combout  & (((\inst4|registers[21][20]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[29][20]~regout ),
	.datab(\inst4|data1[20]~231_combout ),
	.datac(\inst4|registers[21][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~232 .lut_mask = 16'hB8CC;
defparam \inst4|data1[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N13
cycloneii_lcell_ff \inst4|registers[18][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][20]~regout ));

// Location: LCFF_X59_Y21_N11
cycloneii_lcell_ff \inst4|registers[19][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][20]~regout ));

// Location: LCFF_X57_Y26_N9
cycloneii_lcell_ff \inst4|registers[6][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][20]~regout ));

// Location: LCFF_X56_Y27_N25
cycloneii_lcell_ff \inst4|registers[5][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][20]~regout ));

// Location: LCFF_X56_Y27_N19
cycloneii_lcell_ff \inst4|registers[4][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][20]~regout ));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \inst4|data1[20]~241 (
// Equation(s):
// \inst4|data1[20]~241_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][20]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][20]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][20]~regout ),
	.datac(\inst4|registers[5][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~241 .lut_mask = 16'hFA44;
defparam \inst4|data1[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N27
cycloneii_lcell_ff \inst4|registers[7][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][20]~regout ));

// Location: LCCOMB_X57_Y26_N8
cycloneii_lcell_comb \inst4|data1[20]~242 (
// Equation(s):
// \inst4|data1[20]~242_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[20]~241_combout  & ((\inst4|registers[7][20]~regout ))) # (!\inst4|data1[20]~241_combout  & (\inst4|registers[6][20]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[20]~241_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[20]~241_combout ),
	.datac(\inst4|registers[6][20]~regout ),
	.datad(\inst4|registers[7][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~242 .lut_mask = 16'hEC64;
defparam \inst4|data1[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N15
cycloneii_lcell_ff \inst4|registers[10][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][20]~regout ));

// Location: LCCOMB_X62_Y24_N14
cycloneii_lcell_comb \inst4|data1[20]~243 (
// Equation(s):
// \inst4|data1[20]~243_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][20]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][20]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][20]~regout ),
	.datac(\inst4|registers[10][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~243 .lut_mask = 16'hFA44;
defparam \inst4|data1[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N9
cycloneii_lcell_ff \inst4|registers[11][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][20]~regout ));

// Location: LCCOMB_X63_Y24_N14
cycloneii_lcell_comb \inst4|data1[20]~244 (
// Equation(s):
// \inst4|data1[20]~244_combout  = (\inst4|data1[20]~243_combout  & ((\inst4|registers[11][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[20]~243_combout  & (((\inst4|registers[9][20]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[20]~243_combout ),
	.datab(\inst4|registers[11][20]~regout ),
	.datac(\inst4|registers[9][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~244 .lut_mask = 16'hD8AA;
defparam \inst4|data1[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N1
cycloneii_lcell_ff \inst4|registers[2][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][20]~regout ));

// Location: LCCOMB_X57_Y22_N0
cycloneii_lcell_comb \inst4|data1[20]~245 (
// Equation(s):
// \inst4|data1[20]~245_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][20]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][20]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~245 .lut_mask = 16'hCCE2;
defparam \inst4|data1[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N5
cycloneii_lcell_ff \inst4|registers[3][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][20]~regout ));

// Location: LCCOMB_X56_Y22_N4
cycloneii_lcell_comb \inst4|data1[20]~246 (
// Equation(s):
// \inst4|data1[20]~246_combout  = (\inst4|data1[20]~245_combout  & (((\inst4|registers[3][20]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[20]~245_combout  & (\inst4|registers[1][20]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[1][20]~regout ),
	.datab(\inst4|data1[20]~245_combout ),
	.datac(\inst4|registers[3][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~246 .lut_mask = 16'hE2CC;
defparam \inst4|data1[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneii_lcell_comb \inst4|data1[20]~247 (
// Equation(s):
// \inst4|data1[20]~247_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[20]~244_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[20]~246_combout ))))

	.dataa(\inst4|data1[20]~246_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[20]~244_combout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~247 .lut_mask = 16'hF2C2;
defparam \inst4|data1[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N11
cycloneii_lcell_ff \inst4|registers[14][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][20]~regout ));

// Location: LCFF_X60_Y29_N27
cycloneii_lcell_ff \inst4|registers[13][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][20]~regout ));

// Location: LCFF_X60_Y29_N21
cycloneii_lcell_ff \inst4|registers[12][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][20]~regout ));

// Location: LCCOMB_X60_Y29_N26
cycloneii_lcell_comb \inst4|data1[20]~248 (
// Equation(s):
// \inst4|data1[20]~248_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][20]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][20]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][20]~regout ),
	.datac(\inst4|registers[13][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~248 .lut_mask = 16'hFA44;
defparam \inst4|data1[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N29
cycloneii_lcell_ff \inst4|registers[15][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[20]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][20]~regout ));

// Location: LCCOMB_X60_Y28_N10
cycloneii_lcell_comb \inst4|data1[20]~249 (
// Equation(s):
// \inst4|data1[20]~249_combout  = (\inst4|data1[20]~248_combout  & ((\inst4|registers[15][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[20]~248_combout  & (((\inst4|registers[14][20]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[20]~248_combout ),
	.datab(\inst4|registers[15][20]~regout ),
	.datac(\inst4|registers[14][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~249 .lut_mask = 16'hD8AA;
defparam \inst4|data1[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneii_lcell_comb \inst4|data1[20]~250 (
// Equation(s):
// \inst4|data1[20]~250_combout  = (\inst4|data1[20]~247_combout  & (((\inst4|data1[20]~249_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[20]~247_combout  & (\inst4|data1[20]~242_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[20]~242_combout ),
	.datab(\inst4|data1[20]~249_combout ),
	.datac(\inst4|data1[20]~247_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~250 .lut_mask = 16'hCAF0;
defparam \inst4|data1[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \inst4|data2[20]~233 (
// Equation(s):
// \inst4|data2[20]~233_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][20]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][20]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][20]~regout ),
	.datac(\inst4|registers[18][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~233 .lut_mask = 16'hAAD8;
defparam \inst4|data2[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \inst4|data2[20]~234 (
// Equation(s):
// \inst4|data2[20]~234_combout  = (\inst4|data2[20]~233_combout  & (((\inst4|registers[30][20]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[20]~233_combout  & (\inst4|registers[26][20]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[20]~233_combout ),
	.datab(\inst4|registers[26][20]~regout ),
	.datac(\inst4|registers[30][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~234 .lut_mask = 16'hE4AA;
defparam \inst4|data2[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \inst4|data2[20]~235 (
// Equation(s):
// \inst4|data2[20]~235_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][20]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][20]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[20][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[16][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~235 .lut_mask = 16'hCCB8;
defparam \inst4|data2[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneii_lcell_comb \inst4|data2[20]~238 (
// Equation(s):
// \inst4|data2[20]~238_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][20]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][20]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[27][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~238 .lut_mask = 16'hCCB8;
defparam \inst4|data2[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneii_lcell_comb \inst4|data2[20]~239 (
// Equation(s):
// \inst4|data2[20]~239_combout  = (\inst4|data2[20]~238_combout  & (((\inst4|registers[31][20]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[20]~238_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][20]~regout ))))

	.dataa(\inst4|data2[20]~238_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[31][20]~regout ),
	.datad(\inst4|registers[23][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~239 .lut_mask = 16'hE6A2;
defparam \inst4|data2[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \inst4|data2[20]~241 (
// Equation(s):
// \inst4|data2[20]~241_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][20]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][20]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~241 .lut_mask = 16'hCCB8;
defparam \inst4|data2[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \inst4|data2[20]~242 (
// Equation(s):
// \inst4|data2[20]~242_combout  = (\inst4|data2[20]~241_combout  & (((\inst4|registers[7][20]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[20]~241_combout  & (\inst4|registers[6][20]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[20]~241_combout ),
	.datab(\inst4|registers[6][20]~regout ),
	.datac(\inst4|registers[7][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~242 .lut_mask = 16'hE4AA;
defparam \inst4|data2[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneii_lcell_comb \inst4|data2[20]~243 (
// Equation(s):
// \inst4|data2[20]~243_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[10][20]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[8][20]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[10][20]~regout ),
	.datac(\inst4|registers[8][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~243 .lut_mask = 16'hEE50;
defparam \inst4|data2[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneii_lcell_comb \inst4|data2[20]~244 (
// Equation(s):
// \inst4|data2[20]~244_combout  = (\inst4|data2[20]~243_combout  & (((\inst4|registers[11][20]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[20]~243_combout  & (\inst4|registers[9][20]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[20]~243_combout ),
	.datab(\inst4|registers[9][20]~regout ),
	.datac(\inst4|registers[11][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~244 .lut_mask = 16'hE4AA;
defparam \inst4|data2[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneii_lcell_comb \inst4|data2[20]~245 (
// Equation(s):
// \inst4|data2[20]~245_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[2][20]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][20]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][20]~regout ),
	.datad(\inst4|registers[2][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~245 .lut_mask = 16'hBA98;
defparam \inst4|data2[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
cycloneii_lcell_comb \inst4|data2[20]~246 (
// Equation(s):
// \inst4|data2[20]~246_combout  = (\inst4|data2[20]~245_combout  & ((\inst4|registers[3][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[20]~245_combout  & (((\inst4|registers[1][20]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[20]~245_combout ),
	.datab(\inst4|registers[3][20]~regout ),
	.datac(\inst4|registers[1][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~246 .lut_mask = 16'hD8AA;
defparam \inst4|data2[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneii_lcell_comb \inst4|data2[20]~247 (
// Equation(s):
// \inst4|data2[20]~247_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[20]~244_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[20]~246_combout ))))

	.dataa(\inst4|data2[20]~246_combout ),
	.datab(\inst4|data2[20]~244_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~247 .lut_mask = 16'hFC0A;
defparam \inst4|data2[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneii_lcell_comb \inst4|data2[20]~248 (
// Equation(s):
// \inst4|data2[20]~248_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers[13][20]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][20]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][20]~regout ),
	.datad(\inst4|registers[13][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~248 .lut_mask = 16'hBA98;
defparam \inst4|data2[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneii_lcell_comb \inst4|data2[20]~249 (
// Equation(s):
// \inst4|data2[20]~249_combout  = (\inst4|data2[20]~248_combout  & ((\inst4|registers[15][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[20]~248_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers[14][20]~regout ))))

	.dataa(\inst4|data2[20]~248_combout ),
	.datab(\inst4|registers[15][20]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers[14][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~249 .lut_mask = 16'hDA8A;
defparam \inst4|data2[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneii_lcell_comb \inst4|data2[20]~250 (
// Equation(s):
// \inst4|data2[20]~250_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[20]~247_combout  & (\inst4|data2[20]~249_combout )) # (!\inst4|data2[20]~247_combout  & ((\inst4|data2[20]~242_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[20]~247_combout ))))

	.dataa(\inst4|data2[20]~249_combout ),
	.datab(\inst4|data2[20]~242_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[20]~247_combout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~250 .lut_mask = 16'hAFC0;
defparam \inst4|data2[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N21
cycloneii_lcell_ff \inst4|registers[30][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][19]~regout ));

// Location: LCFF_X51_Y27_N17
cycloneii_lcell_ff \inst4|registers[25][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][19]~regout ));

// Location: LCFF_X56_Y23_N31
cycloneii_lcell_ff \inst4|registers[21][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][19]~regout ));

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \inst4|data1[19]~254 (
// Equation(s):
// \inst4|data1[19]~254_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[21][19]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][19]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[17][19]~regout ),
	.datac(\inst4|registers[21][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~254 .lut_mask = 16'hAAE4;
defparam \inst4|data1[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N11
cycloneii_lcell_ff \inst4|registers[29][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][19]~regout ));

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \inst4|data1[19]~255 (
// Equation(s):
// \inst4|data1[19]~255_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[19]~254_combout  & ((\inst4|registers[29][19]~regout ))) # (!\inst4|data1[19]~254_combout  & (\inst4|registers[25][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[19]~254_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[19]~254_combout ),
	.datac(\inst4|registers[25][19]~regout ),
	.datad(\inst4|registers[29][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~255 .lut_mask = 16'hEC64;
defparam \inst4|data1[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N19
cycloneii_lcell_ff \inst4|registers[20][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][19]~regout ));

// Location: LCFF_X63_Y28_N15
cycloneii_lcell_ff \inst4|registers[24][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][19]~regout ));

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \inst4|data1[19]~256 (
// Equation(s):
// \inst4|data1[19]~256_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[24][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][19]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][19]~regout ),
	.datad(\inst4|registers[16][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~256 .lut_mask = 16'hB9A8;
defparam \inst4|data1[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N29
cycloneii_lcell_ff \inst4|registers[28][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][19]~regout ));

// Location: LCCOMB_X62_Y28_N18
cycloneii_lcell_comb \inst4|data1[19]~257 (
// Equation(s):
// \inst4|data1[19]~257_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[19]~256_combout  & ((\inst4|registers[28][19]~regout ))) # (!\inst4|data1[19]~256_combout  & (\inst4|registers[20][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[19]~256_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[19]~256_combout ),
	.datac(\inst4|registers[20][19]~regout ),
	.datad(\inst4|registers[28][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~257 .lut_mask = 16'hEC64;
defparam \inst4|data1[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneii_lcell_comb \inst4|data1[19]~258 (
// Equation(s):
// \inst4|data1[19]~258_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[19]~255_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[19]~257_combout ))))

	.dataa(\inst4|data1[19]~257_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[19]~255_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~258 .lut_mask = 16'hFC22;
defparam \inst4|data1[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N5
cycloneii_lcell_ff \inst4|registers[19][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][19]~regout ));

// Location: LCCOMB_X63_Y22_N30
cycloneii_lcell_comb \inst4|data1[19]~262 (
// Equation(s):
// \inst4|data1[19]~262_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][19]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][19]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][19]~regout ),
	.datac(\inst4|registers[9][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~262 .lut_mask = 16'hFA44;
defparam \inst4|data1[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneii_lcell_comb \inst4|data1[19]~263 (
// Equation(s):
// \inst4|data1[19]~263_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[19]~262_combout  & (\inst4|registers[11][19]~regout )) # (!\inst4|data1[19]~262_combout  & ((\inst4|registers[10][19]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[19]~262_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][19]~regout ),
	.datac(\inst4|registers[10][19]~regout ),
	.datad(\inst4|data1[19]~262_combout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~263 .lut_mask = 16'hDDA0;
defparam \inst4|data1[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N9
cycloneii_lcell_ff \inst4|registers[5][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][19]~regout ));

// Location: LCFF_X54_Y28_N1
cycloneii_lcell_ff \inst4|registers[6][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][19]~regout ));

// Location: LCFF_X54_Y28_N3
cycloneii_lcell_ff \inst4|registers[4][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][19]~regout ));

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \inst4|data1[19]~264 (
// Equation(s):
// \inst4|data1[19]~264_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][19]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][19]~regout ),
	.datad(\inst4|registers[4][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~264 .lut_mask = 16'hB9A8;
defparam \inst4|data1[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N27
cycloneii_lcell_ff \inst4|registers[7][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][19]~regout ));

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \inst4|data1[19]~265 (
// Equation(s):
// \inst4|data1[19]~265_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[19]~264_combout  & ((\inst4|registers[7][19]~regout ))) # (!\inst4|data1[19]~264_combout  & (\inst4|registers[5][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[19]~264_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[19]~264_combout ),
	.datac(\inst4|registers[5][19]~regout ),
	.datad(\inst4|registers[7][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~265 .lut_mask = 16'hEC64;
defparam \inst4|data1[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N29
cycloneii_lcell_ff \inst4|registers[2][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][19]~regout ));

// Location: LCCOMB_X50_Y24_N30
cycloneii_lcell_comb \inst4|data1[19]~266 (
// Equation(s):
// \inst4|data1[19]~266_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][19]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[1][19]~regout ),
	.datac(\inst4|registers[0][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~266 .lut_mask = 16'hEE50;
defparam \inst4|data1[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N31
cycloneii_lcell_ff \inst4|registers[3][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][19]~regout ));

// Location: LCCOMB_X50_Y24_N28
cycloneii_lcell_comb \inst4|data1[19]~267 (
// Equation(s):
// \inst4|data1[19]~267_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[19]~266_combout  & ((\inst4|registers[3][19]~regout ))) # (!\inst4|data1[19]~266_combout  & (\inst4|registers[2][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[19]~266_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[19]~266_combout ),
	.datac(\inst4|registers[2][19]~regout ),
	.datad(\inst4|registers[3][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~267 .lut_mask = 16'hEC64;
defparam \inst4|data1[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \inst4|data1[19]~268 (
// Equation(s):
// \inst4|data1[19]~268_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[19]~265_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[19]~267_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[19]~265_combout ),
	.datac(\inst4|data1[19]~267_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~268 .lut_mask = 16'hEE50;
defparam \inst4|data1[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N21
cycloneii_lcell_ff \inst4|registers[13][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][19]~regout ));

// Location: LCCOMB_X58_Y30_N4
cycloneii_lcell_comb \inst4|data1[19]~269 (
// Equation(s):
// \inst4|data1[19]~269_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][19]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][19]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][19]~regout ),
	.datac(\inst4|registers[14][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~269 .lut_mask = 16'hAAE4;
defparam \inst4|data1[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \inst4|data1[19]~270 (
// Equation(s):
// \inst4|data1[19]~270_combout  = (\inst4|data1[19]~269_combout  & ((\inst4|registers[15][19]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[19]~269_combout  & (((\inst4|registers[13][19]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[19]~269_combout ),
	.datab(\inst4|registers[15][19]~regout ),
	.datac(\inst4|registers[13][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~270 .lut_mask = 16'hD8AA;
defparam \inst4|data1[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \inst4|data1[19]~271 (
// Equation(s):
// \inst4|data1[19]~271_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[19]~268_combout  & (\inst4|data1[19]~270_combout )) # (!\inst4|data1[19]~268_combout  & ((\inst4|data1[19]~263_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[19]~268_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[19]~268_combout ),
	.datac(\inst4|data1[19]~270_combout ),
	.datad(\inst4|data1[19]~263_combout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~271 .lut_mask = 16'hE6C4;
defparam \inst4|data1[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \inst4|data2[19]~252 (
// Equation(s):
// \inst4|data2[19]~252_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][19]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[26][19]~regout ),
	.datac(\inst4|registers[18][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~252 .lut_mask = 16'hEE50;
defparam \inst4|data2[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneii_lcell_comb \inst4|data2[19]~253 (
// Equation(s):
// \inst4|data2[19]~253_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[19]~252_combout  & (\inst4|registers[30][19]~regout )) # (!\inst4|data2[19]~252_combout  & ((\inst4|registers[22][19]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[19]~252_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[19]~252_combout ),
	.datac(\inst4|registers[30][19]~regout ),
	.datad(\inst4|registers[22][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~253 .lut_mask = 16'hE6C4;
defparam \inst4|data2[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneii_lcell_comb \inst4|data2[19]~254 (
// Equation(s):
// \inst4|data2[19]~254_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[21][19]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[17][19]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[21][19]~regout ),
	.datac(\inst4|registers[17][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~254 .lut_mask = 16'hAAD8;
defparam \inst4|data2[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \inst4|data2[19]~255 (
// Equation(s):
// \inst4|data2[19]~255_combout  = (\inst4|data2[19]~254_combout  & (((\inst4|registers[29][19]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[19]~254_combout  & (\inst4|registers[25][19]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][19]~regout ),
	.datab(\inst4|data2[19]~254_combout ),
	.datac(\inst4|registers[29][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~255 .lut_mask = 16'hE2CC;
defparam \inst4|data2[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \inst4|data2[19]~256 (
// Equation(s):
// \inst4|data2[19]~256_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][19]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][19]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][19]~regout ),
	.datac(\inst4|registers[16][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~256 .lut_mask = 16'hAAD8;
defparam \inst4|data2[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneii_lcell_comb \inst4|data2[19]~257 (
// Equation(s):
// \inst4|data2[19]~257_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[19]~256_combout  & (\inst4|registers[28][19]~regout )) # (!\inst4|data2[19]~256_combout  & ((\inst4|registers[20][19]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[19]~256_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[19]~256_combout ),
	.datac(\inst4|registers[28][19]~regout ),
	.datad(\inst4|registers[20][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~257 .lut_mask = 16'hE6C4;
defparam \inst4|data2[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \inst4|data2[19]~258 (
// Equation(s):
// \inst4|data2[19]~258_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[19]~255_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[19]~257_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[19]~257_combout ),
	.datac(\inst4|data2[19]~255_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~258 .lut_mask = 16'hFA44;
defparam \inst4|data2[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneii_lcell_comb \inst4|data2[19]~259 (
// Equation(s):
// \inst4|data2[19]~259_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][19]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[19][19]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][19]~regout ),
	.datac(\inst4|registers[19][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~259 .lut_mask = 16'hAAD8;
defparam \inst4|data2[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \inst4|data2[19]~260 (
// Equation(s):
// \inst4|data2[19]~260_combout  = (\inst4|data2[19]~259_combout  & (((\inst4|registers[31][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[19]~259_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][19]~regout ))))

	.dataa(\inst4|data2[19]~259_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][19]~regout ),
	.datad(\inst4|registers[27][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~260 .lut_mask = 16'hE6A2;
defparam \inst4|data2[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \inst4|data2[19]~261 (
// Equation(s):
// \inst4|data2[19]~261_combout  = (\inst4|data2[19]~258_combout  & (((\inst4|data2[19]~260_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[19]~258_combout  & (\inst4|data2[19]~253_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[19]~258_combout ),
	.datab(\inst4|data2[19]~253_combout ),
	.datac(\inst4|data2[19]~260_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~261 .lut_mask = 16'hE4AA;
defparam \inst4|data2[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \inst4|data2[19]~264 (
// Equation(s):
// \inst4|data2[19]~264_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][19]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][19]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[6][19]~regout ),
	.datac(\inst4|registers[4][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~264 .lut_mask = 16'hAAD8;
defparam \inst4|data2[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \inst4|data2[19]~265 (
// Equation(s):
// \inst4|data2[19]~265_combout  = (\inst4|data2[19]~264_combout  & (((\inst4|registers[7][19]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[19]~264_combout  & (\inst4|registers[5][19]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[19]~264_combout ),
	.datab(\inst4|registers[5][19]~regout ),
	.datac(\inst4|registers[7][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~265 .lut_mask = 16'hE4AA;
defparam \inst4|data2[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneii_lcell_comb \inst4|data2[19]~266 (
// Equation(s):
// \inst4|data2[19]~266_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[1][19]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][19]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[0][19]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[1][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~266 .lut_mask = 16'hCCE2;
defparam \inst4|data2[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneii_lcell_comb \inst4|data2[19]~267 (
// Equation(s):
// \inst4|data2[19]~267_combout  = (\inst4|data2[19]~266_combout  & (((\inst4|registers[3][19]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[19]~266_combout  & (\inst4|registers[2][19]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[19]~266_combout ),
	.datab(\inst4|registers[2][19]~regout ),
	.datac(\inst4|registers[3][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~267 .lut_mask = 16'hE4AA;
defparam \inst4|data2[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \inst4|data2[19]~268 (
// Equation(s):
// \inst4|data2[19]~268_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[19]~265_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[19]~267_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[19]~267_combout ),
	.datac(\inst4|data2[19]~265_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~268 .lut_mask = 16'hAAE4;
defparam \inst4|data2[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N9
cycloneii_lcell_ff \inst4|registers[21][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][18]~regout ));

// Location: LCFF_X63_Y27_N15
cycloneii_lcell_ff \inst4|registers[25][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][18]~regout ));

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \inst4|data1[18]~273 (
// Equation(s):
// \inst4|data1[18]~273_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][18]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][18]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~273 .lut_mask = 16'hCCE2;
defparam \inst4|data1[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N19
cycloneii_lcell_ff \inst4|registers[29][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][18]~regout ));

// Location: LCCOMB_X61_Y30_N8
cycloneii_lcell_comb \inst4|data1[18]~274 (
// Equation(s):
// \inst4|data1[18]~274_combout  = (\inst4|data1[18]~273_combout  & ((\inst4|registers[29][18]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[18]~273_combout  & (((\inst4|registers[21][18]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[18]~273_combout ),
	.datab(\inst4|registers[29][18]~regout ),
	.datac(\inst4|registers[21][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~274 .lut_mask = 16'hD8AA;
defparam \inst4|data1[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N5
cycloneii_lcell_ff \inst4|registers[26][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][18]~regout ));

// Location: LCFF_X54_Y29_N17
cycloneii_lcell_ff \inst4|registers[22][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][18]~regout ));

// Location: LCFF_X54_Y29_N3
cycloneii_lcell_ff \inst4|registers[18][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][18]~regout ));

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \inst4|data1[18]~275 (
// Equation(s):
// \inst4|data1[18]~275_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[22][18]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][18]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][18]~regout ),
	.datad(\inst4|registers[18][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~275 .lut_mask = 16'hD9C8;
defparam \inst4|data1[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N23
cycloneii_lcell_ff \inst4|registers[30][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][18]~regout ));

// Location: LCCOMB_X53_Y29_N4
cycloneii_lcell_comb \inst4|data1[18]~276 (
// Equation(s):
// \inst4|data1[18]~276_combout  = (\inst4|data1[18]~275_combout  & ((\inst4|registers[30][18]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[18]~275_combout  & (((\inst4|registers[26][18]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[18]~275_combout ),
	.datab(\inst4|registers[30][18]~regout ),
	.datac(\inst4|registers[26][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~276 .lut_mask = 16'hD8AA;
defparam \inst4|data1[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N29
cycloneii_lcell_ff \inst4|registers[24][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][18]~regout ));

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \inst4|registers[20][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][18]~regout ));

// Location: LCCOMB_X62_Y26_N22
cycloneii_lcell_comb \inst4|data1[18]~277 (
// Equation(s):
// \inst4|data1[18]~277_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[20][18]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[16][18]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][18]~regout ),
	.datad(\inst4|registers[16][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~277 .lut_mask = 16'hB9A8;
defparam \inst4|data1[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N23
cycloneii_lcell_ff \inst4|registers[28][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][18]~regout ));

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \inst4|data1[18]~278 (
// Equation(s):
// \inst4|data1[18]~278_combout  = (\inst4|data1[18]~277_combout  & (((\inst4|registers[28][18]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[18]~277_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][18]~regout )))

	.dataa(\inst4|data1[18]~277_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][18]~regout ),
	.datad(\inst4|registers[28][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~278 .lut_mask = 16'hEA62;
defparam \inst4|data1[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneii_lcell_comb \inst4|data1[18]~279 (
// Equation(s):
// \inst4|data1[18]~279_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[18]~276_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[18]~278_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[18]~278_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[18]~276_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~279 .lut_mask = 16'hCCE2;
defparam \inst4|data1[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N23
cycloneii_lcell_ff \inst4|registers[23][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][18]~regout ));

// Location: LCFF_X52_Y25_N21
cycloneii_lcell_ff \inst4|registers[27][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][18]~regout ));

// Location: LCFF_X59_Y21_N17
cycloneii_lcell_ff \inst4|registers[19][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][18]~regout ));

// Location: LCCOMB_X52_Y25_N20
cycloneii_lcell_comb \inst4|data1[18]~280 (
// Equation(s):
// \inst4|data1[18]~280_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][18]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][18]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~280 .lut_mask = 16'hCCE2;
defparam \inst4|data1[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneii_lcell_comb \inst4|data1[18]~281 (
// Equation(s):
// \inst4|data1[18]~281_combout  = (\inst4|data1[18]~280_combout  & ((\inst4|registers[31][18]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[18]~280_combout  & (((\inst4|registers[23][18]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][18]~regout ),
	.datab(\inst4|data1[18]~280_combout ),
	.datac(\inst4|registers[23][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~281 .lut_mask = 16'hB8CC;
defparam \inst4|data1[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneii_lcell_comb \inst4|data1[18]~282 (
// Equation(s):
// \inst4|data1[18]~282_combout  = (\inst4|data1[18]~279_combout  & (((\inst4|data1[18]~281_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[18]~279_combout  & (\inst4|data1[18]~274_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[18]~274_combout ),
	.datab(\inst4|data1[18]~279_combout ),
	.datac(\inst4|data1[18]~281_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~282 .lut_mask = 16'hE2CC;
defparam \inst4|data1[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N21
cycloneii_lcell_ff \inst4|registers[6][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][18]~regout ));

// Location: LCFF_X56_Y27_N13
cycloneii_lcell_ff \inst4|registers[5][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][18]~regout ));

// Location: LCFF_X56_Y27_N7
cycloneii_lcell_ff \inst4|registers[4][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][18]~regout ));

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \inst4|data1[18]~283 (
// Equation(s):
// \inst4|data1[18]~283_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][18]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][18]~regout ))))

	.dataa(\inst4|registers[4][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[5][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~283 .lut_mask = 16'hFC22;
defparam \inst4|data1[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N23
cycloneii_lcell_ff \inst4|registers[7][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][18]~regout ));

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \inst4|data1[18]~284 (
// Equation(s):
// \inst4|data1[18]~284_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[18]~283_combout  & ((\inst4|registers[7][18]~regout ))) # (!\inst4|data1[18]~283_combout  & (\inst4|registers[6][18]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[18]~283_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[18]~283_combout ),
	.datac(\inst4|registers[6][18]~regout ),
	.datad(\inst4|registers[7][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~284 .lut_mask = 16'hEC64;
defparam \inst4|data1[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N19
cycloneii_lcell_ff \inst4|registers[10][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][18]~regout ));

// Location: LCCOMB_X62_Y24_N18
cycloneii_lcell_comb \inst4|data1[18]~285 (
// Equation(s):
// \inst4|data1[18]~285_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][18]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][18]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][18]~regout ),
	.datac(\inst4|registers[10][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~285 .lut_mask = 16'hFA44;
defparam \inst4|data1[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N15
cycloneii_lcell_ff \inst4|registers[11][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][18]~regout ));

// Location: LCCOMB_X61_Y23_N28
cycloneii_lcell_comb \inst4|data1[18]~286 (
// Equation(s):
// \inst4|data1[18]~286_combout  = (\inst4|data1[18]~285_combout  & ((\inst4|registers[11][18]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[18]~285_combout  & (((\inst4|registers[9][18]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[11][18]~regout ),
	.datab(\inst4|data1[18]~285_combout ),
	.datac(\inst4|registers[9][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~286 .lut_mask = 16'hB8CC;
defparam \inst4|data1[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N1
cycloneii_lcell_ff \inst4|registers[2][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][18]~regout ));

// Location: LCCOMB_X51_Y22_N0
cycloneii_lcell_comb \inst4|data1[18]~287 (
// Equation(s):
// \inst4|data1[18]~287_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][18]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][18]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~287 .lut_mask = 16'hCCE2;
defparam \inst4|data1[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N31
cycloneii_lcell_ff \inst4|registers[3][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][18]~regout ));

// Location: LCCOMB_X58_Y22_N30
cycloneii_lcell_comb \inst4|data1[18]~288 (
// Equation(s):
// \inst4|data1[18]~288_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[18]~287_combout  & ((\inst4|registers[3][18]~regout ))) # (!\inst4|data1[18]~287_combout  & (\inst4|registers[1][18]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[18]~287_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[1][18]~regout ),
	.datac(\inst4|registers[3][18]~regout ),
	.datad(\inst4|data1[18]~287_combout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~288 .lut_mask = 16'hF588;
defparam \inst4|data1[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneii_lcell_comb \inst4|data1[18]~289 (
// Equation(s):
// \inst4|data1[18]~289_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[18]~286_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[18]~288_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[18]~288_combout ),
	.datac(\inst4|data1[18]~286_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~289 .lut_mask = 16'hAAE4;
defparam \inst4|data1[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N31
cycloneii_lcell_ff \inst4|registers[14][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][18]~regout ));

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \inst4|registers[13][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][18]~regout ));

// Location: LCFF_X53_Y27_N5
cycloneii_lcell_ff \inst4|registers[12][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][18]~regout ));

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \inst4|data1[18]~290 (
// Equation(s):
// \inst4|data1[18]~290_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][18]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][18]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][18]~regout ),
	.datac(\inst4|registers[13][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~290 .lut_mask = 16'hFA44;
defparam \inst4|data1[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N31
cycloneii_lcell_ff \inst4|registers[15][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[18]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][18]~regout ));

// Location: LCCOMB_X58_Y30_N30
cycloneii_lcell_comb \inst4|data1[18]~291 (
// Equation(s):
// \inst4|data1[18]~291_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[18]~290_combout  & (\inst4|registers[15][18]~regout )) # (!\inst4|data1[18]~290_combout  & ((\inst4|registers[14][18]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[18]~290_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[15][18]~regout ),
	.datac(\inst4|registers[14][18]~regout ),
	.datad(\inst4|data1[18]~290_combout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~291 .lut_mask = 16'hDDA0;
defparam \inst4|data1[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneii_lcell_comb \inst4|data1[18]~292 (
// Equation(s):
// \inst4|data1[18]~292_combout  = (\inst4|data1[18]~289_combout  & (((\inst4|data1[18]~291_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[18]~289_combout  & (\inst4|data1[18]~284_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[18]~289_combout ),
	.datab(\inst4|data1[18]~284_combout ),
	.datac(\inst4|data1[18]~291_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~292 .lut_mask = 16'hE4AA;
defparam \inst4|data1[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneii_lcell_comb \inst4|data1[18]~293 (
// Equation(s):
// \inst4|data1[18]~293_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[18]~282_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[18]~292_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[18]~292_combout ),
	.datab(\inst4|data1[18]~282_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~293 .lut_mask = 16'hCC0A;
defparam \inst4|data1[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \inst4|data2[18]~273 (
// Equation(s):
// \inst4|data2[18]~273_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][18]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][18]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][18]~regout ),
	.datac(\inst4|registers[17][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~273 .lut_mask = 16'hAAD8;
defparam \inst4|data2[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneii_lcell_comb \inst4|data2[18]~274 (
// Equation(s):
// \inst4|data2[18]~274_combout  = (\inst4|data2[18]~273_combout  & (((\inst4|registers[29][18]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[18]~273_combout  & (\inst4|registers[21][18]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[18]~273_combout ),
	.datab(\inst4|registers[21][18]~regout ),
	.datac(\inst4|registers[29][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~274 .lut_mask = 16'hE4AA;
defparam \inst4|data2[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneii_lcell_comb \inst4|data2[18]~275 (
// Equation(s):
// \inst4|data2[18]~275_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][18]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][18]~regout )))))

	.dataa(\inst4|registers[22][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~275 .lut_mask = 16'hEE30;
defparam \inst4|data2[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneii_lcell_comb \inst4|data2[18]~276 (
// Equation(s):
// \inst4|data2[18]~276_combout  = (\inst4|data2[18]~275_combout  & (((\inst4|registers[30][18]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[18]~275_combout  & (\inst4|registers[26][18]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[18]~275_combout ),
	.datab(\inst4|registers[26][18]~regout ),
	.datac(\inst4|registers[30][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~276 .lut_mask = 16'hE4AA;
defparam \inst4|data2[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \inst4|data2[18]~277 (
// Equation(s):
// \inst4|data2[18]~277_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][18]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][18]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][18]~regout ),
	.datac(\inst4|registers[16][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~277 .lut_mask = 16'hAAD8;
defparam \inst4|data2[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \inst4|data2[18]~278 (
// Equation(s):
// \inst4|data2[18]~278_combout  = (\inst4|data2[18]~277_combout  & (((\inst4|registers[28][18]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[18]~277_combout  & (\inst4|registers[24][18]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[18]~277_combout ),
	.datab(\inst4|registers[24][18]~regout ),
	.datac(\inst4|registers[28][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~278 .lut_mask = 16'hE4AA;
defparam \inst4|data2[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneii_lcell_comb \inst4|data2[18]~279 (
// Equation(s):
// \inst4|data2[18]~279_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[18]~276_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[18]~278_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[18]~278_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[18]~276_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~279 .lut_mask = 16'hCCE2;
defparam \inst4|data2[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneii_lcell_comb \inst4|data2[18]~280 (
// Equation(s):
// \inst4|data2[18]~280_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][18]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][18]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[27][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~280 .lut_mask = 16'hCCB8;
defparam \inst4|data2[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneii_lcell_comb \inst4|data2[18]~281 (
// Equation(s):
// \inst4|data2[18]~281_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[18]~280_combout  & (\inst4|registers[31][18]~regout )) # (!\inst4|data2[18]~280_combout  & ((\inst4|registers[23][18]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[18]~280_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[18]~280_combout ),
	.datac(\inst4|registers[31][18]~regout ),
	.datad(\inst4|registers[23][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~281 .lut_mask = 16'hE6C4;
defparam \inst4|data2[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneii_lcell_comb \inst4|data2[18]~282 (
// Equation(s):
// \inst4|data2[18]~282_combout  = (\inst4|data2[18]~279_combout  & (((\inst4|data2[18]~281_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[18]~279_combout  & (\inst4|data2[18]~274_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[18]~274_combout ),
	.datab(\inst4|data2[18]~281_combout ),
	.datac(\inst4|data2[18]~279_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~282 .lut_mask = 16'hCAF0;
defparam \inst4|data2[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \inst4|data2[18]~283 (
// Equation(s):
// \inst4|data2[18]~283_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][18]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][18]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][18]~regout ),
	.datad(\inst4|registers[5][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~283 .lut_mask = 16'hDC98;
defparam \inst4|data2[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \inst4|data2[18]~284 (
// Equation(s):
// \inst4|data2[18]~284_combout  = (\inst4|data2[18]~283_combout  & (((\inst4|registers[7][18]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[18]~283_combout  & (\inst4|registers[6][18]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[6][18]~regout ),
	.datab(\inst4|data2[18]~283_combout ),
	.datac(\inst4|registers[7][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~284 .lut_mask = 16'hE2CC;
defparam \inst4|data2[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneii_lcell_comb \inst4|data2[18]~285 (
// Equation(s):
// \inst4|data2[18]~285_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][18]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[8][18]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[8][18]~regout ),
	.datad(\inst4|registers[10][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~285 .lut_mask = 16'hDC98;
defparam \inst4|data2[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneii_lcell_comb \inst4|data2[18]~286 (
// Equation(s):
// \inst4|data2[18]~286_combout  = (\inst4|data2[18]~285_combout  & (((\inst4|registers[11][18]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[18]~285_combout  & (\inst4|registers[9][18]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[18]~285_combout ),
	.datab(\inst4|registers[9][18]~regout ),
	.datac(\inst4|registers[11][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~286 .lut_mask = 16'hE4AA;
defparam \inst4|data2[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
cycloneii_lcell_comb \inst4|data2[18]~287 (
// Equation(s):
// \inst4|data2[18]~287_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][18]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][18]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][18]~regout ),
	.datac(\inst4|registers[0][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~287 .lut_mask = 16'hAAD8;
defparam \inst4|data2[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneii_lcell_comb \inst4|data2[18]~288 (
// Equation(s):
// \inst4|data2[18]~288_combout  = (\inst4|data2[18]~287_combout  & ((\inst4|registers[3][18]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[18]~287_combout  & (((\inst4|registers[1][18]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[18]~287_combout ),
	.datab(\inst4|registers[3][18]~regout ),
	.datac(\inst4|registers[1][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~288 .lut_mask = 16'hD8AA;
defparam \inst4|data2[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneii_lcell_comb \inst4|data2[18]~289 (
// Equation(s):
// \inst4|data2[18]~289_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[18]~286_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[18]~288_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[18]~288_combout ),
	.datac(\inst4|data2[18]~286_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~289 .lut_mask = 16'hFA44;
defparam \inst4|data2[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \inst4|data2[18]~290 (
// Equation(s):
// \inst4|data2[18]~290_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[13][18]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[12][18]~regout )))))

	.dataa(\inst4|registers[13][18]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][18]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~290 .lut_mask = 16'hEE30;
defparam \inst4|data2[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneii_lcell_comb \inst4|data2[18]~291 (
// Equation(s):
// \inst4|data2[18]~291_combout  = (\inst4|data2[18]~290_combout  & (((\inst4|registers[15][18]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[18]~290_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[14][18]~regout )))

	.dataa(\inst4|data2[18]~290_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[14][18]~regout ),
	.datad(\inst4|registers[15][18]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~291 .lut_mask = 16'hEA62;
defparam \inst4|data2[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneii_lcell_comb \inst4|data2[18]~292 (
// Equation(s):
// \inst4|data2[18]~292_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[18]~289_combout  & ((\inst4|data2[18]~291_combout ))) # (!\inst4|data2[18]~289_combout  & (\inst4|data2[18]~284_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[18]~289_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[18]~284_combout ),
	.datac(\inst4|data2[18]~289_combout ),
	.datad(\inst4|data2[18]~291_combout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~292 .lut_mask = 16'hF858;
defparam \inst4|data2[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneii_lcell_comb \inst4|data2[18]~293 (
// Equation(s):
// \inst4|data2[18]~293_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[18]~282_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|data2[18]~292_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[18]~292_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[18]~282_combout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~293 .lut_mask = 16'hF404;
defparam \inst4|data2[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N9
cycloneii_lcell_ff \inst4|registers[22][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][17]~regout ));

// Location: LCFF_X53_Y24_N17
cycloneii_lcell_ff \inst4|registers[26][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][17]~regout ));

// Location: LCFF_X53_Y24_N19
cycloneii_lcell_ff \inst4|registers[18][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][17]~regout ));

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \inst4|data1[17]~294 (
// Equation(s):
// \inst4|data1[17]~294_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[26][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][17]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[26][17]~regout ),
	.datad(\inst4|registers[18][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~294 .lut_mask = 16'hB9A8;
defparam \inst4|data1[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N11
cycloneii_lcell_ff \inst4|registers[30][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][17]~regout ));

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \inst4|data1[17]~295 (
// Equation(s):
// \inst4|data1[17]~295_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[17]~294_combout  & (\inst4|registers[30][17]~regout )) # (!\inst4|data1[17]~294_combout  & ((\inst4|registers[22][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[17]~294_combout ))))

	.dataa(\inst4|registers[30][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][17]~regout ),
	.datad(\inst4|data1[17]~294_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~295 .lut_mask = 16'hBBC0;
defparam \inst4|data1[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \inst4|data1[17]~298 (
// Equation(s):
// \inst4|data1[17]~298_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][17]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][17]~regout ))))

	.dataa(\inst4|registers[16][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~298 .lut_mask = 16'hFC22;
defparam \inst4|data1[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneii_lcell_comb \inst4|data1[17]~304 (
// Equation(s):
// \inst4|data1[17]~304_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][17]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][17]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][17]~regout ),
	.datac(\inst4|registers[9][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~304 .lut_mask = 16'hFA44;
defparam \inst4|data1[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneii_lcell_comb \inst4|data1[17]~305 (
// Equation(s):
// \inst4|data1[17]~305_combout  = (\inst4|data1[17]~304_combout  & ((\inst4|registers[11][17]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[17]~304_combout  & (((\inst4|registers[10][17]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[11][17]~regout ),
	.datab(\inst4|data1[17]~304_combout ),
	.datac(\inst4|registers[10][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~305 .lut_mask = 16'hB8CC;
defparam \inst4|data1[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N5
cycloneii_lcell_ff \inst4|registers[5][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][17]~regout ));

// Location: LCFF_X57_Y24_N31
cycloneii_lcell_ff \inst4|registers[6][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][17]~regout ));

// Location: LCFF_X56_Y24_N13
cycloneii_lcell_ff \inst4|registers[4][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][17]~regout ));

// Location: LCCOMB_X57_Y24_N30
cycloneii_lcell_comb \inst4|data1[17]~306 (
// Equation(s):
// \inst4|data1[17]~306_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][17]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][17]~regout ))))

	.dataa(\inst4|registers[4][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~306 .lut_mask = 16'hFC22;
defparam \inst4|data1[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N23
cycloneii_lcell_ff \inst4|registers[7][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][17]~regout ));

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \inst4|data1[17]~307 (
// Equation(s):
// \inst4|data1[17]~307_combout  = (\inst4|data1[17]~306_combout  & ((\inst4|registers[7][17]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[17]~306_combout  & (((\inst4|registers[5][17]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[17]~306_combout ),
	.datab(\inst4|registers[7][17]~regout ),
	.datac(\inst4|registers[5][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~307 .lut_mask = 16'hD8AA;
defparam \inst4|data1[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N25
cycloneii_lcell_ff \inst4|registers[2][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][17]~regout ));

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \inst4|data1[17]~308 (
// Equation(s):
// \inst4|data1[17]~308_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][17]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][17]~regout )))))

	.dataa(\inst4|registers[1][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[0][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~308 .lut_mask = 16'hEE30;
defparam \inst4|data1[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N11
cycloneii_lcell_ff \inst4|registers[3][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][17]~regout ));

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \inst4|data1[17]~309 (
// Equation(s):
// \inst4|data1[17]~309_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[17]~308_combout  & (\inst4|registers[3][17]~regout )) # (!\inst4|data1[17]~308_combout  & ((\inst4|registers[2][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[17]~308_combout ))))

	.dataa(\inst4|registers[3][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][17]~regout ),
	.datad(\inst4|data1[17]~308_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~309 .lut_mask = 16'hBBC0;
defparam \inst4|data1[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneii_lcell_comb \inst4|data1[17]~310 (
// Equation(s):
// \inst4|data1[17]~310_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[17]~307_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[17]~309_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[17]~307_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[17]~309_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~310 .lut_mask = 16'hE5E0;
defparam \inst4|data1[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneii_lcell_comb \inst4|data1[17]~311 (
// Equation(s):
// \inst4|data1[17]~311_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][17]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][17]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~311 .lut_mask = 16'hCCE2;
defparam \inst4|data1[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneii_lcell_comb \inst4|data1[17]~312 (
// Equation(s):
// \inst4|data1[17]~312_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[17]~311_combout  & (\inst4|registers[15][17]~regout )) # (!\inst4|data1[17]~311_combout  & ((\inst4|registers[13][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[17]~311_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[15][17]~regout ),
	.datac(\inst4|registers[13][17]~regout ),
	.datad(\inst4|data1[17]~311_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~312 .lut_mask = 16'hDDA0;
defparam \inst4|data1[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneii_lcell_comb \inst4|data1[17]~313 (
// Equation(s):
// \inst4|data1[17]~313_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[17]~310_combout  & (\inst4|data1[17]~312_combout )) # (!\inst4|data1[17]~310_combout  & ((\inst4|data1[17]~305_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[17]~310_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[17]~312_combout ),
	.datac(\inst4|data1[17]~305_combout ),
	.datad(\inst4|data1[17]~310_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~313 .lut_mask = 16'hDDA0;
defparam \inst4|data1[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \inst4|data2[17]~294 (
// Equation(s):
// \inst4|data2[17]~294_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][17]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][17]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[26][17]~regout ),
	.datac(\inst4|registers[18][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~294 .lut_mask = 16'hAAD8;
defparam \inst4|data2[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneii_lcell_comb \inst4|data2[17]~295 (
// Equation(s):
// \inst4|data2[17]~295_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[17]~294_combout  & ((\inst4|registers[30][17]~regout ))) # (!\inst4|data2[17]~294_combout  & (\inst4|registers[22][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[17]~294_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][17]~regout ),
	.datac(\inst4|registers[30][17]~regout ),
	.datad(\inst4|data2[17]~294_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~295 .lut_mask = 16'hF588;
defparam \inst4|data2[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
cycloneii_lcell_comb \inst4|data2[17]~296 (
// Equation(s):
// \inst4|data2[17]~296_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[21][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][17]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][17]~regout ),
	.datad(\inst4|registers[21][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~296 .lut_mask = 16'hBA98;
defparam \inst4|data2[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \inst4|data2[17]~297 (
// Equation(s):
// \inst4|data2[17]~297_combout  = (\inst4|data2[17]~296_combout  & (((\inst4|registers[29][17]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[17]~296_combout  & (\inst4|registers[25][17]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[17]~296_combout ),
	.datab(\inst4|registers[25][17]~regout ),
	.datac(\inst4|registers[29][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~297 .lut_mask = 16'hE4AA;
defparam \inst4|data2[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneii_lcell_comb \inst4|data2[17]~301 (
// Equation(s):
// \inst4|data2[17]~301_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][17]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][17]~regout )))))

	.dataa(\inst4|registers[23][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~301 .lut_mask = 16'hEE30;
defparam \inst4|data2[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \inst4|data2[17]~306 (
// Equation(s):
// \inst4|data2[17]~306_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][17]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][17]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][17]~regout ),
	.datac(\inst4|registers[4][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~306 .lut_mask = 16'hEE50;
defparam \inst4|data2[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \inst4|data2[17]~307 (
// Equation(s):
// \inst4|data2[17]~307_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[17]~306_combout  & ((\inst4|registers[7][17]~regout ))) # (!\inst4|data2[17]~306_combout  & (\inst4|registers[5][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[17]~306_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[5][17]~regout ),
	.datac(\inst4|registers[7][17]~regout ),
	.datad(\inst4|data2[17]~306_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~307 .lut_mask = 16'hF588;
defparam \inst4|data2[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \inst4|data2[17]~308 (
// Equation(s):
// \inst4|data2[17]~308_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][17]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][17]~regout ))))

	.dataa(\inst4|registers[0][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~308 .lut_mask = 16'hFC22;
defparam \inst4|data2[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \inst4|data2[17]~309 (
// Equation(s):
// \inst4|data2[17]~309_combout  = (\inst4|data2[17]~308_combout  & (((\inst4|registers[3][17]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[17]~308_combout  & (\inst4|registers[2][17]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][17]~regout ),
	.datab(\inst4|data2[17]~308_combout ),
	.datac(\inst4|registers[3][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~309 .lut_mask = 16'hE2CC;
defparam \inst4|data2[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneii_lcell_comb \inst4|data2[17]~310 (
// Equation(s):
// \inst4|data2[17]~310_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[17]~307_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[17]~309_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[17]~307_combout ),
	.datac(\inst4|data2[17]~309_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~310 .lut_mask = 16'hEE50;
defparam \inst4|data2[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N9
cycloneii_lcell_ff \inst4|registers[29][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][16]~regout ));

// Location: LCFF_X54_Y24_N29
cycloneii_lcell_ff \inst4|registers[22][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][16]~regout ));

// Location: LCFF_X53_Y24_N15
cycloneii_lcell_ff \inst4|registers[18][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][16]~regout ));

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \inst4|data1[16]~317 (
// Equation(s):
// \inst4|data1[16]~317_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][16]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][16]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[18][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~317 .lut_mask = 16'hCCE2;
defparam \inst4|data1[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \inst4|data1[16]~318 (
// Equation(s):
// \inst4|data1[16]~318_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[16]~317_combout  & ((\inst4|registers[30][16]~regout ))) # (!\inst4|data1[16]~317_combout  & (\inst4|registers[26][16]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[16]~317_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[16]~317_combout ),
	.datac(\inst4|registers[26][16]~regout ),
	.datad(\inst4|registers[30][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~318 .lut_mask = 16'hEC64;
defparam \inst4|data1[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N17
cycloneii_lcell_ff \inst4|registers[24][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][16]~regout ));

// Location: LCFF_X57_Y25_N27
cycloneii_lcell_ff \inst4|registers[20][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][16]~regout ));

// Location: LCCOMB_X57_Y25_N26
cycloneii_lcell_comb \inst4|data1[16]~319 (
// Equation(s):
// \inst4|data1[16]~319_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][16]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][16]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][16]~regout ),
	.datac(\inst4|registers[20][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~319 .lut_mask = 16'hFA44;
defparam \inst4|data1[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N19
cycloneii_lcell_ff \inst4|registers[28][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][16]~regout ));

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \inst4|data1[16]~320 (
// Equation(s):
// \inst4|data1[16]~320_combout  = (\inst4|data1[16]~319_combout  & (((\inst4|registers[28][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[16]~319_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][16]~regout )))

	.dataa(\inst4|data1[16]~319_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][16]~regout ),
	.datad(\inst4|registers[28][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~320 .lut_mask = 16'hEA62;
defparam \inst4|data1[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneii_lcell_comb \inst4|data1[16]~321 (
// Equation(s):
// \inst4|data1[16]~321_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[16]~318_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[16]~320_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[16]~318_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[16]~320_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~321 .lut_mask = 16'hCCB8;
defparam \inst4|data1[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N7
cycloneii_lcell_ff \inst4|registers[10][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][16]~regout ));

// Location: LCCOMB_X62_Y24_N6
cycloneii_lcell_comb \inst4|data1[16]~327 (
// Equation(s):
// \inst4|data1[16]~327_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][16]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][16]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][16]~regout ),
	.datac(\inst4|registers[10][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~327 .lut_mask = 16'hFA44;
defparam \inst4|data1[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N11
cycloneii_lcell_ff \inst4|registers[11][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][16]~regout ));

// Location: LCCOMB_X63_Y22_N6
cycloneii_lcell_comb \inst4|data1[16]~328 (
// Equation(s):
// \inst4|data1[16]~328_combout  = (\inst4|data1[16]~327_combout  & ((\inst4|registers[11][16]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[16]~327_combout  & (((\inst4|registers[9][16]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[16]~327_combout ),
	.datab(\inst4|registers[11][16]~regout ),
	.datac(\inst4|registers[9][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~328 .lut_mask = 16'hD8AA;
defparam \inst4|data1[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N17
cycloneii_lcell_ff \inst4|registers[14][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][16]~regout ));

// Location: LCFF_X58_Y30_N27
cycloneii_lcell_ff \inst4|registers[13][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][16]~regout ));

// Location: LCCOMB_X58_Y30_N26
cycloneii_lcell_comb \inst4|data1[16]~332 (
// Equation(s):
// \inst4|data1[16]~332_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[13][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[12][16]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][16]~regout ),
	.datad(\inst4|registers[12][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~332 .lut_mask = 16'hD9C8;
defparam \inst4|data1[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneii_lcell_comb \inst4|data1[16]~333 (
// Equation(s):
// \inst4|data1[16]~333_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[16]~332_combout  & (\inst4|registers[15][16]~regout )) # (!\inst4|data1[16]~332_combout  & ((\inst4|registers[14][16]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[16]~332_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[15][16]~regout ),
	.datac(\inst4|registers[14][16]~regout ),
	.datad(\inst4|data1[16]~332_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~333 .lut_mask = 16'hDDA0;
defparam \inst4|data1[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneii_lcell_comb \inst4|data2[16]~315 (
// Equation(s):
// \inst4|data2[16]~315_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][16]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[25][16]~regout ),
	.datac(\inst4|registers[17][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~315 .lut_mask = 16'hEE50;
defparam \inst4|data2[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneii_lcell_comb \inst4|data2[16]~316 (
// Equation(s):
// \inst4|data2[16]~316_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[16]~315_combout  & (\inst4|registers[29][16]~regout )) # (!\inst4|data2[16]~315_combout  & ((\inst4|registers[21][16]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[16]~315_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[16]~315_combout ),
	.datac(\inst4|registers[29][16]~regout ),
	.datad(\inst4|registers[21][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~316 .lut_mask = 16'hE6C4;
defparam \inst4|data2[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneii_lcell_comb \inst4|data2[16]~317 (
// Equation(s):
// \inst4|data2[16]~317_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][16]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[22][16]~regout ),
	.datac(\inst4|registers[18][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~317 .lut_mask = 16'hEE50;
defparam \inst4|data2[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \inst4|data2[16]~319 (
// Equation(s):
// \inst4|data2[16]~319_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][16]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][16]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][16]~regout ),
	.datac(\inst4|registers[16][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~319 .lut_mask = 16'hAAD8;
defparam \inst4|data2[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneii_lcell_comb \inst4|data2[16]~320 (
// Equation(s):
// \inst4|data2[16]~320_combout  = (\inst4|data2[16]~319_combout  & (((\inst4|registers[28][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[16]~319_combout  & (\inst4|registers[24][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][16]~regout ),
	.datab(\inst4|data2[16]~319_combout ),
	.datac(\inst4|registers[28][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~320 .lut_mask = 16'hE2CC;
defparam \inst4|data2[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneii_lcell_comb \inst4|data2[16]~327 (
// Equation(s):
// \inst4|data2[16]~327_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][16]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[8][16]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[8][16]~regout ),
	.datad(\inst4|registers[10][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~327 .lut_mask = 16'hDC98;
defparam \inst4|data2[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneii_lcell_comb \inst4|data2[16]~328 (
// Equation(s):
// \inst4|data2[16]~328_combout  = (\inst4|data2[16]~327_combout  & (((\inst4|registers[11][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[16]~327_combout  & (\inst4|registers[9][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[9][16]~regout ),
	.datab(\inst4|data2[16]~327_combout ),
	.datac(\inst4|registers[11][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~328 .lut_mask = 16'hE2CC;
defparam \inst4|data2[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N6
cycloneii_lcell_comb \inst4|data2[16]~329 (
// Equation(s):
// \inst4|data2[16]~329_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[2][16]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][16]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][16]~regout ),
	.datad(\inst4|registers[2][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~329 .lut_mask = 16'hBA98;
defparam \inst4|data2[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneii_lcell_comb \inst4|data2[16]~330 (
// Equation(s):
// \inst4|data2[16]~330_combout  = (\inst4|data2[16]~329_combout  & ((\inst4|registers[3][16]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[16]~329_combout  & (((\inst4|registers[1][16]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[16]~329_combout ),
	.datab(\inst4|registers[3][16]~regout ),
	.datac(\inst4|registers[1][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~330 .lut_mask = 16'hD8AA;
defparam \inst4|data2[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneii_lcell_comb \inst4|data2[16]~331 (
// Equation(s):
// \inst4|data2[16]~331_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[16]~328_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[16]~330_combout )))))

	.dataa(\inst4|data2[16]~328_combout ),
	.datab(\inst4|data2[16]~330_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~331 .lut_mask = 16'hFA0C;
defparam \inst4|data2[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N9
cycloneii_lcell_ff \inst4|registers[25][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][15]~regout ));

// Location: LCFF_X51_Y23_N11
cycloneii_lcell_ff \inst4|registers[21][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][15]~regout ));

// Location: LCCOMB_X51_Y23_N10
cycloneii_lcell_comb \inst4|data1[15]~338 (
// Equation(s):
// \inst4|data1[15]~338_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][15]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][15]~regout ),
	.datad(\inst4|registers[17][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~338 .lut_mask = 16'hD9C8;
defparam \inst4|data1[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N3
cycloneii_lcell_ff \inst4|registers[29][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][15]~regout ));

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \inst4|data1[15]~339 (
// Equation(s):
// \inst4|data1[15]~339_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[15]~338_combout  & (\inst4|registers[29][15]~regout )) # (!\inst4|data1[15]~338_combout  & ((\inst4|registers[25][15]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[15]~338_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][15]~regout ),
	.datac(\inst4|registers[25][15]~regout ),
	.datad(\inst4|data1[15]~338_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~339 .lut_mask = 16'hDDA0;
defparam \inst4|data1[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneii_lcell_comb \inst4|data1[15]~340 (
// Equation(s):
// \inst4|data1[15]~340_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][15]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][15]~regout ))))

	.dataa(\inst4|registers[16][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~340 .lut_mask = 16'hFC22;
defparam \inst4|data1[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneii_lcell_comb \inst4|data1[15]~341 (
// Equation(s):
// \inst4|data1[15]~341_combout  = (\inst4|data1[15]~340_combout  & ((\inst4|registers[28][15]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[15]~340_combout  & (((\inst4|registers[20][15]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[28][15]~regout ),
	.datab(\inst4|data1[15]~340_combout ),
	.datac(\inst4|registers[20][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~341 .lut_mask = 16'hB8CC;
defparam \inst4|data1[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneii_lcell_comb \inst4|data1[15]~342 (
// Equation(s):
// \inst4|data1[15]~342_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[15]~339_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[15]~341_combout ))))

	.dataa(\inst4|data1[15]~341_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|data1[15]~339_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~342 .lut_mask = 16'hF2C2;
defparam \inst4|data1[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneii_lcell_comb \inst4|data1[15]~346 (
// Equation(s):
// \inst4|data1[15]~346_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][15]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][15]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][15]~regout ),
	.datac(\inst4|registers[9][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~346 .lut_mask = 16'hFA44;
defparam \inst4|data1[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneii_lcell_comb \inst4|data1[15]~347 (
// Equation(s):
// \inst4|data1[15]~347_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[15]~346_combout  & (\inst4|registers[11][15]~regout )) # (!\inst4|data1[15]~346_combout  & ((\inst4|registers[10][15]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[15]~346_combout ))))

	.dataa(\inst4|registers[11][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][15]~regout ),
	.datad(\inst4|data1[15]~346_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~347 .lut_mask = 16'hBBC0;
defparam \inst4|data1[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N25
cycloneii_lcell_ff \inst4|registers[6][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][15]~regout ));

// Location: LCFF_X56_Y24_N15
cycloneii_lcell_ff \inst4|registers[4][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][15]~regout ));

// Location: LCCOMB_X57_Y24_N24
cycloneii_lcell_comb \inst4|data1[15]~348 (
// Equation(s):
// \inst4|data1[15]~348_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][15]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][15]~regout ))))

	.dataa(\inst4|registers[4][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~348 .lut_mask = 16'hFC22;
defparam \inst4|data1[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N7
cycloneii_lcell_ff \inst4|registers[3][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][15]~regout ));

// Location: LCCOMB_X58_Y29_N22
cycloneii_lcell_comb \inst4|data2[15]~336 (
// Equation(s):
// \inst4|data2[15]~336_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][15]~regout )))))

	.dataa(\inst4|registers[26][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~336 .lut_mask = 16'hEE30;
defparam \inst4|data2[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneii_lcell_comb \inst4|data2[15]~338 (
// Equation(s):
// \inst4|data2[15]~338_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[21][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][15]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][15]~regout ),
	.datad(\inst4|registers[21][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~338 .lut_mask = 16'hBA98;
defparam \inst4|data2[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \inst4|data2[15]~339 (
// Equation(s):
// \inst4|data2[15]~339_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[15]~338_combout  & ((\inst4|registers[29][15]~regout ))) # (!\inst4|data2[15]~338_combout  & (\inst4|registers[25][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[15]~338_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][15]~regout ),
	.datac(\inst4|registers[29][15]~regout ),
	.datad(\inst4|data2[15]~338_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~339 .lut_mask = 16'hF588;
defparam \inst4|data2[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneii_lcell_comb \inst4|data2[15]~348 (
// Equation(s):
// \inst4|data2[15]~348_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][15]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][15]~regout ),
	.datac(\inst4|registers[4][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~348 .lut_mask = 16'hEE50;
defparam \inst4|data2[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneii_lcell_comb \inst4|data2[15]~349 (
// Equation(s):
// \inst4|data2[15]~349_combout  = (\inst4|data2[15]~348_combout  & (((\inst4|registers[7][15]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[15]~348_combout  & (\inst4|registers[5][15]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[5][15]~regout ),
	.datab(\inst4|data2[15]~348_combout ),
	.datac(\inst4|registers[7][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~349 .lut_mask = 16'hE2CC;
defparam \inst4|data2[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneii_lcell_comb \inst4|data2[15]~350 (
// Equation(s):
// \inst4|data2[15]~350_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][15]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][15]~regout ))))

	.dataa(\inst4|registers[0][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~350 .lut_mask = 16'hFC22;
defparam \inst4|data2[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \inst4|data2[15]~351 (
// Equation(s):
// \inst4|data2[15]~351_combout  = (\inst4|data2[15]~350_combout  & (((\inst4|registers[3][15]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[15]~350_combout  & (\inst4|registers[2][15]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][15]~regout ),
	.datab(\inst4|data2[15]~350_combout ),
	.datac(\inst4|registers[3][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~351 .lut_mask = 16'hE2CC;
defparam \inst4|data2[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneii_lcell_comb \inst4|data2[15]~352 (
// Equation(s):
// \inst4|data2[15]~352_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|data2[15]~349_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[15]~351_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|data2[15]~351_combout ),
	.datad(\inst4|data2[15]~349_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~352 .lut_mask = 16'hBA98;
defparam \inst4|data2[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N13
cycloneii_lcell_ff \inst4|registers[25][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][14]~regout ));

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \inst4|data1[14]~357 (
// Equation(s):
// \inst4|data1[14]~357_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][14]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][14]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][14]~regout ),
	.datac(\inst4|registers[25][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~357 .lut_mask = 16'hAAE4;
defparam \inst4|data1[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N3
cycloneii_lcell_ff \inst4|registers[18][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][14]~regout ));

// Location: LCFF_X62_Y25_N25
cycloneii_lcell_ff \inst4|registers[24][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][14]~regout ));

// Location: LCFF_X57_Y25_N23
cycloneii_lcell_ff \inst4|registers[20][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][14]~regout ));

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \inst4|data1[14]~361 (
// Equation(s):
// \inst4|data1[14]~361_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[20][14]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][14]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][14]~regout ),
	.datad(\inst4|registers[16][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~361 .lut_mask = 16'hD9C8;
defparam \inst4|data1[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N13
cycloneii_lcell_ff \inst4|registers[28][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][14]~regout ));

// Location: LCCOMB_X62_Y25_N24
cycloneii_lcell_comb \inst4|data1[14]~362 (
// Equation(s):
// \inst4|data1[14]~362_combout  = (\inst4|data1[14]~361_combout  & (((\inst4|registers[28][14]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[14]~361_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][14]~regout )))

	.dataa(\inst4|data1[14]~361_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][14]~regout ),
	.datad(\inst4|registers[28][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~362 .lut_mask = 16'hEA62;
defparam \inst4|data1[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N27
cycloneii_lcell_ff \inst4|registers[23][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][14]~regout ));

// Location: LCFF_X52_Y23_N25
cycloneii_lcell_ff \inst4|registers[27][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][14]~regout ));

// Location: LCFF_X52_Y23_N27
cycloneii_lcell_ff \inst4|registers[19][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][14]~regout ));

// Location: LCCOMB_X52_Y23_N24
cycloneii_lcell_comb \inst4|data1[14]~364 (
// Equation(s):
// \inst4|data1[14]~364_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][14]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][14]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[19][14]~regout ),
	.datac(\inst4|registers[27][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~364 .lut_mask = 16'hFA44;
defparam \inst4|data1[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneii_lcell_comb \inst4|data1[14]~365 (
// Equation(s):
// \inst4|data1[14]~365_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[14]~364_combout  & (\inst4|registers[31][14]~regout )) # (!\inst4|data1[14]~364_combout  & ((\inst4|registers[23][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[14]~364_combout ))))

	.dataa(\inst4|registers[31][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[23][14]~regout ),
	.datad(\inst4|data1[14]~364_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~365 .lut_mask = 16'hBBC0;
defparam \inst4|data1[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N17
cycloneii_lcell_ff \inst4|registers[5][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][14]~regout ));

// Location: LCFF_X56_Y26_N3
cycloneii_lcell_ff \inst4|registers[4][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][14]~regout ));

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \inst4|data1[14]~367 (
// Equation(s):
// \inst4|data1[14]~367_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][14]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][14]~regout ))))

	.dataa(\inst4|registers[4][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[5][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~367 .lut_mask = 16'hFC22;
defparam \inst4|data1[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneii_lcell_comb \inst4|data1[14]~368 (
// Equation(s):
// \inst4|data1[14]~368_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[14]~367_combout  & (\inst4|registers[7][14]~regout )) # (!\inst4|data1[14]~367_combout  & ((\inst4|registers[6][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[14]~367_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[7][14]~regout ),
	.datac(\inst4|registers[6][14]~regout ),
	.datad(\inst4|data1[14]~367_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~368 .lut_mask = 16'hDDA0;
defparam \inst4|data1[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneii_lcell_comb \inst4|data1[14]~369 (
// Equation(s):
// \inst4|data1[14]~369_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][14]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][14]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][14]~regout ),
	.datad(\inst4|registers[8][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~369 .lut_mask = 16'hB9A8;
defparam \inst4|data1[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneii_lcell_comb \inst4|data1[14]~370 (
// Equation(s):
// \inst4|data1[14]~370_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[14]~369_combout  & (\inst4|registers[11][14]~regout )) # (!\inst4|data1[14]~369_combout  & ((\inst4|registers[9][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[14]~369_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[11][14]~regout ),
	.datac(\inst4|registers[9][14]~regout ),
	.datad(\inst4|data1[14]~369_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~370 .lut_mask = 16'hDDA0;
defparam \inst4|data1[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N25
cycloneii_lcell_ff \inst4|registers[2][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][14]~regout ));

// Location: LCCOMB_X51_Y22_N24
cycloneii_lcell_comb \inst4|data1[14]~371 (
// Equation(s):
// \inst4|data1[14]~371_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][14]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][14]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~371 .lut_mask = 16'hCCE2;
defparam \inst4|data1[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N3
cycloneii_lcell_ff \inst4|registers[3][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][14]~regout ));

// Location: LCCOMB_X58_Y22_N2
cycloneii_lcell_comb \inst4|data1[14]~372 (
// Equation(s):
// \inst4|data1[14]~372_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[14]~371_combout  & (\inst4|registers[3][14]~regout )) # (!\inst4|data1[14]~371_combout  & ((\inst4|registers[1][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[14]~371_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[14]~371_combout ),
	.datac(\inst4|registers[3][14]~regout ),
	.datad(\inst4|registers[1][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~372 .lut_mask = 16'hE6C4;
defparam \inst4|data1[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneii_lcell_comb \inst4|data1[14]~373 (
// Equation(s):
// \inst4|data1[14]~373_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[14]~370_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[14]~372_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[14]~370_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[14]~372_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~373 .lut_mask = 16'hCCB8;
defparam \inst4|data1[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N23
cycloneii_lcell_ff \inst4|registers[14][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][14]~regout ));

// Location: LCFF_X53_Y27_N15
cycloneii_lcell_ff \inst4|registers[13][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][14]~regout ));

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \inst4|registers[12][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][14]~regout ));

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \inst4|data1[14]~374 (
// Equation(s):
// \inst4|data1[14]~374_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][14]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][14]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][14]~regout ),
	.datac(\inst4|registers[13][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~374 .lut_mask = 16'hFA44;
defparam \inst4|data1[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N25
cycloneii_lcell_ff \inst4|registers[15][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][14]~regout ));

// Location: LCCOMB_X57_Y23_N22
cycloneii_lcell_comb \inst4|data1[14]~375 (
// Equation(s):
// \inst4|data1[14]~375_combout  = (\inst4|data1[14]~374_combout  & ((\inst4|registers[15][14]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[14]~374_combout  & (((\inst4|registers[14][14]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[15][14]~regout ),
	.datab(\inst4|data1[14]~374_combout ),
	.datac(\inst4|registers[14][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~375 .lut_mask = 16'hB8CC;
defparam \inst4|data1[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneii_lcell_comb \inst4|data1[14]~376 (
// Equation(s):
// \inst4|data1[14]~376_combout  = (\inst4|data1[14]~373_combout  & (((\inst4|data1[14]~375_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[14]~373_combout  & (\inst4|data1[14]~368_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[14]~373_combout ),
	.datab(\inst4|data1[14]~368_combout ),
	.datac(\inst4|data1[14]~375_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~376 .lut_mask = 16'hE4AA;
defparam \inst4|data1[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneii_lcell_comb \inst4|data2[14]~357 (
// Equation(s):
// \inst4|data2[14]~357_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][14]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][14]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[25][14]~regout ),
	.datac(\inst4|registers[17][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~357 .lut_mask = 16'hEE50;
defparam \inst4|data2[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneii_lcell_comb \inst4|data2[14]~358 (
// Equation(s):
// \inst4|data2[14]~358_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[14]~357_combout  & (\inst4|registers[29][14]~regout )) # (!\inst4|data2[14]~357_combout  & ((\inst4|registers[21][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[14]~357_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[14]~357_combout ),
	.datac(\inst4|registers[29][14]~regout ),
	.datad(\inst4|registers[21][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~358 .lut_mask = 16'hE6C4;
defparam \inst4|data2[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \inst4|data2[14]~359 (
// Equation(s):
// \inst4|data2[14]~359_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][14]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][14]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[22][14]~regout ),
	.datac(\inst4|registers[18][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~359 .lut_mask = 16'hEE50;
defparam \inst4|data2[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \inst4|data2[14]~360 (
// Equation(s):
// \inst4|data2[14]~360_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[14]~359_combout  & ((\inst4|registers[30][14]~regout ))) # (!\inst4|data2[14]~359_combout  & (\inst4|registers[26][14]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[14]~359_combout ))))

	.dataa(\inst4|registers[26][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[30][14]~regout ),
	.datad(\inst4|data2[14]~359_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~360 .lut_mask = 16'hF388;
defparam \inst4|data2[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneii_lcell_comb \inst4|data2[14]~361 (
// Equation(s):
// \inst4|data2[14]~361_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][14]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][14]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][14]~regout ),
	.datac(\inst4|registers[16][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~361 .lut_mask = 16'hAAD8;
defparam \inst4|data2[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \inst4|data2[14]~362 (
// Equation(s):
// \inst4|data2[14]~362_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[14]~361_combout  & ((\inst4|registers[28][14]~regout ))) # (!\inst4|data2[14]~361_combout  & (\inst4|registers[24][14]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[14]~361_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][14]~regout ),
	.datac(\inst4|registers[28][14]~regout ),
	.datad(\inst4|data2[14]~361_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~362 .lut_mask = 16'hF588;
defparam \inst4|data2[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \inst4|data2[14]~363 (
// Equation(s):
// \inst4|data2[14]~363_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[14]~360_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[14]~362_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[14]~362_combout ),
	.datab(\inst4|data2[14]~360_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~363 .lut_mask = 16'hF0CA;
defparam \inst4|data2[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneii_lcell_comb \inst4|data2[14]~364 (
// Equation(s):
// \inst4|data2[14]~364_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][14]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][14]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[27][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~364 .lut_mask = 16'hCCB8;
defparam \inst4|data2[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneii_lcell_comb \inst4|data2[14]~365 (
// Equation(s):
// \inst4|data2[14]~365_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[14]~364_combout  & (\inst4|registers[31][14]~regout )) # (!\inst4|data2[14]~364_combout  & ((\inst4|registers[23][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[14]~364_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[14]~364_combout ),
	.datac(\inst4|registers[31][14]~regout ),
	.datad(\inst4|registers[23][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~365 .lut_mask = 16'hE6C4;
defparam \inst4|data2[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneii_lcell_comb \inst4|data2[14]~366 (
// Equation(s):
// \inst4|data2[14]~366_combout  = (\inst4|data2[14]~363_combout  & ((\inst4|data2[14]~365_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[14]~363_combout  & (((\inst4|data2[14]~358_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[14]~365_combout ),
	.datab(\inst4|data2[14]~363_combout ),
	.datac(\inst4|data2[14]~358_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~366 .lut_mask = 16'hB8CC;
defparam \inst4|data2[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneii_lcell_comb \inst4|data2[14]~367 (
// Equation(s):
// \inst4|data2[14]~367_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[5][14]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[4][14]~regout )))))

	.dataa(\inst4|registers[5][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~367 .lut_mask = 16'hEE30;
defparam \inst4|data2[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
cycloneii_lcell_comb \inst4|data2[14]~371 (
// Equation(s):
// \inst4|data2[14]~371_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][14]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][14]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][14]~regout ),
	.datac(\inst4|registers[0][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~371 .lut_mask = 16'hAAD8;
defparam \inst4|data2[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneii_lcell_comb \inst4|data2[14]~372 (
// Equation(s):
// \inst4|data2[14]~372_combout  = (\inst4|data2[14]~371_combout  & ((\inst4|registers[3][14]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[14]~371_combout  & (((\inst4|registers[1][14]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[14]~371_combout ),
	.datab(\inst4|registers[3][14]~regout ),
	.datac(\inst4|registers[1][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~372 .lut_mask = 16'hD8AA;
defparam \inst4|data2[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \inst4|data2[14]~374 (
// Equation(s):
// \inst4|data2[14]~374_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers[13][14]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][14]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][14]~regout ),
	.datad(\inst4|registers[13][14]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~374 .lut_mask = 16'hBA98;
defparam \inst4|data2[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneii_lcell_comb \inst4|data2[14]~375 (
// Equation(s):
// \inst4|data2[14]~375_combout  = (\inst4|data2[14]~374_combout  & (((\inst4|registers[15][14]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[14]~374_combout  & (\inst4|registers[14][14]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[14]~374_combout ),
	.datab(\inst4|registers[14][14]~regout ),
	.datac(\inst4|registers[15][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~375 .lut_mask = 16'hE4AA;
defparam \inst4|data2[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N23
cycloneii_lcell_ff \inst4|registers[22][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][13]~regout ));

// Location: LCFF_X53_Y24_N5
cycloneii_lcell_ff \inst4|registers[26][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][13]~regout ));

// Location: LCFF_X53_Y24_N7
cycloneii_lcell_ff \inst4|registers[18][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][13]~regout ));

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \inst4|data1[13]~378 (
// Equation(s):
// \inst4|data1[13]~378_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[26][13]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][13]~regout ))))

	.dataa(\inst4|registers[18][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[26][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~378 .lut_mask = 16'hFC22;
defparam \inst4|data1[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N25
cycloneii_lcell_ff \inst4|registers[30][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][13]~regout ));

// Location: LCCOMB_X54_Y24_N22
cycloneii_lcell_comb \inst4|data1[13]~379 (
// Equation(s):
// \inst4|data1[13]~379_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[13]~378_combout  & (\inst4|registers[30][13]~regout )) # (!\inst4|data1[13]~378_combout  & ((\inst4|registers[22][13]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[13]~378_combout ))))

	.dataa(\inst4|registers[30][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][13]~regout ),
	.datad(\inst4|data1[13]~378_combout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~379 .lut_mask = 16'hBBC0;
defparam \inst4|data1[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \inst4|registers[25][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][13]~regout ));

// Location: LCFF_X51_Y23_N9
cycloneii_lcell_ff \inst4|registers[21][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][13]~regout ));

// Location: LCCOMB_X51_Y23_N8
cycloneii_lcell_comb \inst4|data1[13]~380 (
// Equation(s):
// \inst4|data1[13]~380_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][13]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][13]~regout ),
	.datad(\inst4|registers[17][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~380 .lut_mask = 16'hD9C8;
defparam \inst4|data1[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N7
cycloneii_lcell_ff \inst4|registers[29][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][13]~regout ));

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \inst4|data1[13]~381 (
// Equation(s):
// \inst4|data1[13]~381_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[13]~380_combout  & ((\inst4|registers[29][13]~regout ))) # (!\inst4|data1[13]~380_combout  & (\inst4|registers[25][13]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[13]~380_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[13]~380_combout ),
	.datac(\inst4|registers[25][13]~regout ),
	.datad(\inst4|registers[29][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~381 .lut_mask = 16'hEC64;
defparam \inst4|data1[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N27
cycloneii_lcell_ff \inst4|registers[20][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][13]~regout ));

// Location: LCFF_X63_Y28_N19
cycloneii_lcell_ff \inst4|registers[24][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][13]~regout ));

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \inst4|data1[13]~382 (
// Equation(s):
// \inst4|data1[13]~382_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][13]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][13]~regout ))))

	.dataa(\inst4|registers[16][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~382 .lut_mask = 16'hFC22;
defparam \inst4|data1[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N21
cycloneii_lcell_ff \inst4|registers[28][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][13]~regout ));

// Location: LCCOMB_X62_Y28_N26
cycloneii_lcell_comb \inst4|data1[13]~383 (
// Equation(s):
// \inst4|data1[13]~383_combout  = (\inst4|data1[13]~382_combout  & ((\inst4|registers[28][13]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[13]~382_combout  & (((\inst4|registers[20][13]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[28][13]~regout ),
	.datab(\inst4|data1[13]~382_combout ),
	.datac(\inst4|registers[20][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~383 .lut_mask = 16'hB8CC;
defparam \inst4|data1[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneii_lcell_comb \inst4|data1[13]~384 (
// Equation(s):
// \inst4|data1[13]~384_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[13]~381_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[13]~383_combout ))))

	.dataa(\inst4|data1[13]~383_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[13]~381_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~384 .lut_mask = 16'hFC22;
defparam \inst4|data1[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N31
cycloneii_lcell_ff \inst4|registers[27][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][13]~regout ));

// Location: LCFF_X53_Y25_N5
cycloneii_lcell_ff \inst4|registers[23][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][13]~regout ));

// Location: LCFF_X53_Y25_N31
cycloneii_lcell_ff \inst4|registers[19][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][13]~regout ));

// Location: LCCOMB_X53_Y25_N4
cycloneii_lcell_comb \inst4|data1[13]~385 (
// Equation(s):
// \inst4|data1[13]~385_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][13]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][13]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[19][13]~regout ),
	.datac(\inst4|registers[23][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~385 .lut_mask = 16'hFA44;
defparam \inst4|data1[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneii_lcell_comb \inst4|data1[13]~386 (
// Equation(s):
// \inst4|data1[13]~386_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[13]~385_combout  & ((\inst4|registers[31][13]~regout ))) # (!\inst4|data1[13]~385_combout  & (\inst4|registers[27][13]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[13]~385_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[13]~385_combout ),
	.datac(\inst4|registers[27][13]~regout ),
	.datad(\inst4|registers[31][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~386 .lut_mask = 16'hEC64;
defparam \inst4|data1[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneii_lcell_comb \inst4|data1[13]~387 (
// Equation(s):
// \inst4|data1[13]~387_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[13]~384_combout  & ((\inst4|data1[13]~386_combout ))) # (!\inst4|data1[13]~384_combout  & (\inst4|data1[13]~379_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[13]~384_combout ))))

	.dataa(\inst4|data1[13]~379_combout ),
	.datab(\inst4|data1[13]~386_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[13]~384_combout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~387 .lut_mask = 16'hCFA0;
defparam \inst4|data1[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N7
cycloneii_lcell_ff \inst4|registers[11][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][13]~regout ));

// Location: LCCOMB_X57_Y24_N10
cycloneii_lcell_comb \inst4|data1[13]~390 (
// Equation(s):
// \inst4|data1[13]~390_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[6][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[4][13]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[6][13]~regout ),
	.datad(\inst4|registers[4][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~390 .lut_mask = 16'hD9C8;
defparam \inst4|data1[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N21
cycloneii_lcell_ff \inst4|registers[14][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][13]~regout ));

// Location: LCFF_X52_Y30_N15
cycloneii_lcell_ff \inst4|registers[12][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][13]~regout ));

// Location: LCCOMB_X52_Y30_N20
cycloneii_lcell_comb \inst4|data1[13]~395 (
// Equation(s):
// \inst4|data1[13]~395_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][13]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][13]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~395 .lut_mask = 16'hCCE2;
defparam \inst4|data1[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \inst4|data2[13]~378 (
// Equation(s):
// \inst4|data2[13]~378_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][13]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][13]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[26][13]~regout ),
	.datac(\inst4|registers[18][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~378 .lut_mask = 16'hAAD8;
defparam \inst4|data2[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \inst4|data2[13]~379 (
// Equation(s):
// \inst4|data2[13]~379_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[13]~378_combout  & (\inst4|registers[30][13]~regout )) # (!\inst4|data2[13]~378_combout  & ((\inst4|registers[22][13]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[13]~378_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[13]~378_combout ),
	.datac(\inst4|registers[30][13]~regout ),
	.datad(\inst4|registers[22][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~379 .lut_mask = 16'hE6C4;
defparam \inst4|data2[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneii_lcell_comb \inst4|data2[13]~380 (
// Equation(s):
// \inst4|data2[13]~380_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][13]~regout )))))

	.dataa(\inst4|registers[21][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~380 .lut_mask = 16'hEE30;
defparam \inst4|data2[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \inst4|data2[13]~381 (
// Equation(s):
// \inst4|data2[13]~381_combout  = (\inst4|data2[13]~380_combout  & (((\inst4|registers[29][13]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[13]~380_combout  & (\inst4|registers[25][13]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][13]~regout ),
	.datab(\inst4|data2[13]~380_combout ),
	.datac(\inst4|registers[29][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~381 .lut_mask = 16'hE2CC;
defparam \inst4|data2[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneii_lcell_comb \inst4|data2[13]~382 (
// Equation(s):
// \inst4|data2[13]~382_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][13]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][13]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][13]~regout ),
	.datac(\inst4|registers[16][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~382 .lut_mask = 16'hAAD8;
defparam \inst4|data2[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneii_lcell_comb \inst4|data2[13]~383 (
// Equation(s):
// \inst4|data2[13]~383_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[13]~382_combout  & ((\inst4|registers[28][13]~regout ))) # (!\inst4|data2[13]~382_combout  & (\inst4|registers[20][13]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[13]~382_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][13]~regout ),
	.datac(\inst4|registers[28][13]~regout ),
	.datad(\inst4|data2[13]~382_combout ),
	.cin(gnd),
	.combout(\inst4|data2[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~383 .lut_mask = 16'hF588;
defparam \inst4|data2[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \inst4|data2[13]~384 (
// Equation(s):
// \inst4|data2[13]~384_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[13]~381_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[13]~383_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[13]~383_combout ),
	.datac(\inst4|data2[13]~381_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~384 .lut_mask = 16'hFA44;
defparam \inst4|data2[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneii_lcell_comb \inst4|data2[13]~385 (
// Equation(s):
// \inst4|data2[13]~385_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][13]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][13]~regout ),
	.datac(\inst4|registers[19][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~385 .lut_mask = 16'hEE50;
defparam \inst4|data2[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \inst4|data2[13]~386 (
// Equation(s):
// \inst4|data2[13]~386_combout  = (\inst4|data2[13]~385_combout  & (((\inst4|registers[31][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[13]~385_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][13]~regout ))))

	.dataa(\inst4|data2[13]~385_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][13]~regout ),
	.datad(\inst4|registers[27][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~386 .lut_mask = 16'hE6A2;
defparam \inst4|data2[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \inst4|data2[13]~387 (
// Equation(s):
// \inst4|data2[13]~387_combout  = (\inst4|data2[13]~384_combout  & ((\inst4|data2[13]~386_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[13]~384_combout  & (((\inst4|data2[13]~379_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[13]~384_combout ),
	.datab(\inst4|data2[13]~386_combout ),
	.datac(\inst4|data2[13]~379_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~387 .lut_mask = 16'hD8AA;
defparam \inst4|data2[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneii_lcell_comb \inst4|data2[13]~388 (
// Equation(s):
// \inst4|data2[13]~388_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][13]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][13]~regout ),
	.datac(\inst4|registers[8][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~388 .lut_mask = 16'hEE50;
defparam \inst4|data2[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneii_lcell_comb \inst4|data2[13]~389 (
// Equation(s):
// \inst4|data2[13]~389_combout  = (\inst4|data2[13]~388_combout  & (((\inst4|registers[11][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[13]~388_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][13]~regout ))))

	.dataa(\inst4|data2[13]~388_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[11][13]~regout ),
	.datad(\inst4|registers[10][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~389 .lut_mask = 16'hE6A2;
defparam \inst4|data2[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \inst4|data2[13]~392 (
// Equation(s):
// \inst4|data2[13]~392_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][13]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][13]~regout ))))

	.dataa(\inst4|registers[0][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~392 .lut_mask = 16'hFC22;
defparam \inst4|data2[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \inst4|data2[13]~393 (
// Equation(s):
// \inst4|data2[13]~393_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[13]~392_combout  & ((\inst4|registers[3][13]~regout ))) # (!\inst4|data2[13]~392_combout  & (\inst4|registers[2][13]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[13]~392_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][13]~regout ),
	.datac(\inst4|registers[3][13]~regout ),
	.datad(\inst4|data2[13]~392_combout ),
	.cin(gnd),
	.combout(\inst4|data2[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~393 .lut_mask = 16'hF588;
defparam \inst4|data2[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneii_lcell_comb \inst4|data2[13]~395 (
// Equation(s):
// \inst4|data2[13]~395_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][13]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][13]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][13]~regout ),
	.datac(\inst4|registers[12][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~395 .lut_mask = 16'hAAD8;
defparam \inst4|data2[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N17
cycloneii_lcell_ff \inst4|registers[25][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][12]~regout ));

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \inst4|data1[12]~399 (
// Equation(s):
// \inst4|data1[12]~399_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][12]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][12]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][12]~regout ),
	.datac(\inst4|registers[25][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~399 .lut_mask = 16'hAAE4;
defparam \inst4|data1[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneii_lcell_comb \inst4|data1[12]~400 (
// Equation(s):
// \inst4|data1[12]~400_combout  = (\inst4|data1[12]~399_combout  & (((\inst4|registers[29][12]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|data1[12]~399_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][12]~regout )))

	.dataa(\inst4|data1[12]~399_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][12]~regout ),
	.datad(\inst4|registers[29][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~400 .lut_mask = 16'hEA62;
defparam \inst4|data1[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \inst4|data1[12]~401 (
// Equation(s):
// \inst4|data1[12]~401_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[22][12]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][12]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][12]~regout ),
	.datad(\inst4|registers[18][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~401 .lut_mask = 16'hD9C8;
defparam \inst4|data1[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N7
cycloneii_lcell_ff \inst4|registers[19][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][12]~regout ));

// Location: LCCOMB_X60_Y26_N10
cycloneii_lcell_comb \inst4|data2[12]~403 (
// Equation(s):
// \inst4|data2[12]~403_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][12]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][12]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][12]~regout ),
	.datac(\inst4|registers[16][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~403 .lut_mask = 16'hAAD8;
defparam \inst4|data2[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \inst4|data2[12]~404 (
// Equation(s):
// \inst4|data2[12]~404_combout  = (\inst4|data2[12]~403_combout  & (((\inst4|registers[28][12]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[12]~403_combout  & (\inst4|registers[24][12]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][12]~regout ),
	.datab(\inst4|data2[12]~403_combout ),
	.datac(\inst4|registers[28][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~404 .lut_mask = 16'hE2CC;
defparam \inst4|data2[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneii_lcell_comb \inst4|data2[12]~406 (
// Equation(s):
// \inst4|data2[12]~406_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][12]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][12]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][12]~regout ),
	.datac(\inst4|registers[19][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~406 .lut_mask = 16'hEE50;
defparam \inst4|data2[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneii_lcell_comb \inst4|data2[12]~407 (
// Equation(s):
// \inst4|data2[12]~407_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[12]~406_combout  & (\inst4|registers[31][12]~regout )) # (!\inst4|data2[12]~406_combout  & ((\inst4|registers[23][12]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[12]~406_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[12]~406_combout ),
	.datac(\inst4|registers[31][12]~regout ),
	.datad(\inst4|registers[23][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~407 .lut_mask = 16'hE6C4;
defparam \inst4|data2[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \inst4|data2[12]~409 (
// Equation(s):
// \inst4|data2[12]~409_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][12]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][12]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][12]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~409 .lut_mask = 16'hCCB8;
defparam \inst4|data2[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \inst4|data2[12]~410 (
// Equation(s):
// \inst4|data2[12]~410_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[12]~409_combout  & (\inst4|registers[7][12]~regout )) # (!\inst4|data2[12]~409_combout  & ((\inst4|registers[6][12]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[12]~409_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[12]~409_combout ),
	.datac(\inst4|registers[7][12]~regout ),
	.datad(\inst4|registers[6][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~410 .lut_mask = 16'hE6C4;
defparam \inst4|data2[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneii_lcell_comb \inst4|data2[12]~411 (
// Equation(s):
// \inst4|data2[12]~411_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][12]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][12]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][12]~regout ),
	.datac(\inst4|registers[8][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~411 .lut_mask = 16'hAAD8;
defparam \inst4|data2[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneii_lcell_comb \inst4|data2[12]~412 (
// Equation(s):
// \inst4|data2[12]~412_combout  = (\inst4|data2[12]~411_combout  & (((\inst4|registers[11][12]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[12]~411_combout  & (\inst4|registers[9][12]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[9][12]~regout ),
	.datab(\inst4|data2[12]~411_combout ),
	.datac(\inst4|registers[11][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~412 .lut_mask = 16'hE2CC;
defparam \inst4|data2[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N22
cycloneii_lcell_comb \inst4|data2[12]~413 (
// Equation(s):
// \inst4|data2[12]~413_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][12]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][12]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][12]~regout ),
	.datac(\inst4|registers[0][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~413 .lut_mask = 16'hAAD8;
defparam \inst4|data2[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneii_lcell_comb \inst4|data2[12]~414 (
// Equation(s):
// \inst4|data2[12]~414_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[12]~413_combout  & (\inst4|registers[3][12]~regout )) # (!\inst4|data2[12]~413_combout  & ((\inst4|registers[1][12]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[12]~413_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[3][12]~regout ),
	.datac(\inst4|registers[1][12]~regout ),
	.datad(\inst4|data2[12]~413_combout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~414 .lut_mask = 16'hDDA0;
defparam \inst4|data2[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \inst4|data2[12]~415 (
// Equation(s):
// \inst4|data2[12]~415_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[12]~412_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[12]~414_combout )))))

	.dataa(\inst4|data2[12]~412_combout ),
	.datab(\inst4|data2[12]~414_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~415 .lut_mask = 16'hFA0C;
defparam \inst4|data2[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneii_lcell_comb \inst4|data2[12]~416 (
// Equation(s):
// \inst4|data2[12]~416_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[13][12]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[12][12]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[13][12]~regout ),
	.datac(\inst4|registers[12][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~416 .lut_mask = 16'hEE50;
defparam \inst4|data2[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \inst4|data2[12]~417 (
// Equation(s):
// \inst4|data2[12]~417_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[12]~416_combout  & ((\inst4|registers[15][12]~regout ))) # (!\inst4|data2[12]~416_combout  & (\inst4|registers[14][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[12]~416_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[12]~416_combout ),
	.datac(\inst4|registers[14][12]~regout ),
	.datad(\inst4|registers[15][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~417 .lut_mask = 16'hEC64;
defparam \inst4|data2[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \inst4|data2[12]~418 (
// Equation(s):
// \inst4|data2[12]~418_combout  = (\inst4|data2[12]~415_combout  & ((\inst4|data2[12]~417_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[12]~415_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & \inst4|data2[12]~410_combout ))))

	.dataa(\inst4|data2[12]~417_combout ),
	.datab(\inst4|data2[12]~415_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[12]~410_combout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~418 .lut_mask = 16'hBC8C;
defparam \inst4|data2[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N1
cycloneii_lcell_ff \inst4|registers[22][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][11]~regout ));

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \inst4|data1[11]~420 (
// Equation(s):
// \inst4|data1[11]~420_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[26][11]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][11]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[26][11]~regout ),
	.datad(\inst4|registers[18][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~420 .lut_mask = 16'hB9A8;
defparam \inst4|data1[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneii_lcell_comb \inst4|data1[11]~421 (
// Equation(s):
// \inst4|data1[11]~421_combout  = (\inst4|data1[11]~420_combout  & ((\inst4|registers[30][11]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[11]~420_combout  & (((\inst4|registers[22][11]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[30][11]~regout ),
	.datab(\inst4|data1[11]~420_combout ),
	.datac(\inst4|registers[22][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~421 .lut_mask = 16'hB8CC;
defparam \inst4|data1[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N25
cycloneii_lcell_ff \inst4|registers[25][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][11]~regout ));

// Location: LCFF_X50_Y27_N15
cycloneii_lcell_ff \inst4|registers[21][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][11]~regout ));

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \inst4|data1[11]~422 (
// Equation(s):
// \inst4|data1[11]~422_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[21][11]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[17][11]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[21][11]~regout ),
	.datad(\inst4|registers[17][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~422 .lut_mask = 16'hB9A8;
defparam \inst4|data1[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N19
cycloneii_lcell_ff \inst4|registers[29][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][11]~regout ));

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \inst4|data1[11]~423 (
// Equation(s):
// \inst4|data1[11]~423_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[11]~422_combout  & (\inst4|registers[29][11]~regout )) # (!\inst4|data1[11]~422_combout  & ((\inst4|registers[25][11]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[11]~422_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][11]~regout ),
	.datac(\inst4|registers[25][11]~regout ),
	.datad(\inst4|data1[11]~422_combout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~423 .lut_mask = 16'hDDA0;
defparam \inst4|data1[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N17
cycloneii_lcell_ff \inst4|registers[20][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][11]~regout ));

// Location: LCFF_X62_Y25_N29
cycloneii_lcell_ff \inst4|registers[24][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][11]~regout ));

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \inst4|data1[11]~424 (
// Equation(s):
// \inst4|data1[11]~424_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][11]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][11]~regout ))))

	.dataa(\inst4|registers[16][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~424 .lut_mask = 16'hFC22;
defparam \inst4|data1[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N3
cycloneii_lcell_ff \inst4|registers[28][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][11]~regout ));

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \inst4|data1[11]~425 (
// Equation(s):
// \inst4|data1[11]~425_combout  = (\inst4|data1[11]~424_combout  & (((\inst4|registers[28][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|data1[11]~424_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[20][11]~regout )))

	.dataa(\inst4|data1[11]~424_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][11]~regout ),
	.datad(\inst4|registers[28][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~425 .lut_mask = 16'hEA62;
defparam \inst4|data1[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \inst4|data1[11]~426 (
// Equation(s):
// \inst4|data1[11]~426_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[11]~423_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[11]~425_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[11]~423_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|data1[11]~425_combout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~426 .lut_mask = 16'hE5E0;
defparam \inst4|data1[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N11
cycloneii_lcell_ff \inst4|registers[23][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][11]~regout ));

// Location: LCFF_X53_Y25_N9
cycloneii_lcell_ff \inst4|registers[19][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][11]~regout ));

// Location: LCCOMB_X52_Y25_N10
cycloneii_lcell_comb \inst4|data1[11]~427 (
// Equation(s):
// \inst4|data1[11]~427_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][11]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][11]~regout ))))

	.dataa(\inst4|registers[19][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~427 .lut_mask = 16'hFC22;
defparam \inst4|data1[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneii_lcell_comb \inst4|data1[11]~428 (
// Equation(s):
// \inst4|data1[11]~428_combout  = (\inst4|data1[11]~427_combout  & (((\inst4|registers[31][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[11]~427_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[27][11]~regout )))

	.dataa(\inst4|data1[11]~427_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][11]~regout ),
	.datad(\inst4|registers[31][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~428 .lut_mask = 16'hEA62;
defparam \inst4|data1[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \inst4|data1[11]~429 (
// Equation(s):
// \inst4|data1[11]~429_combout  = (\inst4|data1[11]~426_combout  & (((\inst4|data1[11]~428_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[11]~426_combout  & (\inst4|data1[11]~421_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[11]~421_combout ),
	.datab(\inst4|data1[11]~428_combout ),
	.datac(\inst4|data1[11]~426_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~429 .lut_mask = 16'hCAF0;
defparam \inst4|data1[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N5
cycloneii_lcell_ff \inst4|registers[10][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][11]~regout ));

// Location: LCCOMB_X61_Y24_N26
cycloneii_lcell_comb \inst4|data1[11]~430 (
// Equation(s):
// \inst4|data1[11]~430_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][11]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][11]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][11]~regout ),
	.datac(\inst4|registers[9][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~430 .lut_mask = 16'hFA44;
defparam \inst4|data1[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneii_lcell_comb \inst4|data1[11]~431 (
// Equation(s):
// \inst4|data1[11]~431_combout  = (\inst4|data1[11]~430_combout  & (((\inst4|registers[11][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|data1[11]~430_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[10][11]~regout )))

	.dataa(\inst4|data1[11]~430_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][11]~regout ),
	.datad(\inst4|registers[11][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~431 .lut_mask = 16'hEA62;
defparam \inst4|data1[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N1
cycloneii_lcell_ff \inst4|registers[5][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][11]~regout ));

// Location: LCFF_X57_Y24_N29
cycloneii_lcell_ff \inst4|registers[6][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][11]~regout ));

// Location: LCFF_X56_Y24_N11
cycloneii_lcell_ff \inst4|registers[4][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][11]~regout ));

// Location: LCCOMB_X57_Y24_N28
cycloneii_lcell_comb \inst4|data1[11]~432 (
// Equation(s):
// \inst4|data1[11]~432_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][11]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][11]~regout ))))

	.dataa(\inst4|registers[4][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~432 .lut_mask = 16'hFC22;
defparam \inst4|data1[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N11
cycloneii_lcell_ff \inst4|registers[7][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][11]~regout ));

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \inst4|data1[11]~433 (
// Equation(s):
// \inst4|data1[11]~433_combout  = (\inst4|data1[11]~432_combout  & ((\inst4|registers[7][11]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[11]~432_combout  & (((\inst4|registers[5][11]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[7][11]~regout ),
	.datab(\inst4|data1[11]~432_combout ),
	.datac(\inst4|registers[5][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~433 .lut_mask = 16'hB8CC;
defparam \inst4|data1[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N9
cycloneii_lcell_ff \inst4|registers[2][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][11]~regout ));

// Location: LCCOMB_X50_Y28_N6
cycloneii_lcell_comb \inst4|data1[11]~434 (
// Equation(s):
// \inst4|data1[11]~434_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][11]~regout )))))

	.dataa(\inst4|registers[1][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[0][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~434 .lut_mask = 16'hEE30;
defparam \inst4|data1[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneii_lcell_comb \inst4|data1[11]~435 (
// Equation(s):
// \inst4|data1[11]~435_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[11]~434_combout  & ((\inst4|registers[3][11]~regout ))) # (!\inst4|data1[11]~434_combout  & (\inst4|registers[2][11]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[11]~434_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[11]~434_combout ),
	.datac(\inst4|registers[2][11]~regout ),
	.datad(\inst4|registers[3][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~435 .lut_mask = 16'hEC64;
defparam \inst4|data1[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \inst4|data1[11]~436 (
// Equation(s):
// \inst4|data1[11]~436_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[11]~433_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[11]~435_combout ))))

	.dataa(\inst4|data1[11]~435_combout ),
	.datab(\inst4|data1[11]~433_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~436 .lut_mask = 16'hFC0A;
defparam \inst4|data1[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N29
cycloneii_lcell_ff \inst4|registers[13][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][11]~regout ));

// Location: LCFF_X52_Y30_N9
cycloneii_lcell_ff \inst4|registers[14][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][11]~regout ));

// Location: LCFF_X52_Y30_N27
cycloneii_lcell_ff \inst4|registers[12][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][11]~regout ));

// Location: LCCOMB_X52_Y30_N8
cycloneii_lcell_comb \inst4|data1[11]~437 (
// Equation(s):
// \inst4|data1[11]~437_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][11]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][11]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~437 .lut_mask = 16'hCCE2;
defparam \inst4|data1[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N29
cycloneii_lcell_ff \inst4|registers[15][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[11]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][11]~regout ));

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \inst4|data1[11]~438 (
// Equation(s):
// \inst4|data1[11]~438_combout  = (\inst4|data1[11]~437_combout  & ((\inst4|registers[15][11]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[11]~437_combout  & (((\inst4|registers[13][11]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[15][11]~regout ),
	.datab(\inst4|data1[11]~437_combout ),
	.datac(\inst4|registers[13][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~438 .lut_mask = 16'hB8CC;
defparam \inst4|data1[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \inst4|data1[11]~439 (
// Equation(s):
// \inst4|data1[11]~439_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[11]~436_combout  & ((\inst4|data1[11]~438_combout ))) # (!\inst4|data1[11]~436_combout  & (\inst4|data1[11]~431_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[11]~436_combout ))))

	.dataa(\inst4|data1[11]~431_combout ),
	.datab(\inst4|data1[11]~438_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[11]~436_combout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~439 .lut_mask = 16'hCFA0;
defparam \inst4|data1[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \inst4|data1[11]~440 (
// Equation(s):
// \inst4|data1[11]~440_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[11]~429_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & 
// \inst4|data1[11]~439_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|data1[11]~429_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|data1[11]~439_combout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~440 .lut_mask = 16'h8D88;
defparam \inst4|data1[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \inst4|data2[11]~422 (
// Equation(s):
// \inst4|data2[11]~422_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][11]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[21][11]~regout ),
	.datac(\inst4|registers[17][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~422 .lut_mask = 16'hEE50;
defparam \inst4|data2[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \inst4|data2[11]~423 (
// Equation(s):
// \inst4|data2[11]~423_combout  = (\inst4|data2[11]~422_combout  & (((\inst4|registers[29][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[11]~422_combout  & (\inst4|registers[25][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][11]~regout ),
	.datab(\inst4|data2[11]~422_combout ),
	.datac(\inst4|registers[29][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~423 .lut_mask = 16'hE2CC;
defparam \inst4|data2[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \inst4|data2[11]~424 (
// Equation(s):
// \inst4|data2[11]~424_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][11]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][11]~regout ),
	.datac(\inst4|registers[16][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~424 .lut_mask = 16'hEE50;
defparam \inst4|data2[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \inst4|data2[11]~425 (
// Equation(s):
// \inst4|data2[11]~425_combout  = (\inst4|data2[11]~424_combout  & (((\inst4|registers[28][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[11]~424_combout  & (\inst4|registers[20][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[20][11]~regout ),
	.datab(\inst4|data2[11]~424_combout ),
	.datac(\inst4|registers[28][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~425 .lut_mask = 16'hE2CC;
defparam \inst4|data2[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \inst4|data2[11]~426 (
// Equation(s):
// \inst4|data2[11]~426_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[11]~423_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[11]~425_combout ))))

	.dataa(\inst4|data2[11]~425_combout ),
	.datab(\inst4|data2[11]~423_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~426 .lut_mask = 16'hFC0A;
defparam \inst4|data2[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneii_lcell_comb \inst4|data2[11]~427 (
// Equation(s):
// \inst4|data2[11]~427_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][11]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][11]~regout ),
	.datac(\inst4|registers[19][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~427 .lut_mask = 16'hEE50;
defparam \inst4|data2[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \inst4|data2[11]~432 (
// Equation(s):
// \inst4|data2[11]~432_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][11]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][11]~regout ),
	.datac(\inst4|registers[4][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~432 .lut_mask = 16'hEE50;
defparam \inst4|data2[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \inst4|data2[11]~433 (
// Equation(s):
// \inst4|data2[11]~433_combout  = (\inst4|data2[11]~432_combout  & (((\inst4|registers[7][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[11]~432_combout  & (\inst4|registers[5][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[11]~432_combout ),
	.datab(\inst4|registers[5][11]~regout ),
	.datac(\inst4|registers[7][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~433 .lut_mask = 16'hE4AA;
defparam \inst4|data2[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneii_lcell_comb \inst4|data2[11]~437 (
// Equation(s):
// \inst4|data2[11]~437_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][11]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][11]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][11]~regout ),
	.datac(\inst4|registers[12][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~437 .lut_mask = 16'hAAD8;
defparam \inst4|data2[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \inst4|data2[11]~438 (
// Equation(s):
// \inst4|data2[11]~438_combout  = (\inst4|data2[11]~437_combout  & ((\inst4|registers[15][11]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[11]~437_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|registers[13][11]~regout ))))

	.dataa(\inst4|registers[15][11]~regout ),
	.datab(\inst4|data2[11]~437_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers[13][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~438 .lut_mask = 16'hBC8C;
defparam \inst4|data2[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N9
cycloneii_lcell_ff \inst4|registers[26][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][10]~regout ));

// Location: LCFF_X52_Y24_N29
cycloneii_lcell_ff \inst4|registers[22][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][10]~regout ));

// Location: LCFF_X53_Y24_N11
cycloneii_lcell_ff \inst4|registers[18][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][10]~regout ));

// Location: LCCOMB_X52_Y24_N28
cycloneii_lcell_comb \inst4|data1[10]~443 (
// Equation(s):
// \inst4|data1[10]~443_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[22][10]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][10]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[18][10]~regout ),
	.datac(\inst4|registers[22][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~443 .lut_mask = 16'hFA44;
defparam \inst4|data1[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N27
cycloneii_lcell_ff \inst4|registers[30][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][10]~regout ));

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \inst4|data1[10]~444 (
// Equation(s):
// \inst4|data1[10]~444_combout  = (\inst4|data1[10]~443_combout  & ((\inst4|registers[30][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[10]~443_combout  & (((\inst4|registers[26][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[10]~443_combout ),
	.datab(\inst4|registers[30][10]~regout ),
	.datac(\inst4|registers[26][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~444 .lut_mask = 16'hD8AA;
defparam \inst4|data1[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N7
cycloneii_lcell_ff \inst4|registers[28][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][10]~regout ));

// Location: LCFF_X63_Y23_N1
cycloneii_lcell_ff \inst4|registers[10][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][10]~regout ));

// Location: LCCOMB_X63_Y23_N0
cycloneii_lcell_comb \inst4|data1[10]~453 (
// Equation(s):
// \inst4|data1[10]~453_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][10]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][10]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][10]~regout ),
	.datad(\inst4|registers[8][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~453 .lut_mask = 16'hB9A8;
defparam \inst4|data1[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneii_lcell_comb \inst4|data1[10]~454 (
// Equation(s):
// \inst4|data1[10]~454_combout  = (\inst4|data1[10]~453_combout  & ((\inst4|registers[11][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[10]~453_combout  & (((\inst4|registers[9][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[11][10]~regout ),
	.datab(\inst4|data1[10]~453_combout ),
	.datac(\inst4|registers[9][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~454 .lut_mask = 16'hB8CC;
defparam \inst4|data1[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N9
cycloneii_lcell_ff \inst4|registers[2][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][10]~regout ));

// Location: LCCOMB_X51_Y22_N8
cycloneii_lcell_comb \inst4|data1[10]~455 (
// Equation(s):
// \inst4|data1[10]~455_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[2][10]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[0][10]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][10]~regout ),
	.datad(\inst4|registers[0][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~455 .lut_mask = 16'hD9C8;
defparam \inst4|data1[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \inst4|data1[10]~456 (
// Equation(s):
// \inst4|data1[10]~456_combout  = (\inst4|data1[10]~455_combout  & (((\inst4|registers[3][10]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[10]~455_combout  & (\inst4|registers[1][10]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[1][10]~regout ),
	.datab(\inst4|data1[10]~455_combout ),
	.datac(\inst4|registers[3][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~456 .lut_mask = 16'hE2CC;
defparam \inst4|data1[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \inst4|data1[10]~457 (
// Equation(s):
// \inst4|data1[10]~457_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[10]~454_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[10]~456_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[10]~456_combout ),
	.datab(\inst4|data1[10]~454_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~457 .lut_mask = 16'hF0CA;
defparam \inst4|data1[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \inst4|data2[10]~443 (
// Equation(s):
// \inst4|data2[10]~443_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][10]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][10]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[22][10]~regout ),
	.datac(\inst4|registers[18][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~443 .lut_mask = 16'hEE50;
defparam \inst4|data2[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \inst4|data2[10]~444 (
// Equation(s):
// \inst4|data2[10]~444_combout  = (\inst4|data2[10]~443_combout  & (((\inst4|registers[30][10]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[10]~443_combout  & (\inst4|registers[26][10]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[10]~443_combout ),
	.datab(\inst4|registers[26][10]~regout ),
	.datac(\inst4|registers[30][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~444 .lut_mask = 16'hE4AA;
defparam \inst4|data2[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneii_lcell_comb \inst4|data2[10]~445 (
// Equation(s):
// \inst4|data2[10]~445_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][10]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][10]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][10]~regout ),
	.datac(\inst4|registers[16][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~445 .lut_mask = 16'hAAD8;
defparam \inst4|data2[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \inst4|data2[10]~446 (
// Equation(s):
// \inst4|data2[10]~446_combout  = (\inst4|data2[10]~445_combout  & (((\inst4|registers[28][10]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[10]~445_combout  & (\inst4|registers[24][10]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][10]~regout ),
	.datab(\inst4|data2[10]~445_combout ),
	.datac(\inst4|registers[28][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~446 .lut_mask = 16'hE2CC;
defparam \inst4|data2[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N18
cycloneii_lcell_comb \inst4|data2[10]~447 (
// Equation(s):
// \inst4|data2[10]~447_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[10]~444_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[10]~446_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[10]~446_combout ),
	.datac(\inst4|data2[10]~444_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~447 .lut_mask = 16'hAAE4;
defparam \inst4|data2[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \inst4|data2[10]~451 (
// Equation(s):
// \inst4|data2[10]~451_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][10]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][10]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][10]~regout ),
	.datad(\inst4|registers[5][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~451 .lut_mask = 16'hDC98;
defparam \inst4|data2[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneii_lcell_comb \inst4|data2[10]~453 (
// Equation(s):
// \inst4|data2[10]~453_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][10]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][10]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][10]~regout ),
	.datac(\inst4|registers[8][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~453 .lut_mask = 16'hAAD8;
defparam \inst4|data2[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N2
cycloneii_lcell_comb \inst4|data2[10]~455 (
// Equation(s):
// \inst4|data2[10]~455_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][10]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][10]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][10]~regout ),
	.datac(\inst4|registers[0][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~455 .lut_mask = 16'hAAD8;
defparam \inst4|data2[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N11
cycloneii_lcell_ff \inst4|registers[18][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][9]~regout ));

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \inst4|registers[20][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][9]~regout ));

// Location: LCFF_X60_Y27_N17
cycloneii_lcell_ff \inst4|registers[24][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][9]~regout ));

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \inst4|data1[9]~466 (
// Equation(s):
// \inst4|data1[9]~466_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][9]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][9]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[16][9]~regout ),
	.datac(\inst4|registers[24][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~466 .lut_mask = 16'hFA44;
defparam \inst4|data1[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N31
cycloneii_lcell_ff \inst4|registers[28][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][9]~regout ));

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \inst4|data1[9]~467 (
// Equation(s):
// \inst4|data1[9]~467_combout  = (\inst4|data1[9]~466_combout  & ((\inst4|registers[28][9]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[9]~466_combout  & (((\inst4|registers[20][9]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[9]~466_combout ),
	.datab(\inst4|registers[28][9]~regout ),
	.datac(\inst4|registers[20][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~467 .lut_mask = 16'hD8AA;
defparam \inst4|data1[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N21
cycloneii_lcell_ff \inst4|registers[27][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][9]~regout ));

// Location: LCFF_X53_Y25_N19
cycloneii_lcell_ff \inst4|registers[23][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][9]~regout ));

// Location: LCFF_X53_Y25_N13
cycloneii_lcell_ff \inst4|registers[19][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][9]~regout ));

// Location: LCCOMB_X53_Y25_N18
cycloneii_lcell_comb \inst4|data1[9]~469 (
// Equation(s):
// \inst4|data1[9]~469_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[23][9]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][9]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[19][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[23][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~469 .lut_mask = 16'hCCE2;
defparam \inst4|data1[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \inst4|data1[9]~470 (
// Equation(s):
// \inst4|data1[9]~470_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[9]~469_combout  & (\inst4|registers[31][9]~regout )) # (!\inst4|data1[9]~469_combout  & ((\inst4|registers[27][9]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[9]~469_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[31][9]~regout ),
	.datac(\inst4|registers[27][9]~regout ),
	.datad(\inst4|data1[9]~469_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~470 .lut_mask = 16'hDDA0;
defparam \inst4|data1[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N9
cycloneii_lcell_ff \inst4|registers[11][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][9]~regout ));

// Location: LCFF_X62_Y30_N17
cycloneii_lcell_ff \inst4|registers[15][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[9]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][9]~regout ));

// Location: LCCOMB_X58_Y29_N10
cycloneii_lcell_comb \inst4|data2[9]~462 (
// Equation(s):
// \inst4|data2[9]~462_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][9]~regout )))))

	.dataa(\inst4|registers[26][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~462 .lut_mask = 16'hEE30;
defparam \inst4|data2[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \inst4|data2[9]~463 (
// Equation(s):
// \inst4|data2[9]~463_combout  = (\inst4|data2[9]~462_combout  & (((\inst4|registers[30][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[9]~462_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][9]~regout ))))

	.dataa(\inst4|data2[9]~462_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[30][9]~regout ),
	.datad(\inst4|registers[22][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~463 .lut_mask = 16'hE6A2;
defparam \inst4|data2[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \inst4|data2[9]~464 (
// Equation(s):
// \inst4|data2[9]~464_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][9]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[21][9]~regout ),
	.datac(\inst4|registers[17][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~464 .lut_mask = 16'hEE50;
defparam \inst4|data2[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \inst4|data2[9]~465 (
// Equation(s):
// \inst4|data2[9]~465_combout  = (\inst4|data2[9]~464_combout  & (((\inst4|registers[29][9]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[9]~464_combout  & (\inst4|registers[25][9]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][9]~regout ),
	.datab(\inst4|data2[9]~464_combout ),
	.datac(\inst4|registers[29][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~465 .lut_mask = 16'hE2CC;
defparam \inst4|data2[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneii_lcell_comb \inst4|data2[9]~466 (
// Equation(s):
// \inst4|data2[9]~466_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][9]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][9]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[24][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[16][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~466 .lut_mask = 16'hCCB8;
defparam \inst4|data2[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \inst4|data2[9]~467 (
// Equation(s):
// \inst4|data2[9]~467_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[9]~466_combout  & ((\inst4|registers[28][9]~regout ))) # (!\inst4|data2[9]~466_combout  & (\inst4|registers[20][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[9]~466_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][9]~regout ),
	.datac(\inst4|registers[28][9]~regout ),
	.datad(\inst4|data2[9]~466_combout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~467 .lut_mask = 16'hF588;
defparam \inst4|data2[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \inst4|data2[9]~468 (
// Equation(s):
// \inst4|data2[9]~468_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[9]~465_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[9]~467_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[9]~465_combout ),
	.datac(\inst4|data2[9]~467_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~468 .lut_mask = 16'hEE50;
defparam \inst4|data2[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneii_lcell_comb \inst4|data2[9]~469 (
// Equation(s):
// \inst4|data2[9]~469_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][9]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][9]~regout ),
	.datac(\inst4|registers[19][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~469 .lut_mask = 16'hEE50;
defparam \inst4|data2[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneii_lcell_comb \inst4|data2[9]~470 (
// Equation(s):
// \inst4|data2[9]~470_combout  = (\inst4|data2[9]~469_combout  & (((\inst4|registers[31][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[9]~469_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][9]~regout ))))

	.dataa(\inst4|data2[9]~469_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][9]~regout ),
	.datad(\inst4|registers[27][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~470 .lut_mask = 16'hE6A2;
defparam \inst4|data2[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \inst4|data2[9]~471 (
// Equation(s):
// \inst4|data2[9]~471_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[9]~468_combout  & ((\inst4|data2[9]~470_combout ))) # (!\inst4|data2[9]~468_combout  & (\inst4|data2[9]~463_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[9]~468_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[9]~463_combout ),
	.datac(\inst4|data2[9]~470_combout ),
	.datad(\inst4|data2[9]~468_combout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~471 .lut_mask = 16'hF588;
defparam \inst4|data2[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneii_lcell_comb \inst4|data2[9]~472 (
// Equation(s):
// \inst4|data2[9]~472_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][9]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][9]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][9]~regout ),
	.datac(\inst4|registers[8][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~472 .lut_mask = 16'hEE50;
defparam \inst4|data2[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneii_lcell_comb \inst4|data2[9]~473 (
// Equation(s):
// \inst4|data2[9]~473_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[9]~472_combout  & ((\inst4|registers[11][9]~regout ))) # (!\inst4|data2[9]~472_combout  & (\inst4|registers[10][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[9]~472_combout ))))

	.dataa(\inst4|registers[10][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[11][9]~regout ),
	.datad(\inst4|data2[9]~472_combout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~473 .lut_mask = 16'hF388;
defparam \inst4|data2[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \inst4|data2[9]~474 (
// Equation(s):
// \inst4|data2[9]~474_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][9]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][9]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[6][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~474 .lut_mask = 16'hCCB8;
defparam \inst4|data2[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneii_lcell_comb \inst4|data2[9]~475 (
// Equation(s):
// \inst4|data2[9]~475_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[9]~474_combout  & ((\inst4|registers[7][9]~regout ))) # (!\inst4|data2[9]~474_combout  & (\inst4|registers[5][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[9]~474_combout ))))

	.dataa(\inst4|registers[5][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][9]~regout ),
	.datad(\inst4|data2[9]~474_combout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~475 .lut_mask = 16'hF388;
defparam \inst4|data2[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N31
cycloneii_lcell_ff \inst4|registers[21][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][8]~regout ));

// Location: LCFF_X52_Y22_N23
cycloneii_lcell_ff \inst4|registers[25][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][8]~regout ));

// Location: LCCOMB_X52_Y22_N22
cycloneii_lcell_comb \inst4|data1[8]~483 (
// Equation(s):
// \inst4|data1[8]~483_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][8]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][8]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][8]~regout ),
	.datac(\inst4|registers[25][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~483 .lut_mask = 16'hAAE4;
defparam \inst4|data1[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N11
cycloneii_lcell_ff \inst4|registers[29][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][8]~regout ));

// Location: LCCOMB_X52_Y24_N30
cycloneii_lcell_comb \inst4|data1[8]~484 (
// Equation(s):
// \inst4|data1[8]~484_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[8]~483_combout  & (\inst4|registers[29][8]~regout )) # (!\inst4|data1[8]~483_combout  & ((\inst4|registers[21][8]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[8]~483_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[29][8]~regout ),
	.datac(\inst4|registers[21][8]~regout ),
	.datad(\inst4|data1[8]~483_combout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~484 .lut_mask = 16'hDDA0;
defparam \inst4|data1[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N1
cycloneii_lcell_ff \inst4|registers[22][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][8]~regout ));

// Location: LCFF_X53_Y30_N19
cycloneii_lcell_ff \inst4|registers[18][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][8]~regout ));

// Location: LCCOMB_X53_Y30_N0
cycloneii_lcell_comb \inst4|data1[8]~485 (
// Equation(s):
// \inst4|data1[8]~485_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[22][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[18][8]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[22][8]~regout ),
	.datad(\inst4|registers[18][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~485 .lut_mask = 16'hB9A8;
defparam \inst4|data1[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \inst4|data1[8]~486 (
// Equation(s):
// \inst4|data1[8]~486_combout  = (\inst4|data1[8]~485_combout  & ((\inst4|registers[30][8]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[8]~485_combout  & (((\inst4|registers[26][8]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[8]~485_combout ),
	.datab(\inst4|registers[30][8]~regout ),
	.datac(\inst4|registers[26][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~486 .lut_mask = 16'hD8AA;
defparam \inst4|data1[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N1
cycloneii_lcell_ff \inst4|registers[20][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][8]~regout ));

// Location: LCCOMB_X60_Y26_N0
cycloneii_lcell_comb \inst4|data1[8]~487 (
// Equation(s):
// \inst4|data1[8]~487_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][8]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][8]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][8]~regout ),
	.datac(\inst4|registers[20][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~487 .lut_mask = 16'hFA44;
defparam \inst4|data1[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneii_lcell_comb \inst4|data1[8]~490 (
// Equation(s):
// \inst4|data1[8]~490_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][8]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][8]~regout ))))

	.dataa(\inst4|registers[19][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~490 .lut_mask = 16'hFC22;
defparam \inst4|data1[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N17
cycloneii_lcell_ff \inst4|registers[5][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][8]~regout ));

// Location: LCFF_X56_Y27_N27
cycloneii_lcell_ff \inst4|registers[4][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][8]~regout ));

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \inst4|data1[8]~493 (
// Equation(s):
// \inst4|data1[8]~493_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][8]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][8]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][8]~regout ),
	.datac(\inst4|registers[5][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~493 .lut_mask = 16'hFA44;
defparam \inst4|data1[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \inst4|data1[8]~494 (
// Equation(s):
// \inst4|data1[8]~494_combout  = (\inst4|data1[8]~493_combout  & ((\inst4|registers[7][8]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[8]~493_combout  & (((\inst4|registers[6][8]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[7][8]~regout ),
	.datab(\inst4|data1[8]~493_combout ),
	.datac(\inst4|registers[6][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~494 .lut_mask = 16'hB8CC;
defparam \inst4|data1[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N29
cycloneii_lcell_ff \inst4|registers[10][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][8]~regout ));

// Location: LCCOMB_X63_Y23_N28
cycloneii_lcell_comb \inst4|data1[8]~495 (
// Equation(s):
// \inst4|data1[8]~495_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][8]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][8]~regout ),
	.datad(\inst4|registers[8][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~495 .lut_mask = 16'hB9A8;
defparam \inst4|data1[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N7
cycloneii_lcell_ff \inst4|registers[11][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][8]~regout ));

// Location: LCCOMB_X62_Y23_N4
cycloneii_lcell_comb \inst4|data1[8]~496 (
// Equation(s):
// \inst4|data1[8]~496_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[8]~495_combout  & ((\inst4|registers[11][8]~regout ))) # (!\inst4|data1[8]~495_combout  & (\inst4|registers[9][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[8]~495_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[8]~495_combout ),
	.datac(\inst4|registers[9][8]~regout ),
	.datad(\inst4|registers[11][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~496 .lut_mask = 16'hEC64;
defparam \inst4|data1[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N5
cycloneii_lcell_ff \inst4|registers[2][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][8]~regout ));

// Location: LCCOMB_X51_Y22_N4
cycloneii_lcell_comb \inst4|data1[8]~497 (
// Equation(s):
// \inst4|data1[8]~497_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][8]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][8]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~497 .lut_mask = 16'hCCE2;
defparam \inst4|data1[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N13
cycloneii_lcell_ff \inst4|registers[3][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][8]~regout ));

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \inst4|data1[8]~498 (
// Equation(s):
// \inst4|data1[8]~498_combout  = (\inst4|data1[8]~497_combout  & (((\inst4|registers[3][8]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[8]~497_combout  & (\inst4|registers[1][8]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[8]~497_combout ),
	.datab(\inst4|registers[1][8]~regout ),
	.datac(\inst4|registers[3][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~498 .lut_mask = 16'hE4AA;
defparam \inst4|data1[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneii_lcell_comb \inst4|data1[8]~499 (
// Equation(s):
// \inst4|data1[8]~499_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[8]~496_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[8]~498_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[8]~496_combout ),
	.datac(\inst4|data1[8]~498_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~499 .lut_mask = 16'hAAD8;
defparam \inst4|data1[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \inst4|data1[8]~500 (
// Equation(s):
// \inst4|data1[8]~500_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][8]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][8]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[12][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~500 .lut_mask = 16'hCCE2;
defparam \inst4|data1[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N19
cycloneii_lcell_ff \inst4|registers[15][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[8]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][8]~regout ));

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \inst4|data1[8]~501 (
// Equation(s):
// \inst4|data1[8]~501_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[8]~500_combout  & ((\inst4|registers[15][8]~regout ))) # (!\inst4|data1[8]~500_combout  & (\inst4|registers[14][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[8]~500_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[8]~500_combout ),
	.datac(\inst4|registers[14][8]~regout ),
	.datad(\inst4|registers[15][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~501 .lut_mask = 16'hEC64;
defparam \inst4|data1[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \inst4|data1[8]~502 (
// Equation(s):
// \inst4|data1[8]~502_combout  = (\inst4|data1[8]~499_combout  & ((\inst4|data1[8]~501_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[8]~499_combout  & (((\inst4|data1[8]~494_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[8]~499_combout ),
	.datab(\inst4|data1[8]~501_combout ),
	.datac(\inst4|data1[8]~494_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~502 .lut_mask = 16'hD8AA;
defparam \inst4|data1[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
cycloneii_lcell_comb \inst4|data2[8]~483 (
// Equation(s):
// \inst4|data2[8]~483_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][8]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][8]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[25][8]~regout ),
	.datac(\inst4|registers[17][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~483 .lut_mask = 16'hEE50;
defparam \inst4|data2[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
cycloneii_lcell_comb \inst4|data2[8]~484 (
// Equation(s):
// \inst4|data2[8]~484_combout  = (\inst4|data2[8]~483_combout  & (((\inst4|registers[29][8]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[8]~483_combout  & (\inst4|registers[21][8]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[8]~483_combout ),
	.datab(\inst4|registers[21][8]~regout ),
	.datac(\inst4|registers[29][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~484 .lut_mask = 16'hE4AA;
defparam \inst4|data2[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneii_lcell_comb \inst4|data2[8]~485 (
// Equation(s):
// \inst4|data2[8]~485_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[22][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[18][8]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][8]~regout ),
	.datad(\inst4|registers[22][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~485 .lut_mask = 16'hBA98;
defparam \inst4|data2[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneii_lcell_comb \inst4|data2[8]~487 (
// Equation(s):
// \inst4|data2[8]~487_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][8]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][8]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][8]~regout ),
	.datac(\inst4|registers[16][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~487 .lut_mask = 16'hAAD8;
defparam \inst4|data2[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \inst4|data2[8]~488 (
// Equation(s):
// \inst4|data2[8]~488_combout  = (\inst4|data2[8]~487_combout  & (((\inst4|registers[28][8]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[8]~487_combout  & (\inst4|registers[24][8]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][8]~regout ),
	.datab(\inst4|data2[8]~487_combout ),
	.datac(\inst4|registers[28][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~488 .lut_mask = 16'hE2CC;
defparam \inst4|data2[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \inst4|data2[8]~493 (
// Equation(s):
// \inst4|data2[8]~493_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][8]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][8]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~493 .lut_mask = 16'hCCB8;
defparam \inst4|data2[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N6
cycloneii_lcell_comb \inst4|data2[8]~495 (
// Equation(s):
// \inst4|data2[8]~495_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][8]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][8]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][8]~regout ),
	.datac(\inst4|registers[8][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~495 .lut_mask = 16'hAAD8;
defparam \inst4|data2[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneii_lcell_comb \inst4|data2[8]~496 (
// Equation(s):
// \inst4|data2[8]~496_combout  = (\inst4|data2[8]~495_combout  & (((\inst4|registers[11][8]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[8]~495_combout  & (\inst4|registers[9][8]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[8]~495_combout ),
	.datab(\inst4|registers[9][8]~regout ),
	.datac(\inst4|registers[11][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~496 .lut_mask = 16'hE4AA;
defparam \inst4|data2[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N14
cycloneii_lcell_comb \inst4|data2[8]~497 (
// Equation(s):
// \inst4|data2[8]~497_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][8]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][8]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][8]~regout ),
	.datac(\inst4|registers[0][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~497 .lut_mask = 16'hAAD8;
defparam \inst4|data2[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \inst4|data2[8]~498 (
// Equation(s):
// \inst4|data2[8]~498_combout  = (\inst4|data2[8]~497_combout  & ((\inst4|registers[3][8]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[8]~497_combout  & (((\inst4|registers[1][8]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[3][8]~regout ),
	.datab(\inst4|data2[8]~497_combout ),
	.datac(\inst4|registers[1][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~498 .lut_mask = 16'hB8CC;
defparam \inst4|data2[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \inst4|data2[8]~499 (
// Equation(s):
// \inst4|data2[8]~499_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[8]~496_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[8]~498_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[8]~496_combout ),
	.datab(\inst4|data2[8]~498_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~499 .lut_mask = 16'hF0AC;
defparam \inst4|data2[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \inst4|registers[24][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][7]~regout ));

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \inst4|data1[7]~508 (
// Equation(s):
// \inst4|data1[7]~508_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][7]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][7]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[16][7]~regout ),
	.datac(\inst4|registers[24][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~508 .lut_mask = 16'hFA44;
defparam \inst4|data1[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N1
cycloneii_lcell_ff \inst4|registers[12][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][7]~regout ));

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \inst4|data2[7]~506 (
// Equation(s):
// \inst4|data2[7]~506_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][7]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[21][7]~regout ),
	.datac(\inst4|registers[17][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~506 .lut_mask = 16'hEE50;
defparam \inst4|data2[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \inst4|data2[7]~507 (
// Equation(s):
// \inst4|data2[7]~507_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[7]~506_combout  & (\inst4|registers[29][7]~regout )) # (!\inst4|data2[7]~506_combout  & ((\inst4|registers[25][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[7]~506_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[7]~506_combout ),
	.datac(\inst4|registers[29][7]~regout ),
	.datad(\inst4|registers[25][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~507 .lut_mask = 16'hE6C4;
defparam \inst4|data2[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \inst4|data2[7]~508 (
// Equation(s):
// \inst4|data2[7]~508_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][7]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][7]~regout ),
	.datac(\inst4|registers[16][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~508 .lut_mask = 16'hEE50;
defparam \inst4|data2[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \inst4|data2[7]~509 (
// Equation(s):
// \inst4|data2[7]~509_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[7]~508_combout  & ((\inst4|registers[28][7]~regout ))) # (!\inst4|data2[7]~508_combout  & (\inst4|registers[20][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[7]~508_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][7]~regout ),
	.datac(\inst4|registers[28][7]~regout ),
	.datad(\inst4|data2[7]~508_combout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~509 .lut_mask = 16'hF588;
defparam \inst4|data2[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneii_lcell_comb \inst4|data2[7]~510 (
// Equation(s):
// \inst4|data2[7]~510_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[7]~507_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[7]~509_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[7]~507_combout ),
	.datac(\inst4|data2[7]~509_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~510 .lut_mask = 16'hEE50;
defparam \inst4|data2[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneii_lcell_comb \inst4|data2[7]~511 (
// Equation(s):
// \inst4|data2[7]~511_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][7]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][7]~regout ),
	.datac(\inst4|registers[19][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~511 .lut_mask = 16'hEE50;
defparam \inst4|data2[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \inst4|data2[7]~516 (
// Equation(s):
// \inst4|data2[7]~516_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][7]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][7]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[6][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~516 .lut_mask = 16'hCCB8;
defparam \inst4|data2[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneii_lcell_comb \inst4|data2[7]~517 (
// Equation(s):
// \inst4|data2[7]~517_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[7]~516_combout  & ((\inst4|registers[7][7]~regout ))) # (!\inst4|data2[7]~516_combout  & (\inst4|registers[5][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[7]~516_combout ))))

	.dataa(\inst4|registers[5][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][7]~regout ),
	.datad(\inst4|data2[7]~516_combout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~517 .lut_mask = 16'hF388;
defparam \inst4|data2[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \inst4|data2[7]~518 (
// Equation(s):
// \inst4|data2[7]~518_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][7]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][7]~regout ))))

	.dataa(\inst4|registers[0][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~518 .lut_mask = 16'hFC22;
defparam \inst4|data2[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \inst4|data2[7]~519 (
// Equation(s):
// \inst4|data2[7]~519_combout  = (\inst4|data2[7]~518_combout  & (((\inst4|registers[3][7]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[7]~518_combout  & (\inst4|registers[2][7]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][7]~regout ),
	.datab(\inst4|data2[7]~518_combout ),
	.datac(\inst4|registers[3][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~519 .lut_mask = 16'hE2CC;
defparam \inst4|data2[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneii_lcell_comb \inst4|data2[7]~520 (
// Equation(s):
// \inst4|data2[7]~520_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[7]~517_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[7]~519_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[7]~519_combout ),
	.datac(\inst4|data2[7]~517_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~520 .lut_mask = 16'hAAE4;
defparam \inst4|data2[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneii_lcell_comb \inst4|data2[7]~521 (
// Equation(s):
// \inst4|data2[7]~521_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[14][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[12][7]~regout )))))

	.dataa(\inst4|registers[14][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~521 .lut_mask = 16'hEE30;
defparam \inst4|data2[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N25
cycloneii_lcell_ff \inst4|registers[26][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][6]~regout ));

// Location: LCFF_X53_Y30_N25
cycloneii_lcell_ff \inst4|registers[22][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][6]~regout ));

// Location: LCFF_X53_Y30_N3
cycloneii_lcell_ff \inst4|registers[18][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][6]~regout ));

// Location: LCCOMB_X53_Y30_N24
cycloneii_lcell_comb \inst4|data1[6]~527 (
// Equation(s):
// \inst4|data1[6]~527_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][6]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][6]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[18][6]~regout ),
	.datac(\inst4|registers[22][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~527 .lut_mask = 16'hAAE4;
defparam \inst4|data1[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N3
cycloneii_lcell_ff \inst4|registers[30][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][6]~regout ));

// Location: LCCOMB_X53_Y29_N24
cycloneii_lcell_comb \inst4|data1[6]~528 (
// Equation(s):
// \inst4|data1[6]~528_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[6]~527_combout  & (\inst4|registers[30][6]~regout )) # (!\inst4|data1[6]~527_combout  & ((\inst4|registers[26][6]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[6]~527_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[30][6]~regout ),
	.datac(\inst4|registers[26][6]~regout ),
	.datad(\inst4|data1[6]~527_combout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~528 .lut_mask = 16'hDDA0;
defparam \inst4|data1[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N31
cycloneii_lcell_ff \inst4|registers[20][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][6]~regout ));

// Location: LCCOMB_X60_Y26_N30
cycloneii_lcell_comb \inst4|data1[6]~529 (
// Equation(s):
// \inst4|data1[6]~529_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][6]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][6]~regout ))))

	.dataa(\inst4|registers[16][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~529 .lut_mask = 16'hFC22;
defparam \inst4|data1[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \inst4|data1[6]~530 (
// Equation(s):
// \inst4|data1[6]~530_combout  = (\inst4|data1[6]~529_combout  & (((\inst4|registers[28][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[6]~529_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][6]~regout )))

	.dataa(\inst4|data1[6]~529_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][6]~regout ),
	.datad(\inst4|registers[28][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~530 .lut_mask = 16'hEA62;
defparam \inst4|data1[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneii_lcell_comb \inst4|data1[6]~531 (
// Equation(s):
// \inst4|data1[6]~531_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[6]~528_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[6]~530_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[6]~528_combout ),
	.datac(\inst4|data1[6]~530_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~531 .lut_mask = 16'hAAD8;
defparam \inst4|data1[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N25
cycloneii_lcell_ff \inst4|registers[6][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][6]~regout ));

// Location: LCFF_X54_Y26_N1
cycloneii_lcell_ff \inst4|registers[5][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][6]~regout ));

// Location: LCFF_X54_Y26_N11
cycloneii_lcell_ff \inst4|registers[4][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][6]~regout ));

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \inst4|data1[6]~535 (
// Equation(s):
// \inst4|data1[6]~535_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[5][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][6]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[5][6]~regout ),
	.datad(\inst4|registers[4][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~535 .lut_mask = 16'hD9C8;
defparam \inst4|data1[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N27
cycloneii_lcell_ff \inst4|registers[7][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][6]~regout ));

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \inst4|data1[6]~536 (
// Equation(s):
// \inst4|data1[6]~536_combout  = (\inst4|data1[6]~535_combout  & ((\inst4|registers[7][6]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[6]~535_combout  & (((\inst4|registers[6][6]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[6]~535_combout ),
	.datab(\inst4|registers[7][6]~regout ),
	.datac(\inst4|registers[6][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~536 .lut_mask = 16'hD8AA;
defparam \inst4|data1[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N17
cycloneii_lcell_ff \inst4|registers[2][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][6]~regout ));

// Location: LCCOMB_X51_Y22_N16
cycloneii_lcell_comb \inst4|data1[6]~539 (
// Equation(s):
// \inst4|data1[6]~539_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[2][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[0][6]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][6]~regout ),
	.datad(\inst4|registers[0][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~539 .lut_mask = 16'hD9C8;
defparam \inst4|data1[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N27
cycloneii_lcell_ff \inst4|registers[12][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][6]~regout ));

// Location: LCCOMB_X53_Y30_N2
cycloneii_lcell_comb \inst4|data2[6]~527 (
// Equation(s):
// \inst4|data2[6]~527_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][6]~regout )))))

	.dataa(\inst4|registers[22][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~527 .lut_mask = 16'hEE30;
defparam \inst4|data2[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \inst4|data2[6]~528 (
// Equation(s):
// \inst4|data2[6]~528_combout  = (\inst4|data2[6]~527_combout  & (((\inst4|registers[30][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[6]~527_combout  & (\inst4|registers[26][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][6]~regout ),
	.datab(\inst4|data2[6]~527_combout ),
	.datac(\inst4|registers[30][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~528 .lut_mask = 16'hE2CC;
defparam \inst4|data2[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneii_lcell_comb \inst4|data2[6]~529 (
// Equation(s):
// \inst4|data2[6]~529_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][6]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][6]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][6]~regout ),
	.datac(\inst4|registers[16][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~529 .lut_mask = 16'hAAD8;
defparam \inst4|data2[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \inst4|data2[6]~535 (
// Equation(s):
// \inst4|data2[6]~535_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][6]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][6]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][6]~regout ),
	.datad(\inst4|registers[5][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~535 .lut_mask = 16'hDC98;
defparam \inst4|data2[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \inst4|data2[6]~536 (
// Equation(s):
// \inst4|data2[6]~536_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[6]~535_combout  & ((\inst4|registers[7][6]~regout ))) # (!\inst4|data2[6]~535_combout  & (\inst4|registers[6][6]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[6]~535_combout ))))

	.dataa(\inst4|registers[6][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][6]~regout ),
	.datad(\inst4|data2[6]~535_combout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~536 .lut_mask = 16'hF388;
defparam \inst4|data2[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneii_lcell_comb \inst4|data2[6]~537 (
// Equation(s):
// \inst4|data2[6]~537_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[10][6]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[8][6]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[8][6]~regout ),
	.datad(\inst4|registers[10][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~537 .lut_mask = 16'hBA98;
defparam \inst4|data2[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneii_lcell_comb \inst4|data2[6]~538 (
// Equation(s):
// \inst4|data2[6]~538_combout  = (\inst4|data2[6]~537_combout  & (((\inst4|registers[11][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[6]~537_combout  & (\inst4|registers[9][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[9][6]~regout ),
	.datab(\inst4|data2[6]~537_combout ),
	.datac(\inst4|registers[11][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~538 .lut_mask = 16'hE2CC;
defparam \inst4|data2[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
cycloneii_lcell_comb \inst4|data2[6]~539 (
// Equation(s):
// \inst4|data2[6]~539_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][6]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][6]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[2][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[0][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~539 .lut_mask = 16'hCCB8;
defparam \inst4|data2[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \inst4|data2[6]~540 (
// Equation(s):
// \inst4|data2[6]~540_combout  = (\inst4|data2[6]~539_combout  & ((\inst4|registers[3][6]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[6]~539_combout  & (((\inst4|registers[1][6]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[6]~539_combout ),
	.datab(\inst4|registers[3][6]~regout ),
	.datac(\inst4|registers[1][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~540 .lut_mask = 16'hD8AA;
defparam \inst4|data2[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneii_lcell_comb \inst4|data2[6]~541 (
// Equation(s):
// \inst4|data2[6]~541_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[6]~538_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[6]~540_combout ))))

	.dataa(\inst4|data2[6]~540_combout ),
	.datab(\inst4|data2[6]~538_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~541 .lut_mask = 16'hFC0A;
defparam \inst4|data2[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneii_lcell_comb \inst4|data2[6]~542 (
// Equation(s):
// \inst4|data2[6]~542_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[13][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[12][6]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[13][6]~regout ),
	.datac(\inst4|registers[12][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~542 .lut_mask = 16'hEE50;
defparam \inst4|data2[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneii_lcell_comb \inst4|data2[6]~543 (
// Equation(s):
// \inst4|data2[6]~543_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[6]~542_combout  & ((\inst4|registers[15][6]~regout ))) # (!\inst4|data2[6]~542_combout  & (\inst4|registers[14][6]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[6]~542_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[6]~542_combout ),
	.datac(\inst4|registers[14][6]~regout ),
	.datad(\inst4|registers[15][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~543 .lut_mask = 16'hEC64;
defparam \inst4|data2[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneii_lcell_comb \inst4|data2[6]~544 (
// Equation(s):
// \inst4|data2[6]~544_combout  = (\inst4|data2[6]~541_combout  & ((\inst4|data2[6]~543_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[6]~541_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & \inst4|data2[6]~536_combout ))))

	.dataa(\inst4|data2[6]~541_combout ),
	.datab(\inst4|data2[6]~543_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[6]~536_combout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~544 .lut_mask = 16'hDA8A;
defparam \inst4|data2[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N21
cycloneii_lcell_ff \inst4|registers[22][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][5]~regout ));

// Location: LCFF_X54_Y30_N3
cycloneii_lcell_ff \inst4|registers[26][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][5]~regout ));

// Location: LCCOMB_X54_Y30_N2
cycloneii_lcell_comb \inst4|data1[5]~546 (
// Equation(s):
// \inst4|data1[5]~546_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][5]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][5]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~546 .lut_mask = 16'hCCE2;
defparam \inst4|data1[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneii_lcell_comb \inst4|data1[5]~547 (
// Equation(s):
// \inst4|data1[5]~547_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[5]~546_combout  & (\inst4|registers[30][5]~regout )) # (!\inst4|data1[5]~546_combout  & ((\inst4|registers[22][5]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[5]~546_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[30][5]~regout ),
	.datac(\inst4|registers[22][5]~regout ),
	.datad(\inst4|data1[5]~546_combout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~547 .lut_mask = 16'hDDA0;
defparam \inst4|data1[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \inst4|data1[5]~548 (
// Equation(s):
// \inst4|data1[5]~548_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[21][5]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][5]~regout ))))

	.dataa(\inst4|registers[17][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[21][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~548 .lut_mask = 16'hFC22;
defparam \inst4|data1[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneii_lcell_comb \inst4|data1[5]~550 (
// Equation(s):
// \inst4|data1[5]~550_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][5]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][5]~regout ))))

	.dataa(\inst4|registers[16][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~550 .lut_mask = 16'hFC22;
defparam \inst4|data1[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneii_lcell_comb \inst4|data1[5]~551 (
// Equation(s):
// \inst4|data1[5]~551_combout  = (\inst4|data1[5]~550_combout  & ((\inst4|registers[28][5]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[5]~550_combout  & (((\inst4|registers[20][5]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[28][5]~regout ),
	.datab(\inst4|data1[5]~550_combout ),
	.datac(\inst4|registers[20][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~551 .lut_mask = 16'hB8CC;
defparam \inst4|data1[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N21
cycloneii_lcell_ff \inst4|registers[23][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][5]~regout ));

// Location: LCFF_X53_Y25_N15
cycloneii_lcell_ff \inst4|registers[19][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][5]~regout ));

// Location: LCCOMB_X53_Y25_N20
cycloneii_lcell_comb \inst4|data1[5]~553 (
// Equation(s):
// \inst4|data1[5]~553_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[23][5]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][5]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[19][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[23][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~553 .lut_mask = 16'hCCE2;
defparam \inst4|data1[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N25
cycloneii_lcell_ff \inst4|registers[5][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][5]~regout ));

// Location: LCFF_X57_Y24_N27
cycloneii_lcell_ff \inst4|registers[6][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][5]~regout ));

// Location: LCFF_X54_Y26_N21
cycloneii_lcell_ff \inst4|registers[4][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][5]~regout ));

// Location: LCCOMB_X57_Y24_N26
cycloneii_lcell_comb \inst4|data1[5]~558 (
// Equation(s):
// \inst4|data1[5]~558_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][5]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][5]~regout ))))

	.dataa(\inst4|registers[4][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~558 .lut_mask = 16'hFC22;
defparam \inst4|data1[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N19
cycloneii_lcell_ff \inst4|registers[7][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][5]~regout ));

// Location: LCCOMB_X57_Y28_N24
cycloneii_lcell_comb \inst4|data1[5]~559 (
// Equation(s):
// \inst4|data1[5]~559_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[5]~558_combout  & ((\inst4|registers[7][5]~regout ))) # (!\inst4|data1[5]~558_combout  & (\inst4|registers[5][5]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[5]~558_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[5]~558_combout ),
	.datac(\inst4|registers[5][5]~regout ),
	.datad(\inst4|registers[7][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~559 .lut_mask = 16'hEC64;
defparam \inst4|data1[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N15
cycloneii_lcell_ff \inst4|registers[2][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][5]~regout ));

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \inst4|data1[5]~560 (
// Equation(s):
// \inst4|data1[5]~560_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][5]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[0][5]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[1][5]~regout ),
	.datac(\inst4|registers[0][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~560 .lut_mask = 16'hAAD8;
defparam \inst4|data1[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N21
cycloneii_lcell_ff \inst4|registers[3][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][5]~regout ));

// Location: LCCOMB_X50_Y24_N14
cycloneii_lcell_comb \inst4|data1[5]~561 (
// Equation(s):
// \inst4|data1[5]~561_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[5]~560_combout  & ((\inst4|registers[3][5]~regout ))) # (!\inst4|data1[5]~560_combout  & (\inst4|registers[2][5]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[5]~560_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[5]~560_combout ),
	.datac(\inst4|registers[2][5]~regout ),
	.datad(\inst4|registers[3][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~561 .lut_mask = 16'hEC64;
defparam \inst4|data1[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneii_lcell_comb \inst4|data1[5]~562 (
// Equation(s):
// \inst4|data1[5]~562_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[5]~559_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[5]~561_combout )))))

	.dataa(\inst4|data1[5]~559_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[5]~561_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~562 .lut_mask = 16'hEE30;
defparam \inst4|data1[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N23
cycloneii_lcell_ff \inst4|registers[14][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][5]~regout ));

// Location: LCFF_X52_Y29_N25
cycloneii_lcell_ff \inst4|registers[12][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][5]~regout ));

// Location: LCCOMB_X52_Y29_N22
cycloneii_lcell_comb \inst4|data1[5]~563 (
// Equation(s):
// \inst4|data1[5]~563_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][5]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][5]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][5]~regout ),
	.datac(\inst4|registers[14][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~563 .lut_mask = 16'hAAE4;
defparam \inst4|data1[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneii_lcell_comb \inst4|data2[5]~553 (
// Equation(s):
// \inst4|data2[5]~553_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][5]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[19][5]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][5]~regout ),
	.datac(\inst4|registers[19][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~553 .lut_mask = 16'hAAD8;
defparam \inst4|data2[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
cycloneii_lcell_comb \inst4|data2[5]~554 (
// Equation(s):
// \inst4|data2[5]~554_combout  = (\inst4|data2[5]~553_combout  & (((\inst4|registers[31][5]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[5]~553_combout  & (\inst4|registers[27][5]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[5]~553_combout ),
	.datab(\inst4|registers[27][5]~regout ),
	.datac(\inst4|registers[31][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~554 .lut_mask = 16'hE4AA;
defparam \inst4|data2[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneii_lcell_comb \inst4|data2[5]~556 (
// Equation(s):
// \inst4|data2[5]~556_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][5]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][5]~regout ),
	.datac(\inst4|registers[8][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~556 .lut_mask = 16'hEE50;
defparam \inst4|data2[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneii_lcell_comb \inst4|data2[5]~557 (
// Equation(s):
// \inst4|data2[5]~557_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[5]~556_combout  & (\inst4|registers[11][5]~regout )) # (!\inst4|data2[5]~556_combout  & ((\inst4|registers[10][5]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[5]~556_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[5]~556_combout ),
	.datac(\inst4|registers[11][5]~regout ),
	.datad(\inst4|registers[10][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~557 .lut_mask = 16'hE6C4;
defparam \inst4|data2[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \inst4|data2[5]~558 (
// Equation(s):
// \inst4|data2[5]~558_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][5]~regout )))))

	.dataa(\inst4|registers[6][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~558 .lut_mask = 16'hEE30;
defparam \inst4|data2[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneii_lcell_comb \inst4|data2[5]~559 (
// Equation(s):
// \inst4|data2[5]~559_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[5]~558_combout  & ((\inst4|registers[7][5]~regout ))) # (!\inst4|data2[5]~558_combout  & (\inst4|registers[5][5]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[5]~558_combout ))))

	.dataa(\inst4|registers[5][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][5]~regout ),
	.datad(\inst4|data2[5]~558_combout ),
	.cin(gnd),
	.combout(\inst4|data2[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~559 .lut_mask = 16'hF388;
defparam \inst4|data2[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \inst4|data2[5]~560 (
// Equation(s):
// \inst4|data2[5]~560_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][5]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][5]~regout ))))

	.dataa(\inst4|registers[0][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~560 .lut_mask = 16'hFC22;
defparam \inst4|data2[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \inst4|data2[5]~561 (
// Equation(s):
// \inst4|data2[5]~561_combout  = (\inst4|data2[5]~560_combout  & (((\inst4|registers[3][5]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[5]~560_combout  & (\inst4|registers[2][5]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[5]~560_combout ),
	.datab(\inst4|registers[2][5]~regout ),
	.datac(\inst4|registers[3][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~561 .lut_mask = 16'hE4AA;
defparam \inst4|data2[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneii_lcell_comb \inst4|data2[5]~562 (
// Equation(s):
// \inst4|data2[5]~562_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[5]~559_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[5]~561_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[5]~559_combout ),
	.datac(\inst4|data2[5]~561_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~562 .lut_mask = 16'hAAD8;
defparam \inst4|data2[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneii_lcell_comb \inst4|data2[5]~563 (
// Equation(s):
// \inst4|data2[5]~563_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][5]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][5]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][5]~regout ),
	.datac(\inst4|registers[12][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~563 .lut_mask = 16'hAAD8;
defparam \inst4|data2[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneii_lcell_comb \inst4|data2[5]~564 (
// Equation(s):
// \inst4|data2[5]~564_combout  = (\inst4|data2[5]~563_combout  & (((\inst4|registers[15][5]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[5]~563_combout  & (\inst4|registers[13][5]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[13][5]~regout ),
	.datab(\inst4|registers[15][5]~regout ),
	.datac(\inst4|data2[5]~563_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~564 .lut_mask = 16'hCAF0;
defparam \inst4|data2[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneii_lcell_comb \inst4|data2[5]~565 (
// Equation(s):
// \inst4|data2[5]~565_combout  = (\inst4|data2[5]~562_combout  & (((\inst4|data2[5]~564_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[5]~562_combout  & (\inst4|data2[5]~557_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[5]~557_combout ),
	.datab(\inst4|data2[5]~564_combout ),
	.datac(\inst4|data2[5]~562_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~565 .lut_mask = 16'hCAF0;
defparam \inst4|data2[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N13
cycloneii_lcell_ff \inst4|registers[24][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][4]~regout ));

// Location: LCFF_X62_Y28_N5
cycloneii_lcell_ff \inst4|registers[20][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][4]~regout ));

// Location: LCCOMB_X62_Y28_N4
cycloneii_lcell_comb \inst4|data1[4]~571 (
// Equation(s):
// \inst4|data1[4]~571_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][4]~regout ),
	.datac(\inst4|registers[20][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~571 .lut_mask = 16'hFA44;
defparam \inst4|data1[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N7
cycloneii_lcell_ff \inst4|registers[28][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][4]~regout ));

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \inst4|data1[4]~572 (
// Equation(s):
// \inst4|data1[4]~572_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[4]~571_combout  & (\inst4|registers[28][4]~regout )) # (!\inst4|data1[4]~571_combout  & ((\inst4|registers[24][4]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[4]~571_combout ))))

	.dataa(\inst4|registers[28][4]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][4]~regout ),
	.datad(\inst4|data1[4]~571_combout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~572 .lut_mask = 16'hBBC0;
defparam \inst4|data1[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneii_lcell_comb \inst4|data1[4]~574 (
// Equation(s):
// \inst4|data1[4]~574_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][4]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][4]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][4]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~574 .lut_mask = 16'hCCE2;
defparam \inst4|data1[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneii_lcell_comb \inst4|data1[4]~575 (
// Equation(s):
// \inst4|data1[4]~575_combout  = (\inst4|data1[4]~574_combout  & ((\inst4|registers[31][4]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[4]~574_combout  & (((\inst4|registers[23][4]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][4]~regout ),
	.datab(\inst4|data1[4]~574_combout ),
	.datac(\inst4|registers[23][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~575 .lut_mask = 16'hB8CC;
defparam \inst4|data1[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \inst4|data1[4]~577 (
// Equation(s):
// \inst4|data1[4]~577_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][4]~regout ),
	.datac(\inst4|registers[5][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~577 .lut_mask = 16'hFA44;
defparam \inst4|data1[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N21
cycloneii_lcell_ff \inst4|registers[10][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][4]~regout ));

// Location: LCCOMB_X62_Y24_N20
cycloneii_lcell_comb \inst4|data1[4]~579 (
// Equation(s):
// \inst4|data1[4]~579_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][4]~regout ),
	.datac(\inst4|registers[10][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~579 .lut_mask = 16'hFA44;
defparam \inst4|data1[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneii_lcell_comb \inst4|data1[4]~580 (
// Equation(s):
// \inst4|data1[4]~580_combout  = (\inst4|data1[4]~579_combout  & ((\inst4|registers[11][4]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[4]~579_combout  & (((\inst4|registers[9][4]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[11][4]~regout ),
	.datab(\inst4|data1[4]~579_combout ),
	.datac(\inst4|registers[9][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~580 .lut_mask = 16'hB8CC;
defparam \inst4|data1[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N19
cycloneii_lcell_ff \inst4|registers[2][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][4]~regout ));

// Location: LCCOMB_X50_Y24_N18
cycloneii_lcell_comb \inst4|data1[4]~581 (
// Equation(s):
// \inst4|data1[4]~581_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[2][4]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[2][4]~regout ),
	.datad(\inst4|registers[0][4]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~581 .lut_mask = 16'hB9A8;
defparam \inst4|data1[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N15
cycloneii_lcell_ff \inst4|registers[3][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][4]~regout ));

// Location: LCCOMB_X58_Y22_N14
cycloneii_lcell_comb \inst4|data1[4]~582 (
// Equation(s):
// \inst4|data1[4]~582_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[4]~581_combout  & (\inst4|registers[3][4]~regout )) # (!\inst4|data1[4]~581_combout  & ((\inst4|registers[1][4]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[4]~581_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[4]~581_combout ),
	.datac(\inst4|registers[3][4]~regout ),
	.datad(\inst4|registers[1][4]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~582 .lut_mask = 16'hE6C4;
defparam \inst4|data1[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneii_lcell_comb \inst4|data1[4]~583 (
// Equation(s):
// \inst4|data1[4]~583_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[4]~580_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[4]~582_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[4]~582_combout ),
	.datab(\inst4|data1[4]~580_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~583 .lut_mask = 16'hF0CA;
defparam \inst4|data1[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneii_lcell_comb \inst4|data2[4]~569 (
// Equation(s):
// \inst4|data2[4]~569_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][4]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][4]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][4]~regout ),
	.datac(\inst4|registers[18][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~569 .lut_mask = 16'hAAD8;
defparam \inst4|data2[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneii_lcell_comb \inst4|data2[4]~570 (
// Equation(s):
// \inst4|data2[4]~570_combout  = (\inst4|data2[4]~569_combout  & (((\inst4|registers[30][4]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[4]~569_combout  & (\inst4|registers[26][4]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][4]~regout ),
	.datab(\inst4|data2[4]~569_combout ),
	.datac(\inst4|registers[30][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~570 .lut_mask = 16'hE2CC;
defparam \inst4|data2[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \inst4|data2[4]~571 (
// Equation(s):
// \inst4|data2[4]~571_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][4]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][4]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][4]~regout ),
	.datac(\inst4|registers[16][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~571 .lut_mask = 16'hAAD8;
defparam \inst4|data2[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneii_lcell_comb \inst4|data2[4]~572 (
// Equation(s):
// \inst4|data2[4]~572_combout  = (\inst4|data2[4]~571_combout  & (((\inst4|registers[28][4]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[4]~571_combout  & (\inst4|registers[24][4]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][4]~regout ),
	.datab(\inst4|data2[4]~571_combout ),
	.datac(\inst4|registers[28][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~572 .lut_mask = 16'hE2CC;
defparam \inst4|data2[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
cycloneii_lcell_comb \inst4|data2[4]~573 (
// Equation(s):
// \inst4|data2[4]~573_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[4]~570_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[4]~572_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[4]~570_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[4]~572_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~573 .lut_mask = 16'hCCB8;
defparam \inst4|data2[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneii_lcell_comb \inst4|data2[4]~579 (
// Equation(s):
// \inst4|data2[4]~579_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][4]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][4]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[10][4]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[8][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~579 .lut_mask = 16'hCCB8;
defparam \inst4|data2[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneii_lcell_comb \inst4|data2[4]~581 (
// Equation(s):
// \inst4|data2[4]~581_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[0][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[0][4]~regout ),
	.datad(\inst4|registers[2][4]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~581 .lut_mask = 16'hDC98;
defparam \inst4|data2[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneii_lcell_comb \inst4|data2[4]~582 (
// Equation(s):
// \inst4|data2[4]~582_combout  = (\inst4|data2[4]~581_combout  & ((\inst4|registers[3][4]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[4]~581_combout  & (((\inst4|registers[1][4]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[4]~581_combout ),
	.datab(\inst4|registers[3][4]~regout ),
	.datac(\inst4|registers[1][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~582 .lut_mask = 16'hD8AA;
defparam \inst4|data2[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneii_lcell_comb \inst4|data2[4]~584 (
// Equation(s):
// \inst4|data2[4]~584_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[12][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][4]~regout ),
	.datad(\inst4|registers[13][4]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~584 .lut_mask = 16'hDC98;
defparam \inst4|data2[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneii_lcell_comb \inst4|data2[4]~585 (
// Equation(s):
// \inst4|data2[4]~585_combout  = (\inst4|data2[4]~584_combout  & (((\inst4|registers[15][4]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[4]~584_combout  & (\inst4|registers[14][4]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[14][4]~regout ),
	.datab(\inst4|data2[4]~584_combout ),
	.datac(\inst4|registers[15][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~585 .lut_mask = 16'hE2CC;
defparam \inst4|data2[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N5
cycloneii_lcell_ff \inst4|registers[22][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][3]~regout ));

// Location: LCFF_X54_Y30_N7
cycloneii_lcell_ff \inst4|registers[26][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][3]~regout ));

// Location: LCFF_X53_Y30_N23
cycloneii_lcell_ff \inst4|registers[18][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][3]~regout ));

// Location: LCCOMB_X54_Y30_N6
cycloneii_lcell_comb \inst4|data1[3]~588 (
// Equation(s):
// \inst4|data1[3]~588_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][3]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][3]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~588 .lut_mask = 16'hCCE2;
defparam \inst4|data1[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N25
cycloneii_lcell_ff \inst4|registers[30][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][3]~regout ));

// Location: LCCOMB_X53_Y30_N4
cycloneii_lcell_comb \inst4|data1[3]~589 (
// Equation(s):
// \inst4|data1[3]~589_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[3]~588_combout  & ((\inst4|registers[30][3]~regout ))) # (!\inst4|data1[3]~588_combout  & (\inst4|registers[22][3]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[3]~588_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[3]~588_combout ),
	.datac(\inst4|registers[22][3]~regout ),
	.datad(\inst4|registers[30][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~589 .lut_mask = 16'hEC64;
defparam \inst4|data1[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \inst4|registers[25][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][3]~regout ));

// Location: LCFF_X50_Y27_N11
cycloneii_lcell_ff \inst4|registers[21][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][3]~regout ));

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \inst4|data1[3]~590 (
// Equation(s):
// \inst4|data1[3]~590_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[21][3]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][3]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[17][3]~regout ),
	.datac(\inst4|registers[21][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~590 .lut_mask = 16'hAAE4;
defparam \inst4|data1[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N23
cycloneii_lcell_ff \inst4|registers[29][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][3]~regout ));

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \inst4|data1[3]~591 (
// Equation(s):
// \inst4|data1[3]~591_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[3]~590_combout  & (\inst4|registers[29][3]~regout )) # (!\inst4|data1[3]~590_combout  & ((\inst4|registers[25][3]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[3]~590_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][3]~regout ),
	.datac(\inst4|registers[25][3]~regout ),
	.datad(\inst4|data1[3]~590_combout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~591 .lut_mask = 16'hDDA0;
defparam \inst4|data1[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \inst4|registers[20][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][3]~regout ));

// Location: LCFF_X63_Y28_N23
cycloneii_lcell_ff \inst4|registers[24][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][3]~regout ));

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \inst4|data1[3]~592 (
// Equation(s):
// \inst4|data1[3]~592_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][3]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][3]~regout ))))

	.dataa(\inst4|registers[16][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~592 .lut_mask = 16'hFC22;
defparam \inst4|data1[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N7
cycloneii_lcell_ff \inst4|registers[28][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][3]~regout ));

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \inst4|data1[3]~593 (
// Equation(s):
// \inst4|data1[3]~593_combout  = (\inst4|data1[3]~592_combout  & ((\inst4|registers[28][3]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[3]~592_combout  & (((\inst4|registers[20][3]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[28][3]~regout ),
	.datab(\inst4|data1[3]~592_combout ),
	.datac(\inst4|registers[20][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~593 .lut_mask = 16'hB8CC;
defparam \inst4|data1[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneii_lcell_comb \inst4|data1[3]~594 (
// Equation(s):
// \inst4|data1[3]~594_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[3]~591_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[3]~593_combout )))))

	.dataa(\inst4|data1[3]~591_combout ),
	.datab(\inst4|data1[3]~593_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~594 .lut_mask = 16'hFA0C;
defparam \inst4|data1[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N25
cycloneii_lcell_ff \inst4|registers[27][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][3]~regout ));

// Location: LCFF_X53_Y25_N11
cycloneii_lcell_ff \inst4|registers[23][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][3]~regout ));

// Location: LCFF_X53_Y25_N29
cycloneii_lcell_ff \inst4|registers[19][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][3]~regout ));

// Location: LCCOMB_X53_Y25_N10
cycloneii_lcell_comb \inst4|data1[3]~595 (
// Equation(s):
// \inst4|data1[3]~595_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[23][3]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[19][3]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[23][3]~regout ),
	.datad(\inst4|registers[19][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~595 .lut_mask = 16'hD9C8;
defparam \inst4|data1[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneii_lcell_comb \inst4|data1[3]~596 (
// Equation(s):
// \inst4|data1[3]~596_combout  = (\inst4|data1[3]~595_combout  & ((\inst4|registers[31][3]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[3]~595_combout  & (((\inst4|registers[27][3]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[3]~595_combout ),
	.datab(\inst4|registers[31][3]~regout ),
	.datac(\inst4|registers[27][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~596 .lut_mask = 16'hD8AA;
defparam \inst4|data1[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneii_lcell_comb \inst4|data1[3]~597 (
// Equation(s):
// \inst4|data1[3]~597_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[3]~594_combout  & (\inst4|data1[3]~596_combout )) # (!\inst4|data1[3]~594_combout  & ((\inst4|data1[3]~589_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[3]~594_combout ))))

	.dataa(\inst4|data1[3]~596_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[3]~589_combout ),
	.datad(\inst4|data1[3]~594_combout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~597 .lut_mask = 16'hBBC0;
defparam \inst4|data1[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N23
cycloneii_lcell_ff \inst4|registers[10][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][3]~regout ));

// Location: LCCOMB_X57_Y24_N12
cycloneii_lcell_comb \inst4|data1[3]~598 (
// Equation(s):
// \inst4|data1[3]~598_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[8][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[9][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[8][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~598 .lut_mask = 16'hCCB8;
defparam \inst4|data1[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N1
cycloneii_lcell_ff \inst4|registers[11][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][3]~regout ));

// Location: LCCOMB_X59_Y23_N22
cycloneii_lcell_comb \inst4|data1[3]~599 (
// Equation(s):
// \inst4|data1[3]~599_combout  = (\inst4|data1[3]~598_combout  & (((\inst4|registers[11][3]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|data1[3]~598_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[10][3]~regout )))

	.dataa(\inst4|data1[3]~598_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][3]~regout ),
	.datad(\inst4|registers[11][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~599 .lut_mask = 16'hEA62;
defparam \inst4|data1[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N29
cycloneii_lcell_ff \inst4|registers[5][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][3]~regout ));

// Location: LCFF_X54_Y28_N13
cycloneii_lcell_ff \inst4|registers[6][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][3]~regout ));

// Location: LCFF_X54_Y28_N23
cycloneii_lcell_ff \inst4|registers[4][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][3]~regout ));

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \inst4|data1[3]~600 (
// Equation(s):
// \inst4|data1[3]~600_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][3]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][3]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][3]~regout ),
	.datad(\inst4|registers[4][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~600 .lut_mask = 16'hB9A8;
defparam \inst4|data1[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N7
cycloneii_lcell_ff \inst4|registers[7][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][3]~regout ));

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \inst4|data1[3]~601 (
// Equation(s):
// \inst4|data1[3]~601_combout  = (\inst4|data1[3]~600_combout  & ((\inst4|registers[7][3]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[3]~600_combout  & (((\inst4|registers[5][3]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[7][3]~regout ),
	.datab(\inst4|data1[3]~600_combout ),
	.datac(\inst4|registers[5][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~601 .lut_mask = 16'hB8CC;
defparam \inst4|data1[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N29
cycloneii_lcell_ff \inst4|registers[2][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][3]~regout ));

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \inst4|data1[3]~602 (
// Equation(s):
// \inst4|data1[3]~602_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[0][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[1][3]~regout ),
	.datac(\inst4|registers[0][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~602 .lut_mask = 16'hAAD8;
defparam \inst4|data1[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N23
cycloneii_lcell_ff \inst4|registers[3][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][3]~regout ));

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \inst4|data1[3]~603 (
// Equation(s):
// \inst4|data1[3]~603_combout  = (\inst4|data1[3]~602_combout  & ((\inst4|registers[3][3]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[3]~602_combout  & (((\inst4|registers[2][3]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[3][3]~regout ),
	.datab(\inst4|data1[3]~602_combout ),
	.datac(\inst4|registers[2][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~603 .lut_mask = 16'hB8CC;
defparam \inst4|data1[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneii_lcell_comb \inst4|data1[3]~604 (
// Equation(s):
// \inst4|data1[3]~604_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[3]~601_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[3]~603_combout )))))

	.dataa(\inst4|data1[3]~601_combout ),
	.datab(\inst4|data1[3]~603_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~604 .lut_mask = 16'hFA0C;
defparam \inst4|data1[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N15
cycloneii_lcell_ff \inst4|registers[13][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][3]~regout ));

// Location: LCFF_X52_Y29_N9
cycloneii_lcell_ff \inst4|registers[14][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][3]~regout ));

// Location: LCFF_X52_Y29_N3
cycloneii_lcell_ff \inst4|registers[12][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][3]~regout ));

// Location: LCCOMB_X52_Y29_N8
cycloneii_lcell_comb \inst4|data1[3]~605 (
// Equation(s):
// \inst4|data1[3]~605_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][3]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][3]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][3]~regout ),
	.datac(\inst4|registers[14][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~605 .lut_mask = 16'hAAE4;
defparam \inst4|data1[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N17
cycloneii_lcell_ff \inst4|registers[15][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][3]~regout ));

// Location: LCCOMB_X52_Y31_N14
cycloneii_lcell_comb \inst4|data1[3]~606 (
// Equation(s):
// \inst4|data1[3]~606_combout  = (\inst4|data1[3]~605_combout  & ((\inst4|registers[15][3]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[3]~605_combout  & (((\inst4|registers[13][3]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[15][3]~regout ),
	.datab(\inst4|data1[3]~605_combout ),
	.datac(\inst4|registers[13][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~606 .lut_mask = 16'hB8CC;
defparam \inst4|data1[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneii_lcell_comb \inst4|data1[3]~607 (
// Equation(s):
// \inst4|data1[3]~607_combout  = (\inst4|data1[3]~604_combout  & ((\inst4|data1[3]~606_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[3]~604_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst4|data1[3]~599_combout ))))

	.dataa(\inst4|data1[3]~604_combout ),
	.datab(\inst4|data1[3]~606_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[3]~599_combout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~607 .lut_mask = 16'hDA8A;
defparam \inst4|data1[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneii_lcell_comb \inst4|data1[3]~608 (
// Equation(s):
// \inst4|data1[3]~608_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[3]~597_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[3]~607_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[3]~607_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|data1[3]~597_combout ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~608 .lut_mask = 16'hC0E2;
defparam \inst4|data1[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneii_lcell_comb \inst4|data2[3]~588 (
// Equation(s):
// \inst4|data2[3]~588_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[26][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~588 .lut_mask = 16'hCCB8;
defparam \inst4|data2[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneii_lcell_comb \inst4|data2[3]~589 (
// Equation(s):
// \inst4|data2[3]~589_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[3]~588_combout  & ((\inst4|registers[30][3]~regout ))) # (!\inst4|data2[3]~588_combout  & (\inst4|registers[22][3]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[3]~588_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][3]~regout ),
	.datac(\inst4|registers[30][3]~regout ),
	.datad(\inst4|data2[3]~588_combout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~589 .lut_mask = 16'hF588;
defparam \inst4|data2[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \inst4|data2[3]~590 (
// Equation(s):
// \inst4|data2[3]~590_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[21][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[17][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[21][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[17][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~590 .lut_mask = 16'hCCB8;
defparam \inst4|data2[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \inst4|data2[3]~591 (
// Equation(s):
// \inst4|data2[3]~591_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[3]~590_combout  & (\inst4|registers[29][3]~regout )) # (!\inst4|data2[3]~590_combout  & ((\inst4|registers[25][3]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[3]~590_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[3]~590_combout ),
	.datac(\inst4|registers[29][3]~regout ),
	.datad(\inst4|registers[25][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~591 .lut_mask = 16'hE6C4;
defparam \inst4|data2[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \inst4|data2[3]~592 (
// Equation(s):
// \inst4|data2[3]~592_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][3]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][3]~regout )))))

	.dataa(\inst4|registers[24][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[16][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~592 .lut_mask = 16'hEE30;
defparam \inst4|data2[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \inst4|data2[3]~593 (
// Equation(s):
// \inst4|data2[3]~593_combout  = (\inst4|data2[3]~592_combout  & (((\inst4|registers[28][3]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[3]~592_combout  & (\inst4|registers[20][3]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[20][3]~regout ),
	.datab(\inst4|data2[3]~592_combout ),
	.datac(\inst4|registers[28][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~593 .lut_mask = 16'hE2CC;
defparam \inst4|data2[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \inst4|data2[3]~594 (
// Equation(s):
// \inst4|data2[3]~594_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[3]~591_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[3]~593_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[3]~593_combout ),
	.datab(\inst4|data2[3]~591_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~594 .lut_mask = 16'hF0CA;
defparam \inst4|data2[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneii_lcell_comb \inst4|data2[3]~595 (
// Equation(s):
// \inst4|data2[3]~595_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][3]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][3]~regout )))))

	.dataa(\inst4|registers[23][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~595 .lut_mask = 16'hEE30;
defparam \inst4|data2[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \inst4|data2[3]~596 (
// Equation(s):
// \inst4|data2[3]~596_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[3]~595_combout  & ((\inst4|registers[31][3]~regout ))) # (!\inst4|data2[3]~595_combout  & (\inst4|registers[27][3]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[3]~595_combout ))))

	.dataa(\inst4|registers[27][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][3]~regout ),
	.datad(\inst4|data2[3]~595_combout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~596 .lut_mask = 16'hF388;
defparam \inst4|data2[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneii_lcell_comb \inst4|data2[3]~597 (
// Equation(s):
// \inst4|data2[3]~597_combout  = (\inst4|data2[3]~594_combout  & (((\inst4|data2[3]~596_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[3]~594_combout  & (\inst4|data2[3]~589_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[3]~594_combout ),
	.datab(\inst4|data2[3]~589_combout ),
	.datac(\inst4|data2[3]~596_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~597 .lut_mask = 16'hE4AA;
defparam \inst4|data2[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneii_lcell_comb \inst4|data2[3]~598 (
// Equation(s):
// \inst4|data2[3]~598_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][3]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[8][3]~regout ))))

	.dataa(\inst4|registers[8][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[9][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~598 .lut_mask = 16'hFC22;
defparam \inst4|data2[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \inst4|data2[3]~599 (
// Equation(s):
// \inst4|data2[3]~599_combout  = (\inst4|data2[3]~598_combout  & (((\inst4|registers[11][3]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[3]~598_combout  & (\inst4|registers[10][3]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[3]~598_combout ),
	.datab(\inst4|registers[10][3]~regout ),
	.datac(\inst4|registers[11][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~599 .lut_mask = 16'hE4AA;
defparam \inst4|data2[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \inst4|data2[3]~600 (
// Equation(s):
// \inst4|data2[3]~600_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[6][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~600 .lut_mask = 16'hCCB8;
defparam \inst4|data2[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneii_lcell_comb \inst4|data2[3]~601 (
// Equation(s):
// \inst4|data2[3]~601_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[3]~600_combout  & (\inst4|registers[7][3]~regout )) # (!\inst4|data2[3]~600_combout  & ((\inst4|registers[5][3]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[3]~600_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[3]~600_combout ),
	.datac(\inst4|registers[7][3]~regout ),
	.datad(\inst4|registers[5][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~601 .lut_mask = 16'hE6C4;
defparam \inst4|data2[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \inst4|data2[3]~602 (
// Equation(s):
// \inst4|data2[3]~602_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][3]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][3]~regout ))))

	.dataa(\inst4|registers[0][3]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~602 .lut_mask = 16'hFC22;
defparam \inst4|data2[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \inst4|data2[3]~603 (
// Equation(s):
// \inst4|data2[3]~603_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[3]~602_combout  & (\inst4|registers[3][3]~regout )) # (!\inst4|data2[3]~602_combout  & ((\inst4|registers[2][3]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[3]~602_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[3]~602_combout ),
	.datac(\inst4|registers[3][3]~regout ),
	.datad(\inst4|registers[2][3]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~603 .lut_mask = 16'hE6C4;
defparam \inst4|data2[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \inst4|data2[3]~604 (
// Equation(s):
// \inst4|data2[3]~604_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # (\inst4|data2[3]~601_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[3]~603_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[3]~603_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[3]~601_combout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~604 .lut_mask = 16'hAEA4;
defparam \inst4|data2[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneii_lcell_comb \inst4|data2[3]~605 (
// Equation(s):
// \inst4|data2[3]~605_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][3]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][3]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][3]~regout ),
	.datac(\inst4|registers[12][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~605 .lut_mask = 16'hAAD8;
defparam \inst4|data2[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneii_lcell_comb \inst4|data2[3]~606 (
// Equation(s):
// \inst4|data2[3]~606_combout  = (\inst4|data2[3]~605_combout  & (((\inst4|registers[15][3]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[3]~605_combout  & (\inst4|registers[13][3]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[3]~605_combout ),
	.datab(\inst4|registers[13][3]~regout ),
	.datac(\inst4|registers[15][3]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~606 .lut_mask = 16'hE4AA;
defparam \inst4|data2[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneii_lcell_comb \inst4|data2[3]~607 (
// Equation(s):
// \inst4|data2[3]~607_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[3]~604_combout  & ((\inst4|data2[3]~606_combout ))) # (!\inst4|data2[3]~604_combout  & (\inst4|data2[3]~599_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[3]~604_combout ))))

	.dataa(\inst4|data2[3]~599_combout ),
	.datab(\inst4|data2[3]~606_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[3]~604_combout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~607 .lut_mask = 16'hCFA0;
defparam \inst4|data2[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneii_lcell_comb \inst4|data2[3]~608 (
// Equation(s):
// \inst4|data2[3]~608_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[3]~597_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|data2[3]~607_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[3]~607_combout ),
	.datac(\inst4|data2[3]~597_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~608 .lut_mask = 16'hF044;
defparam \inst4|data2[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N25
cycloneii_lcell_ff \inst4|registers[21][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][2]~regout ));

// Location: LCFF_X52_Y22_N13
cycloneii_lcell_ff \inst4|registers[25][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][2]~regout ));

// Location: LCCOMB_X52_Y22_N12
cycloneii_lcell_comb \inst4|data1[2]~609 (
// Equation(s):
// \inst4|data1[2]~609_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[25][2]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][2]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[25][2]~regout ),
	.datad(\inst4|registers[17][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~609 .lut_mask = 16'hB9A8;
defparam \inst4|data1[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N19
cycloneii_lcell_ff \inst4|registers[29][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][2]~regout ));

// Location: LCCOMB_X59_Y22_N24
cycloneii_lcell_comb \inst4|data1[2]~610 (
// Equation(s):
// \inst4|data1[2]~610_combout  = (\inst4|data1[2]~609_combout  & ((\inst4|registers[29][2]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[2]~609_combout  & (((\inst4|registers[21][2]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[2]~609_combout ),
	.datab(\inst4|registers[29][2]~regout ),
	.datac(\inst4|registers[21][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~610 .lut_mask = 16'hD8AA;
defparam \inst4|data1[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N17
cycloneii_lcell_ff \inst4|registers[26][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][2]~regout ));

// Location: LCFF_X53_Y30_N13
cycloneii_lcell_ff \inst4|registers[22][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][2]~regout ));

// Location: LCFF_X53_Y30_N15
cycloneii_lcell_ff \inst4|registers[18][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][2]~regout ));

// Location: LCCOMB_X53_Y30_N12
cycloneii_lcell_comb \inst4|data1[2]~611 (
// Equation(s):
// \inst4|data1[2]~611_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][2]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][2]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[18][2]~regout ),
	.datac(\inst4|registers[22][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~611 .lut_mask = 16'hAAE4;
defparam \inst4|data1[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N11
cycloneii_lcell_ff \inst4|registers[30][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][2]~regout ));

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \inst4|data1[2]~612 (
// Equation(s):
// \inst4|data1[2]~612_combout  = (\inst4|data1[2]~611_combout  & ((\inst4|registers[30][2]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[2]~611_combout  & (((\inst4|registers[26][2]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[30][2]~regout ),
	.datab(\inst4|data1[2]~611_combout ),
	.datac(\inst4|registers[26][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~612 .lut_mask = 16'hB8CC;
defparam \inst4|data1[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N21
cycloneii_lcell_ff \inst4|registers[24][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][2]~regout ));

// Location: LCFF_X60_Y26_N3
cycloneii_lcell_ff \inst4|registers[20][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][2]~regout ));

// Location: LCCOMB_X60_Y26_N2
cycloneii_lcell_comb \inst4|data1[2]~613 (
// Equation(s):
// \inst4|data1[2]~613_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][2]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][2]~regout ))))

	.dataa(\inst4|registers[16][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~613 .lut_mask = 16'hFC22;
defparam \inst4|data1[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N7
cycloneii_lcell_ff \inst4|registers[28][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][2]~regout ));

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \inst4|data1[2]~614 (
// Equation(s):
// \inst4|data1[2]~614_combout  = (\inst4|data1[2]~613_combout  & (((\inst4|registers[28][2]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[2]~613_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][2]~regout )))

	.dataa(\inst4|data1[2]~613_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][2]~regout ),
	.datad(\inst4|registers[28][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~614 .lut_mask = 16'hEA62;
defparam \inst4|data1[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneii_lcell_comb \inst4|data1[2]~615 (
// Equation(s):
// \inst4|data1[2]~615_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[2]~612_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[2]~614_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[2]~612_combout ),
	.datac(\inst4|data1[2]~614_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~615 .lut_mask = 16'hAAD8;
defparam \inst4|data1[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N3
cycloneii_lcell_ff \inst4|registers[23][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][2]~regout ));

// Location: LCFF_X52_Y23_N31
cycloneii_lcell_ff \inst4|registers[27][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][2]~regout ));

// Location: LCFF_X52_Y23_N9
cycloneii_lcell_ff \inst4|registers[19][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][2]~regout ));

// Location: LCCOMB_X52_Y23_N30
cycloneii_lcell_comb \inst4|data1[2]~616 (
// Equation(s):
// \inst4|data1[2]~616_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][2]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][2]~regout ))))

	.dataa(\inst4|registers[19][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~616 .lut_mask = 16'hFC22;
defparam \inst4|data1[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneii_lcell_comb \inst4|data1[2]~617 (
// Equation(s):
// \inst4|data1[2]~617_combout  = (\inst4|data1[2]~616_combout  & ((\inst4|registers[31][2]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[2]~616_combout  & (((\inst4|registers[23][2]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[2]~616_combout ),
	.datab(\inst4|registers[31][2]~regout ),
	.datac(\inst4|registers[23][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~617 .lut_mask = 16'hD8AA;
defparam \inst4|data1[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneii_lcell_comb \inst4|data1[2]~618 (
// Equation(s):
// \inst4|data1[2]~618_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[2]~615_combout  & ((\inst4|data1[2]~617_combout ))) # (!\inst4|data1[2]~615_combout  & (\inst4|data1[2]~610_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[2]~615_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[2]~615_combout ),
	.datac(\inst4|data1[2]~610_combout ),
	.datad(\inst4|data1[2]~617_combout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~618 .lut_mask = 16'hEC64;
defparam \inst4|data1[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N29
cycloneii_lcell_ff \inst4|registers[6][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][2]~regout ));

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \inst4|registers[5][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][2]~regout ));

// Location: LCFF_X56_Y27_N31
cycloneii_lcell_ff \inst4|registers[4][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][2]~regout ));

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \inst4|data1[2]~619 (
// Equation(s):
// \inst4|data1[2]~619_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][2]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][2]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][2]~regout ),
	.datac(\inst4|registers[5][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~619 .lut_mask = 16'hFA44;
defparam \inst4|data1[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N7
cycloneii_lcell_ff \inst4|registers[7][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][2]~regout ));

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \inst4|data1[2]~620 (
// Equation(s):
// \inst4|data1[2]~620_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[2]~619_combout  & ((\inst4|registers[7][2]~regout ))) # (!\inst4|data1[2]~619_combout  & (\inst4|registers[6][2]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[2]~619_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[2]~619_combout ),
	.datac(\inst4|registers[6][2]~regout ),
	.datad(\inst4|registers[7][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~620 .lut_mask = 16'hEC64;
defparam \inst4|data1[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneii_lcell_comb \inst4|data1[2]~621 (
// Equation(s):
// \inst4|data1[2]~621_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][2]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][2]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][2]~regout ),
	.datad(\inst4|registers[8][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~621 .lut_mask = 16'hB9A8;
defparam \inst4|data1[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N21
cycloneii_lcell_ff \inst4|registers[2][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][2]~regout ));

// Location: LCCOMB_X51_Y22_N20
cycloneii_lcell_comb \inst4|data1[2]~623 (
// Equation(s):
// \inst4|data1[2]~623_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][2]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][2]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~623 .lut_mask = 16'hCCE2;
defparam \inst4|data1[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \inst4|registers[12][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][2]~regout ));

// Location: LCCOMB_X52_Y22_N30
cycloneii_lcell_comb \inst4|data2[2]~609 (
// Equation(s):
// \inst4|data2[2]~609_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][2]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][2]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][2]~regout ),
	.datad(\inst4|registers[25][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~609 .lut_mask = 16'hDC98;
defparam \inst4|data2[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneii_lcell_comb \inst4|data2[2]~610 (
// Equation(s):
// \inst4|data2[2]~610_combout  = (\inst4|data2[2]~609_combout  & (((\inst4|registers[29][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[2]~609_combout  & (\inst4|registers[21][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[21][2]~regout ),
	.datab(\inst4|data2[2]~609_combout ),
	.datac(\inst4|registers[29][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~610 .lut_mask = 16'hE2CC;
defparam \inst4|data2[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneii_lcell_comb \inst4|data2[2]~611 (
// Equation(s):
// \inst4|data2[2]~611_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][2]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][2]~regout )))))

	.dataa(\inst4|registers[22][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~611 .lut_mask = 16'hEE30;
defparam \inst4|data2[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \inst4|data2[2]~612 (
// Equation(s):
// \inst4|data2[2]~612_combout  = (\inst4|data2[2]~611_combout  & (((\inst4|registers[30][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[2]~611_combout  & (\inst4|registers[26][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][2]~regout ),
	.datab(\inst4|data2[2]~611_combout ),
	.datac(\inst4|registers[30][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~612 .lut_mask = 16'hE2CC;
defparam \inst4|data2[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneii_lcell_comb \inst4|data2[2]~613 (
// Equation(s):
// \inst4|data2[2]~613_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][2]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][2]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][2]~regout ),
	.datac(\inst4|registers[16][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~613 .lut_mask = 16'hAAD8;
defparam \inst4|data2[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneii_lcell_comb \inst4|data2[2]~614 (
// Equation(s):
// \inst4|data2[2]~614_combout  = (\inst4|data2[2]~613_combout  & (((\inst4|registers[28][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[2]~613_combout  & (\inst4|registers[24][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][2]~regout ),
	.datab(\inst4|data2[2]~613_combout ),
	.datac(\inst4|registers[28][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~614 .lut_mask = 16'hE2CC;
defparam \inst4|data2[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneii_lcell_comb \inst4|data2[2]~615 (
// Equation(s):
// \inst4|data2[2]~615_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[2]~612_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[2]~614_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[2]~614_combout ),
	.datac(\inst4|data2[2]~612_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~615 .lut_mask = 16'hFA44;
defparam \inst4|data2[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneii_lcell_comb \inst4|data2[2]~616 (
// Equation(s):
// \inst4|data2[2]~616_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][2]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][2]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][2]~regout ),
	.datac(\inst4|registers[19][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~616 .lut_mask = 16'hEE50;
defparam \inst4|data2[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneii_lcell_comb \inst4|data2[2]~617 (
// Equation(s):
// \inst4|data2[2]~617_combout  = (\inst4|data2[2]~616_combout  & (((\inst4|registers[31][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[2]~616_combout  & (\inst4|registers[23][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[2]~616_combout ),
	.datab(\inst4|registers[23][2]~regout ),
	.datac(\inst4|registers[31][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~617 .lut_mask = 16'hE4AA;
defparam \inst4|data2[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneii_lcell_comb \inst4|data2[2]~618 (
// Equation(s):
// \inst4|data2[2]~618_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[2]~615_combout  & ((\inst4|data2[2]~617_combout ))) # (!\inst4|data2[2]~615_combout  & (\inst4|data2[2]~610_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[2]~615_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[2]~610_combout ),
	.datac(\inst4|data2[2]~617_combout ),
	.datad(\inst4|data2[2]~615_combout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~618 .lut_mask = 16'hF588;
defparam \inst4|data2[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \inst4|data2[2]~619 (
// Equation(s):
// \inst4|data2[2]~619_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][2]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][2]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[5][2]~regout ),
	.datac(\inst4|registers[4][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~619 .lut_mask = 16'hAAD8;
defparam \inst4|data2[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \inst4|data2[2]~620 (
// Equation(s):
// \inst4|data2[2]~620_combout  = (\inst4|data2[2]~619_combout  & (((\inst4|registers[7][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[2]~619_combout  & (\inst4|registers[6][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[2]~619_combout ),
	.datab(\inst4|registers[6][2]~regout ),
	.datac(\inst4|registers[7][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~620 .lut_mask = 16'hE4AA;
defparam \inst4|data2[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
cycloneii_lcell_comb \inst4|data2[2]~623 (
// Equation(s):
// \inst4|data2[2]~623_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][2]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][2]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[2][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[0][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~623 .lut_mask = 16'hCCB8;
defparam \inst4|data2[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneii_lcell_comb \inst4|data2[2]~624 (
// Equation(s):
// \inst4|data2[2]~624_combout  = (\inst4|data2[2]~623_combout  & (((\inst4|registers[3][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[2]~623_combout  & (\inst4|registers[1][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[2]~623_combout ),
	.datab(\inst4|registers[1][2]~regout ),
	.datac(\inst4|registers[3][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~624 .lut_mask = 16'hE4AA;
defparam \inst4|data2[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \inst4|data2[2]~626 (
// Equation(s):
// \inst4|data2[2]~626_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][2]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[12][2]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[13][2]~regout ),
	.datac(\inst4|registers[12][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~626 .lut_mask = 16'hAAD8;
defparam \inst4|data2[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N31
cycloneii_lcell_ff \inst4|registers[22][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][1]~regout ));

// Location: LCFF_X53_Y24_N13
cycloneii_lcell_ff \inst4|registers[26][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][1]~regout ));

// Location: LCFF_X53_Y24_N23
cycloneii_lcell_ff \inst4|registers[18][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][1]~regout ));

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \inst4|data1[1]~630 (
// Equation(s):
// \inst4|data1[1]~630_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[26][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][1]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[26][1]~regout ),
	.datad(\inst4|registers[18][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~630 .lut_mask = 16'hB9A8;
defparam \inst4|data1[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N17
cycloneii_lcell_ff \inst4|registers[30][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][1]~regout ));

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \inst4|data1[1]~631 (
// Equation(s):
// \inst4|data1[1]~631_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[1]~630_combout  & (\inst4|registers[30][1]~regout )) # (!\inst4|data1[1]~630_combout  & ((\inst4|registers[22][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[1]~630_combout ))))

	.dataa(\inst4|registers[30][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][1]~regout ),
	.datad(\inst4|data1[1]~630_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~631 .lut_mask = 16'hBBC0;
defparam \inst4|data1[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N5
cycloneii_lcell_ff \inst4|registers[25][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][1]~regout ));

// Location: LCFF_X51_Y23_N3
cycloneii_lcell_ff \inst4|registers[21][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][1]~regout ));

// Location: LCCOMB_X51_Y23_N2
cycloneii_lcell_comb \inst4|data1[1]~632 (
// Equation(s):
// \inst4|data1[1]~632_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][1]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][1]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][1]~regout ),
	.datad(\inst4|registers[17][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~632 .lut_mask = 16'hD9C8;
defparam \inst4|data1[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N23
cycloneii_lcell_ff \inst4|registers[29][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][1]~regout ));

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \inst4|data1[1]~633 (
// Equation(s):
// \inst4|data1[1]~633_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[1]~632_combout  & (\inst4|registers[29][1]~regout )) # (!\inst4|data1[1]~632_combout  & ((\inst4|registers[25][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[1]~632_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][1]~regout ),
	.datac(\inst4|registers[25][1]~regout ),
	.datad(\inst4|data1[1]~632_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~633 .lut_mask = 16'hDDA0;
defparam \inst4|data1[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N3
cycloneii_lcell_ff \inst4|registers[24][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][1]~regout ));

// Location: LCCOMB_X63_Y28_N2
cycloneii_lcell_comb \inst4|data1[1]~634 (
// Equation(s):
// \inst4|data1[1]~634_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[24][1]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[16][1]~regout ))))

	.dataa(\inst4|registers[16][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[24][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~634 .lut_mask = 16'hFC22;
defparam \inst4|data1[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N21
cycloneii_lcell_ff \inst4|registers[19][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][1]~regout ));

// Location: LCCOMB_X63_Y22_N22
cycloneii_lcell_comb \inst4|data1[1]~640 (
// Equation(s):
// \inst4|data1[1]~640_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][1]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][1]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][1]~regout ),
	.datac(\inst4|registers[9][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~640 .lut_mask = 16'hFA44;
defparam \inst4|data1[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneii_lcell_comb \inst4|data1[1]~641 (
// Equation(s):
// \inst4|data1[1]~641_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[1]~640_combout  & (\inst4|registers[11][1]~regout )) # (!\inst4|data1[1]~640_combout  & ((\inst4|registers[10][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[1]~640_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][1]~regout ),
	.datac(\inst4|registers[10][1]~regout ),
	.datad(\inst4|data1[1]~640_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~641 .lut_mask = 16'hDDA0;
defparam \inst4|data1[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N21
cycloneii_lcell_ff \inst4|registers[5][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][1]~regout ));

// Location: LCFF_X54_Y28_N17
cycloneii_lcell_ff \inst4|registers[6][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][1]~regout ));

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \inst4|data1[1]~642 (
// Equation(s):
// \inst4|data1[1]~642_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][1]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][1]~regout ),
	.datad(\inst4|registers[4][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~642 .lut_mask = 16'hB9A8;
defparam \inst4|data1[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneii_lcell_comb \inst4|data1[1]~643 (
// Equation(s):
// \inst4|data1[1]~643_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[1]~642_combout  & ((\inst4|registers[7][1]~regout ))) # (!\inst4|data1[1]~642_combout  & (\inst4|registers[5][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[1]~642_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[1]~642_combout ),
	.datac(\inst4|registers[5][1]~regout ),
	.datad(\inst4|registers[7][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~643 .lut_mask = 16'hEC64;
defparam \inst4|data1[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneii_lcell_comb \inst4|data1[1]~644 (
// Equation(s):
// \inst4|data1[1]~644_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[1][1]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[0][1]~regout )))))

	.dataa(\inst4|registers[1][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[0][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~644 .lut_mask = 16'hEE30;
defparam \inst4|data1[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneii_lcell_comb \inst4|data1[1]~645 (
// Equation(s):
// \inst4|data1[1]~645_combout  = (\inst4|data1[1]~644_combout  & ((\inst4|registers[3][1]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[1]~644_combout  & (((\inst4|registers[2][1]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[1]~644_combout ),
	.datab(\inst4|registers[3][1]~regout ),
	.datac(\inst4|registers[2][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~645 .lut_mask = 16'hD8AA;
defparam \inst4|data1[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneii_lcell_comb \inst4|data1[1]~646 (
// Equation(s):
// \inst4|data1[1]~646_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[1]~643_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[1]~645_combout ))))

	.dataa(\inst4|data1[1]~645_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[1]~643_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~646 .lut_mask = 16'hF2C2;
defparam \inst4|data1[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N27
cycloneii_lcell_ff \inst4|registers[13][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][1]~regout ));

// Location: LCFF_X52_Y30_N5
cycloneii_lcell_ff \inst4|registers[14][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][1]~regout ));

// Location: LCFF_X52_Y30_N23
cycloneii_lcell_ff \inst4|registers[12][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][1]~regout ));

// Location: LCCOMB_X52_Y30_N4
cycloneii_lcell_comb \inst4|data1[1]~647 (
// Equation(s):
// \inst4|data1[1]~647_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[14][1]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[12][1]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][1]~regout ),
	.datad(\inst4|registers[12][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~647 .lut_mask = 16'hD9C8;
defparam \inst4|data1[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N21
cycloneii_lcell_ff \inst4|registers[15][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][1]~regout ));

// Location: LCCOMB_X56_Y30_N26
cycloneii_lcell_comb \inst4|data1[1]~648 (
// Equation(s):
// \inst4|data1[1]~648_combout  = (\inst4|data1[1]~647_combout  & ((\inst4|registers[15][1]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[1]~647_combout  & (((\inst4|registers[13][1]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[15][1]~regout ),
	.datab(\inst4|data1[1]~647_combout ),
	.datac(\inst4|registers[13][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~648 .lut_mask = 16'hB8CC;
defparam \inst4|data1[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneii_lcell_comb \inst4|data1[1]~649 (
// Equation(s):
// \inst4|data1[1]~649_combout  = (\inst4|data1[1]~646_combout  & (((\inst4|data1[1]~648_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[1]~646_combout  & (\inst4|data1[1]~641_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[1]~641_combout ),
	.datab(\inst4|data1[1]~648_combout ),
	.datac(\inst4|data1[1]~646_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~649 .lut_mask = 16'hCAF0;
defparam \inst4|data1[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \inst4|data2[1]~630 (
// Equation(s):
// \inst4|data2[1]~630_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers[26][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[18][1]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][1]~regout ),
	.datad(\inst4|registers[26][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~630 .lut_mask = 16'hBA98;
defparam \inst4|data2[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \inst4|data2[1]~631 (
// Equation(s):
// \inst4|data2[1]~631_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[1]~630_combout  & ((\inst4|registers[30][1]~regout ))) # (!\inst4|data2[1]~630_combout  & (\inst4|registers[22][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[1]~630_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][1]~regout ),
	.datac(\inst4|registers[30][1]~regout ),
	.datad(\inst4|data2[1]~630_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~631 .lut_mask = 16'hF588;
defparam \inst4|data2[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneii_lcell_comb \inst4|data2[1]~632 (
// Equation(s):
// \inst4|data2[1]~632_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[21][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][1]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][1]~regout ),
	.datad(\inst4|registers[21][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~632 .lut_mask = 16'hBA98;
defparam \inst4|data2[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneii_lcell_comb \inst4|data2[1]~633 (
// Equation(s):
// \inst4|data2[1]~633_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[1]~632_combout  & ((\inst4|registers[29][1]~regout ))) # (!\inst4|data2[1]~632_combout  & (\inst4|registers[25][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[1]~632_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][1]~regout ),
	.datac(\inst4|registers[29][1]~regout ),
	.datad(\inst4|data2[1]~632_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~633 .lut_mask = 16'hF588;
defparam \inst4|data2[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \inst4|data2[1]~634 (
// Equation(s):
// \inst4|data2[1]~634_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][1]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][1]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][1]~regout ),
	.datac(\inst4|registers[16][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~634 .lut_mask = 16'hAAD8;
defparam \inst4|data2[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \inst4|data2[1]~635 (
// Equation(s):
// \inst4|data2[1]~635_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[1]~634_combout  & (\inst4|registers[28][1]~regout )) # (!\inst4|data2[1]~634_combout  & ((\inst4|registers[20][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[1]~634_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[1]~634_combout ),
	.datac(\inst4|registers[28][1]~regout ),
	.datad(\inst4|registers[20][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~635 .lut_mask = 16'hE6C4;
defparam \inst4|data2[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \inst4|data2[1]~636 (
// Equation(s):
// \inst4|data2[1]~636_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[1]~633_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[1]~635_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[1]~633_combout ),
	.datac(\inst4|data2[1]~635_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~636 .lut_mask = 16'hEE50;
defparam \inst4|data2[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneii_lcell_comb \inst4|data2[1]~637 (
// Equation(s):
// \inst4|data2[1]~637_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[23][1]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[19][1]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][1]~regout ),
	.datac(\inst4|registers[19][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~637 .lut_mask = 16'hAAD8;
defparam \inst4|data2[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneii_lcell_comb \inst4|data2[1]~638 (
// Equation(s):
// \inst4|data2[1]~638_combout  = (\inst4|data2[1]~637_combout  & (((\inst4|registers[31][1]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[1]~637_combout  & (\inst4|registers[27][1]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[1]~637_combout ),
	.datab(\inst4|registers[27][1]~regout ),
	.datac(\inst4|registers[31][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~638 .lut_mask = 16'hE4AA;
defparam \inst4|data2[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \inst4|data2[1]~639 (
// Equation(s):
// \inst4|data2[1]~639_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[1]~636_combout  & (\inst4|data2[1]~638_combout )) # (!\inst4|data2[1]~636_combout  & ((\inst4|data2[1]~631_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[1]~636_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[1]~638_combout ),
	.datac(\inst4|data2[1]~631_combout ),
	.datad(\inst4|data2[1]~636_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~639 .lut_mask = 16'hDDA0;
defparam \inst4|data2[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneii_lcell_comb \inst4|data2[1]~640 (
// Equation(s):
// \inst4|data2[1]~640_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][1]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][1]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][1]~regout ),
	.datac(\inst4|registers[8][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~640 .lut_mask = 16'hEE50;
defparam \inst4|data2[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneii_lcell_comb \inst4|data2[1]~644 (
// Equation(s):
// \inst4|data2[1]~644_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[1][1]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[0][1]~regout )))))

	.dataa(\inst4|registers[1][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers[0][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~644 .lut_mask = 16'hE3E0;
defparam \inst4|data2[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneii_lcell_comb \inst4|data2[1]~647 (
// Equation(s):
// \inst4|data2[1]~647_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][1]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][1]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][1]~regout ),
	.datac(\inst4|registers[12][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~647 .lut_mask = 16'hAAD8;
defparam \inst4|data2[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneii_lcell_comb \inst4|data2[1]~648 (
// Equation(s):
// \inst4|data2[1]~648_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[1]~647_combout  & (\inst4|registers[15][1]~regout )) # (!\inst4|data2[1]~647_combout  & ((\inst4|registers[13][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[1]~647_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[1]~647_combout ),
	.datac(\inst4|registers[15][1]~regout ),
	.datad(\inst4|registers[13][1]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~648 .lut_mask = 16'hE6C4;
defparam \inst4|data2[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N21
cycloneii_lcell_ff \inst4|registers[21][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][0]~regout ));

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \inst4|registers[25][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][0]~regout ));

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \inst4|data1[0]~651 (
// Equation(s):
// \inst4|data1[0]~651_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][0]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][0]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][0]~regout ),
	.datac(\inst4|registers[25][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[0]~651_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~651 .lut_mask = 16'hAAE4;
defparam \inst4|data1[0]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N21
cycloneii_lcell_ff \inst4|registers[29][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][0]~regout ));

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \inst4|data1[0]~652 (
// Equation(s):
// \inst4|data1[0]~652_combout  = (\inst4|data1[0]~651_combout  & ((\inst4|registers[29][0]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[0]~651_combout  & (((\inst4|registers[21][0]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[29][0]~regout ),
	.datab(\inst4|data1[0]~651_combout ),
	.datac(\inst4|registers[21][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[0]~652_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~652 .lut_mask = 16'hB8CC;
defparam \inst4|data1[0]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N1
cycloneii_lcell_ff \inst4|registers[26][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][0]~regout ));

// Location: LCFF_X54_Y29_N21
cycloneii_lcell_ff \inst4|registers[22][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][0]~regout ));

// Location: LCFF_X54_Y29_N31
cycloneii_lcell_ff \inst4|registers[18][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][0]~regout ));

// Location: LCCOMB_X54_Y29_N20
cycloneii_lcell_comb \inst4|data1[0]~653 (
// Equation(s):
// \inst4|data1[0]~653_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[22][0]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[18][0]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][0]~regout ),
	.datad(\inst4|registers[18][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~653_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~653 .lut_mask = 16'hD9C8;
defparam \inst4|data1[0]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N27
cycloneii_lcell_ff \inst4|registers[30][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][0]~regout ));

// Location: LCCOMB_X59_Y29_N0
cycloneii_lcell_comb \inst4|data1[0]~654 (
// Equation(s):
// \inst4|data1[0]~654_combout  = (\inst4|data1[0]~653_combout  & (((\inst4|registers[30][0]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[0]~653_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][0]~regout )))

	.dataa(\inst4|data1[0]~653_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][0]~regout ),
	.datad(\inst4|registers[30][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~654_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~654 .lut_mask = 16'hEA62;
defparam \inst4|data1[0]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N5
cycloneii_lcell_ff \inst4|registers[10][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][0]~regout ));

// Location: LCCOMB_X63_Y23_N4
cycloneii_lcell_comb \inst4|data1[0]~663 (
// Equation(s):
// \inst4|data1[0]~663_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][0]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][0]~regout ),
	.datad(\inst4|registers[8][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~663 .lut_mask = 16'hB9A8;
defparam \inst4|data1[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneii_lcell_comb \inst4|data1[0]~664 (
// Equation(s):
// \inst4|data1[0]~664_combout  = (\inst4|data1[0]~663_combout  & ((\inst4|registers[11][0]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[0]~663_combout  & (((\inst4|registers[9][0]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[0]~663_combout ),
	.datab(\inst4|registers[11][0]~regout ),
	.datac(\inst4|registers[9][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~664 .lut_mask = 16'hD8AA;
defparam \inst4|data1[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneii_lcell_comb \inst4|data1[0]~665 (
// Equation(s):
// \inst4|data1[0]~665_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][0]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][0]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~665 .lut_mask = 16'hCCE2;
defparam \inst4|data1[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneii_lcell_comb \inst4|data1[0]~666 (
// Equation(s):
// \inst4|data1[0]~666_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[0]~665_combout  & ((\inst4|registers[3][0]~regout ))) # (!\inst4|data1[0]~665_combout  & (\inst4|registers[1][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[0]~665_combout ))))

	.dataa(\inst4|registers[1][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[3][0]~regout ),
	.datad(\inst4|data1[0]~665_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~666 .lut_mask = 16'hF388;
defparam \inst4|data1[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneii_lcell_comb \inst4|data1[0]~667 (
// Equation(s):
// \inst4|data1[0]~667_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[0]~664_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[0]~666_combout )))))

	.dataa(\inst4|data1[0]~664_combout ),
	.datab(\inst4|data1[0]~666_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~667 .lut_mask = 16'hFA0C;
defparam \inst4|data1[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \inst4|data2[0]~651 (
// Equation(s):
// \inst4|data2[0]~651_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][0]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][0]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][0]~regout ),
	.datac(\inst4|registers[17][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[0]~651_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~651 .lut_mask = 16'hAAD8;
defparam \inst4|data2[0]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneii_lcell_comb \inst4|data2[0]~652 (
// Equation(s):
// \inst4|data2[0]~652_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[0]~651_combout  & ((\inst4|registers[29][0]~regout ))) # (!\inst4|data2[0]~651_combout  & (\inst4|registers[21][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[0]~651_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[21][0]~regout ),
	.datac(\inst4|registers[29][0]~regout ),
	.datad(\inst4|data2[0]~651_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~652_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~652 .lut_mask = 16'hF588;
defparam \inst4|data2[0]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \inst4|data2[0]~653 (
// Equation(s):
// \inst4|data2[0]~653_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][0]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][0]~regout )))))

	.dataa(\inst4|registers[22][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[0]~653_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~653 .lut_mask = 16'hEE30;
defparam \inst4|data2[0]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneii_lcell_comb \inst4|data2[0]~654 (
// Equation(s):
// \inst4|data2[0]~654_combout  = (\inst4|data2[0]~653_combout  & (((\inst4|registers[30][0]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[0]~653_combout  & (\inst4|registers[26][0]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[0]~653_combout ),
	.datab(\inst4|registers[26][0]~regout ),
	.datac(\inst4|registers[30][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[0]~654_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~654 .lut_mask = 16'hE4AA;
defparam \inst4|data2[0]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneii_lcell_comb \inst4|data2[0]~663 (
// Equation(s):
// \inst4|data2[0]~663_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][0]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][0]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][0]~regout ),
	.datac(\inst4|registers[8][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~663 .lut_mask = 16'hAAD8;
defparam \inst4|data2[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneii_lcell_comb \inst6|Mux0~8 (
// Equation(s):
// \inst6|Mux0~8_combout  = (!\inst5|ULAopcode[1]~1_combout  & (!\inst5|ULAopcode[0]~0_combout  & (\inst6|Add0~62_combout  & !\inst5|ULAopcode [2])))

	.dataa(\inst5|ULAopcode[1]~1_combout ),
	.datab(\inst5|ULAopcode[0]~0_combout ),
	.datac(\inst6|Add0~62_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~8 .lut_mask = 16'h0010;
defparam \inst6|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// !\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 .lut_mask = 16'hCCB8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneii_lcell_comb \inst6|Mux17~2 (
// Equation(s):
// \inst6|Mux17~2_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~2 .lut_mask = 16'h000F;
defparam \inst6|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneii_lcell_comb \inst6|Mux2~2 (
// Equation(s):
// \inst6|Mux2~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~58_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux2~4_combout )))) # (!\inst6|Mux17~3_combout  & (!\inst6|Mux17~4_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux2~4_combout ),
	.datad(\inst6|Add1~58_combout ),
	.cin(gnd),
	.combout(\inst6|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~2 .lut_mask = 16'hB931;
defparam \inst6|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneii_lcell_comb \inst6|Mux3~2 (
// Equation(s):
// \inst6|Mux3~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Add1~56_combout  & (\inst6|Mux17~3_combout ))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux3~4_combout ) # (!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Add1~56_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux3~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~2 .lut_mask = 16'hB383;
defparam \inst6|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 .lut_mask = 16'hD9C8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneii_lcell_comb \inst6|Mux6~2 (
// Equation(s):
// \inst6|Mux6~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Add1~50_combout  & (\inst6|Mux17~3_combout ))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux6~4_combout ) # (!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Add1~50_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~2 .lut_mask = 16'hB383;
defparam \inst6|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneii_lcell_comb \inst6|Mux10~2 (
// Equation(s):
// \inst6|Mux10~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~42_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux10~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux10~4_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Add1~42_combout ),
	.cin(gnd),
	.combout(\inst6|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~2 .lut_mask = 16'hAD0D;
defparam \inst6|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 .lut_mask = 16'hDC98;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneii_lcell_comb \inst6|Mux12~2 (
// Equation(s):
// \inst6|Mux12~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~38_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux12~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux12~4_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Add1~38_combout ),
	.cin(gnd),
	.combout(\inst6|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~2 .lut_mask = 16'hAD0D;
defparam \inst6|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 .lut_mask = 16'hF2C2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 .lut_mask = 16'hE6A2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneii_lcell_comb \inst6|Mux14~2 (
// Equation(s):
// \inst6|Mux14~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Add1~34_combout  & (\inst6|Mux17~3_combout ))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux14~4_combout ) # (!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Add1~34_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux14~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~2 .lut_mask = 16'hD585;
defparam \inst6|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 .lut_mask = 16'hB9A8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 .lut_mask = 16'hFA44;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 .lut_mask = 16'hE4AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneii_lcell_comb \inst6|Mux21~2 (
// Equation(s):
// \inst6|Mux21~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~20_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux21~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux21~4_combout ),
	.datac(\inst6|Add1~20_combout ),
	.datad(\inst6|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~2 .lut_mask = 16'hA0DD;
defparam \inst6|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// !\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 .lut_mask = 16'hAAD8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneii_lcell_comb \inst6|Mux23~2 (
// Equation(s):
// \inst6|Mux23~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~16_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux23~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux23~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst6|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~2 .lut_mask = 16'hE545;
defparam \inst6|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneii_lcell_comb \inst6|Mux26~2 (
// Equation(s):
// \inst6|Mux26~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~10_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux26~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux26~4_combout ),
	.datab(\inst6|Mux17~3_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst6|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~2 .lut_mask = 16'hCB0B;
defparam \inst6|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneii_lcell_comb \inst6|Mux29~2 (
// Equation(s):
// \inst6|Mux29~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Mux17~3_combout  & ((\inst6|Add1~4_combout )))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux29~4_combout )) # (!\inst6|Mux17~3_combout )))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux17~3_combout ),
	.datac(\inst6|Mux29~4_combout ),
	.datad(\inst6|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~2 .lut_mask = 16'hD951;
defparam \inst6|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneii_lcell_comb \inst6|Mux0~10 (
// Equation(s):
// \inst6|Mux0~10_combout  = (\inst5|ULAopcode[1]~1_combout  & (((\inst4|data1[0]~671_combout  & \inst30|out[0]~31_combout )))) # (!\inst5|ULAopcode[1]~1_combout  & (\inst6|Add0~0_combout ))

	.dataa(\inst5|ULAopcode[1]~1_combout ),
	.datab(\inst6|Add0~0_combout ),
	.datac(\inst4|data1[0]~671_combout ),
	.datad(\inst30|out[0]~31_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~10 .lut_mask = 16'hE444;
defparam \inst6|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y37_N9
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X42_Y38_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X42_Y38_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAACC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneii_lcell_comb \inst18|out[2]~2 (
// Equation(s):
// \inst18|out[2]~2_combout  = (\inst36|Jal~combout ) # ((\inst36|RegDst~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13])) # (!\inst36|RegDst~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst36|Jal~combout ),
	.datad(\inst36|RegDst~combout ),
	.cin(gnd),
	.combout(\inst18|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|out[2]~2 .lut_mask = 16'hFAFC;
defparam \inst18|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneii_lcell_comb \inst1|out[30]~1 (
// Equation(s):
// \inst1|out[30]~1_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~56_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(\inst36|Jal~combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst12|inst|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst1|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[30]~1 .lut_mask = 16'hAF05;
defparam \inst1|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneii_lcell_comb \inst1|out[28]~5 (
// Equation(s):
// \inst1|out[28]~5_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~52_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst36|Jal~combout ),
	.datac(\inst12|inst|Add0~52_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|out[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[28]~5 .lut_mask = 16'hD1D1;
defparam \inst1|out[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2] = (\inst6|Mux17~6_combout  & (\inst36|EscreveMem~combout  & !\inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~6_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] .lut_mask = 16'h0088;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2] = (!\inst6|Mux17~6_combout  & (\inst36|EscreveMem~combout  & \inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~6_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] .lut_mask = 16'h4400;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2] = (!\inst6|Mux17~6_combout  & (\inst36|EscreveMem~combout  & !\inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~6_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] .lut_mask = 16'h0044;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2] = (\inst6|Mux17~6_combout  & (\inst36|EscreveMem~combout  & \inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~6_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] .lut_mask = 16'h8800;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneii_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = (!\inst6|Add1~58_combout  & (!\inst6|Add1~60_combout  & (!\inst6|Add1~62_combout  & !\inst6|Add1~56_combout )))

	.dataa(\inst6|Add1~58_combout ),
	.datab(\inst6|Add1~60_combout ),
	.datac(\inst6|Add1~62_combout ),
	.datad(\inst6|Add1~56_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~0 .lut_mask = 16'h0001;
defparam \inst6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneii_lcell_comb \inst6|Equal0~7 (
// Equation(s):
// \inst6|Equal0~7_combout  = (!\inst6|Add1~10_combout  & (!\inst6|Add1~12_combout  & (!\inst6|Add1~14_combout  & !\inst6|Add1~8_combout )))

	.dataa(\inst6|Add1~10_combout ),
	.datab(\inst6|Add1~12_combout ),
	.datac(\inst6|Add1~14_combout ),
	.datad(\inst6|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~7 .lut_mask = 16'h0001;
defparam \inst6|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneii_lcell_comb \inst9|out[22]~9 (
// Equation(s):
// \inst9|out[22]~9_combout  = (\inst6|Equal0~9_combout  & ((\inst6|Equal0~4_combout  & (\inst36|OpULA [0])) # (!\inst6|Equal0~4_combout  & ((\inst36|BNE~combout ))))) # (!\inst6|Equal0~9_combout  & (((\inst36|BNE~combout ))))

	.dataa(\inst36|OpULA [0]),
	.datab(\inst6|Equal0~9_combout ),
	.datac(\inst36|BNE~combout ),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst9|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~9 .lut_mask = 16'hB8F0;
defparam \inst9|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y37_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X43_Y37_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2C08;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hCE02;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .lut_mask = 16'hFFE0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y38_N15
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCFF_X53_Y38_N17
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCFF_X53_Y38_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCFF_X53_Y38_N13
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]));

// Location: LCCOMB_X53_Y38_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y47_N7
cycloneii_lcell_ff \inst32|i[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [3]));

// Location: LCCOMB_X45_Y47_N20
cycloneii_lcell_comb \inst32|Equal0~0 (
// Equation(s):
// \inst32|Equal0~0_combout  = (\inst32|i [0] & (!\inst32|i [2] & (!\inst32|i [3] & !\inst32|i [1])))

	.dataa(\inst32|i [0]),
	.datab(\inst32|i [2]),
	.datac(\inst32|i [3]),
	.datad(\inst32|i [1]),
	.cin(gnd),
	.combout(\inst32|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~0 .lut_mask = 16'h0002;
defparam \inst32|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y47_N13
cycloneii_lcell_ff \inst32|i[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [6]));

// Location: LCFF_X44_Y47_N17
cycloneii_lcell_ff \inst32|i[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [8]));

// Location: LCFF_X44_Y47_N25
cycloneii_lcell_ff \inst32|i[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [12]));

// Location: LCFF_X44_Y46_N11
cycloneii_lcell_ff \inst32|i[21] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [21]));

// Location: LCFF_X44_Y46_N13
cycloneii_lcell_ff \inst32|i[22] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [22]));

// Location: LCCOMB_X45_Y47_N6
cycloneii_lcell_comb \inst32|Equal0~6 (
// Equation(s):
// \inst32|Equal0~6_combout  = (!\inst32|i [21] & (!\inst32|i [20] & (!\inst32|i [22] & !\inst32|i [23])))

	.dataa(\inst32|i [21]),
	.datab(\inst32|i [20]),
	.datac(\inst32|i [22]),
	.datad(\inst32|i [23]),
	.cin(gnd),
	.combout(\inst32|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~6 .lut_mask = 16'h0001;
defparam \inst32|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y46_N31
cycloneii_lcell_ff \inst32|i[31] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [31]));

// Location: LCCOMB_X43_Y38_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N26
cycloneii_lcell_comb \inst36|WideOr7~0 (
// Equation(s):
// \inst36|WideOr7~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # ((!\inst36|Decoder0~1_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # (\inst36|WideOr0~0_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\inst36|WideOr0~0_combout ),
	.datad(\inst36|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr7~0 .lut_mask = 16'hAAFE;
defparam \inst36|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneii_lcell_comb \inst36|Decoder0~5 (
// Equation(s):
// \inst36|Decoder0~5_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & 
// \inst36|Jump~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst36|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst36|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~5 .lut_mask = 16'h4000;
defparam \inst36|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneii_lcell_comb \inst36|Jump~1 (
// Equation(s):
// \inst36|Jump~1_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\inst36|Jump~0_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(\inst36|Jump~0_combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.cin(gnd),
	.combout(\inst36|Jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Jump~1 .lut_mask = 16'h0088;
defparam \inst36|Jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0005;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h9900;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y37_N7
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X43_Y37_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0E0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .lut_mask = 16'hFFBF;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hFF40;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'h3210;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'h2230;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'h3210;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .lut_mask = 16'h3210;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0084;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y37_N29
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X43_Y37_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0E0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h40C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneii_lcell_comb \inst6|Mux2~4 (
// Equation(s):
// \inst6|Mux2~4_combout  = (\inst6|Add0~58_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~58_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~4 .lut_mask = 16'h444C;
defparam \inst6|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneii_lcell_comb \inst6|Mux3~4 (
// Equation(s):
// \inst6|Mux3~4_combout  = (\inst6|Add0~56_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst6|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~4 .lut_mask = 16'h5700;
defparam \inst6|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneii_lcell_comb \inst6|Mux4~4 (
// Equation(s):
// \inst6|Mux4~4_combout  = (\inst6|Add0~54_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst6|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~4 .lut_mask = 16'h5700;
defparam \inst6|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneii_lcell_comb \inst6|Mux6~4 (
// Equation(s):
// \inst6|Mux6~4_combout  = (\inst6|Add0~50_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst6|Add0~50_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~4 .lut_mask = 16'h3070;
defparam \inst6|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneii_lcell_comb \inst6|Mux10~4 (
// Equation(s):
// \inst6|Mux10~4_combout  = (\inst6|Add0~42_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst6|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~4 .lut_mask = 16'h3700;
defparam \inst6|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneii_lcell_comb \inst6|Mux12~4 (
// Equation(s):
// \inst6|Mux12~4_combout  = (\inst6|Add0~38_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst6|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~4 .lut_mask = 16'h5700;
defparam \inst6|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneii_lcell_comb \inst6|Mux14~4 (
// Equation(s):
// \inst6|Mux14~4_combout  = (\inst6|Add0~34_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~34_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~4 .lut_mask = 16'h444C;
defparam \inst6|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneii_lcell_comb \inst6|Mux21~4 (
// Equation(s):
// \inst6|Mux21~4_combout  = (\inst6|Add0~20_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst6|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~4 .lut_mask = 16'h1F00;
defparam \inst6|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneii_lcell_comb \inst6|Mux23~4 (
// Equation(s):
// \inst6|Mux23~4_combout  = (\inst6|Add0~16_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~16_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneii_lcell_comb \inst6|Mux26~4 (
// Equation(s):
// \inst6|Mux26~4_combout  = (\inst6|Add0~10_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~10_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~4 .lut_mask = 16'h444C;
defparam \inst6|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneii_lcell_comb \inst6|Mux29~4 (
// Equation(s):
// \inst6|Mux29~4_combout  = (\inst6|Add0~4_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~4 .lut_mask = 16'h1F00;
defparam \inst6|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneii_lcell_comb \inst6|Mux0~13 (
// Equation(s):
// \inst6|Mux0~13_combout  = (\inst6|Add1~0_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(vcc),
	.datac(\inst6|Add1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~13 .lut_mask = 16'h50F0;
defparam \inst6|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3F00;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hCD05;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
cycloneii_lcell_comb \inst36|EscreveMem (
// Equation(s):
// \inst36|EscreveMem~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr7~0_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|EscreveMem~combout )))

	.dataa(vcc),
	.datab(\inst36|WideOr7~0_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|EscreveMem~combout ),
	.cin(gnd),
	.combout(\inst36|EscreveMem~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|EscreveMem .lut_mask = 16'hCFC0;
defparam \inst36|EscreveMem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hE4A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y36_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X40_Y38_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h008E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hF0C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y38_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X43_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X40_Y38_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X40_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCFF_X41_Y36_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X42_Y36_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h0188;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X40_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y37_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCFF_X40_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X40_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y37_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X40_Y37_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X42_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19 .lut_mask = 16'h029E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~19_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20 .lut_mask = 16'hAFAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0054;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h00F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .lut_mask = 16'h111B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 .lut_mask = 16'h5757;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .lut_mask = 16'h9A74;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .lut_mask = 16'h444D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X41_Y38_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X42_Y37_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X42_Y37_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X42_Y37_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X42_Y37_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X42_Y37_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X42_Y37_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X41_Y38_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X41_Y38_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X41_Y38_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X41_Y38_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: LCCOMB_X43_Y38_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y38_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X42_Y37_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X41_Y38_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X42_Y37_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X42_Y37_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X42_Y37_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X42_Y37_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X42_Y37_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y37_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X40_Y37_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y37_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X41_Y37_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X41_Y37_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y37_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X41_Y37_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hBA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y37_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X41_Y37_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X41_Y37_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hC001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hA3A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h4C4C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y37_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X40_Y37_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y37_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X42_Y37_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h00C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y38_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X41_Y38_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X40_Y38_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y37_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.sdata(\~QIC_CREATED_GND~I_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X42_Y38_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y38_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X42_Y38_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X41_Y38_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h7042;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X41_Y38_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h020A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X43_Y38_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y38_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X43_Y38_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y38_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X43_Y38_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .lut_mask = 16'hA080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h2230;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X53_Y38_N11
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X53_Y38_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hA000;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h3210;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y38_N5
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X53_Y38_N30
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .lut_mask = 16'hFFEE;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N9
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X56_Y38_N10
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hA50A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y38_N29
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]));

// Location: LCFF_X56_Y38_N27
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]));

// Location: LCFF_X56_Y38_N25
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X56_Y38_N23
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X56_Y38_N21
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X56_Y38_N19
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X56_Y38_N17
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X56_Y38_N15
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X56_Y38_N13
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X56_Y38_N11
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X56_Y38_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y38_N1
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X41_Y38_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hB080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X42_Y38_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y38_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X42_Y38_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X56_Y38_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X40_Y38_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y38_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X56_Y38_N4
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N5
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X41_Y38_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCFF_X56_Y38_N7
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X56_Y38_N30
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N31
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X41_Y38_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X42_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y38_N25
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X41_Y38_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y38_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X40_Y38_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y38_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X40_Y38_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h535C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hFF2A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X43_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X40_Y37_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y36_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X42_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'hC0D5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y36_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X42_Y36_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X42_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCFF_X42_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X42_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h0417;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h441A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCFF_X41_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X41_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X41_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X40_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X40_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder .lut_mask = 16'hAAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y36_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X40_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X40_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X40_Y36_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X40_Y38_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1535;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y38_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X40_Y38_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X43_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCFF_X43_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X43_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X43_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X43_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X43_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X43_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X43_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X43_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X43_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y36_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X43_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneii_lcell_comb \inst12|inst|Add0~0 (
// Equation(s):
// \inst12|inst|Add0~0_combout  = \inst24|PC [2] $ (VCC)
// \inst12|inst|Add0~1  = CARRY(\inst24|PC [2])

	.dataa(\inst24|PC [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|inst|Add0~0_combout ),
	.cout(\inst12|inst|Add0~1 ));
// synopsys translate_off
defparam \inst12|inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst12|inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneii_lcell_comb \inst12|inst|Add0~2 (
// Equation(s):
// \inst12|inst|Add0~2_combout  = (\inst24|PC [3] & (!\inst12|inst|Add0~1 )) # (!\inst24|PC [3] & ((\inst12|inst|Add0~1 ) # (GND)))
// \inst12|inst|Add0~3  = CARRY((!\inst12|inst|Add0~1 ) # (!\inst24|PC [3]))

	.dataa(vcc),
	.datab(\inst24|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~1 ),
	.combout(\inst12|inst|Add0~2_combout ),
	.cout(\inst12|inst|Add0~3 ));
// synopsys translate_off
defparam \inst12|inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneii_lcell_comb \inst12|inst|Add0~4 (
// Equation(s):
// \inst12|inst|Add0~4_combout  = (\inst24|PC [4] & (\inst12|inst|Add0~3  $ (GND))) # (!\inst24|PC [4] & (!\inst12|inst|Add0~3  & VCC))
// \inst12|inst|Add0~5  = CARRY((\inst24|PC [4] & !\inst12|inst|Add0~3 ))

	.dataa(vcc),
	.datab(\inst24|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~3 ),
	.combout(\inst12|inst|Add0~4_combout ),
	.cout(\inst12|inst|Add0~5 ));
// synopsys translate_off
defparam \inst12|inst|Add0~4 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneii_lcell_comb \inst12|inst|Add0~6 (
// Equation(s):
// \inst12|inst|Add0~6_combout  = (\inst24|PC [5] & (!\inst12|inst|Add0~5 )) # (!\inst24|PC [5] & ((\inst12|inst|Add0~5 ) # (GND)))
// \inst12|inst|Add0~7  = CARRY((!\inst12|inst|Add0~5 ) # (!\inst24|PC [5]))

	.dataa(\inst24|PC [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~5 ),
	.combout(\inst12|inst|Add0~6_combout ),
	.cout(\inst12|inst|Add0~7 ));
// synopsys translate_off
defparam \inst12|inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneii_lcell_comb \inst9|out[5]~28 (
// Equation(s):
// \inst9|out[5]~28_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~6_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~6_combout )))

	.dataa(\inst11|inst2|Add0~6_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst9|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[5]~28 .lut_mask = 16'hBB88;
defparam \inst9|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneii_lcell_comb \inst12|inst|Add0~8 (
// Equation(s):
// \inst12|inst|Add0~8_combout  = (\inst24|PC [6] & (\inst12|inst|Add0~7  $ (GND))) # (!\inst24|PC [6] & (!\inst12|inst|Add0~7  & VCC))
// \inst12|inst|Add0~9  = CARRY((\inst24|PC [6] & !\inst12|inst|Add0~7 ))

	.dataa(vcc),
	.datab(\inst24|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~7 ),
	.combout(\inst12|inst|Add0~8_combout ),
	.cout(\inst12|inst|Add0~9 ));
// synopsys translate_off
defparam \inst12|inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneii_lcell_comb \inst9|out[6]~27 (
// Equation(s):
// \inst9|out[6]~27_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~8_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~8_combout )))

	.dataa(\inst11|inst2|Add0~8_combout ),
	.datab(\inst12|inst|Add0~8_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[6]~27 .lut_mask = 16'hAACC;
defparam \inst9|out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneii_lcell_comb \inst12|inst|Add0~10 (
// Equation(s):
// \inst12|inst|Add0~10_combout  = (\inst24|PC [7] & (!\inst12|inst|Add0~9 )) # (!\inst24|PC [7] & ((\inst12|inst|Add0~9 ) # (GND)))
// \inst12|inst|Add0~11  = CARRY((!\inst12|inst|Add0~9 ) # (!\inst24|PC [7]))

	.dataa(vcc),
	.datab(\inst24|PC [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~9 ),
	.combout(\inst12|inst|Add0~10_combout ),
	.cout(\inst12|inst|Add0~11 ));
// synopsys translate_off
defparam \inst12|inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneii_lcell_comb \inst9|out[7]~26 (
// Equation(s):
// \inst9|out[7]~26_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~10_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~10_combout )))

	.dataa(\inst11|inst2|Add0~10_combout ),
	.datab(\inst12|inst|Add0~10_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[7]~26 .lut_mask = 16'hAACC;
defparam \inst9|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneii_lcell_comb \inst12|inst|Add0~12 (
// Equation(s):
// \inst12|inst|Add0~12_combout  = (\inst24|PC [8] & (\inst12|inst|Add0~11  $ (GND))) # (!\inst24|PC [8] & (!\inst12|inst|Add0~11  & VCC))
// \inst12|inst|Add0~13  = CARRY((\inst24|PC [8] & !\inst12|inst|Add0~11 ))

	.dataa(\inst24|PC [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~11 ),
	.combout(\inst12|inst|Add0~12_combout ),
	.cout(\inst12|inst|Add0~13 ));
// synopsys translate_off
defparam \inst12|inst|Add0~12 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneii_lcell_comb \inst9|out[8]~25 (
// Equation(s):
// \inst9|out[8]~25_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~12_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~12_combout )))

	.dataa(\inst11|inst2|Add0~12_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst9|out[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[8]~25 .lut_mask = 16'hBB88;
defparam \inst9|out[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneii_lcell_comb \inst12|inst|Add0~14 (
// Equation(s):
// \inst12|inst|Add0~14_combout  = (\inst24|PC [9] & (!\inst12|inst|Add0~13 )) # (!\inst24|PC [9] & ((\inst12|inst|Add0~13 ) # (GND)))
// \inst12|inst|Add0~15  = CARRY((!\inst12|inst|Add0~13 ) # (!\inst24|PC [9]))

	.dataa(\inst24|PC [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~13 ),
	.combout(\inst12|inst|Add0~14_combout ),
	.cout(\inst12|inst|Add0~15 ));
// synopsys translate_off
defparam \inst12|inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneii_lcell_comb \inst9|out[9]~24 (
// Equation(s):
// \inst9|out[9]~24_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~14_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~14_combout )))

	.dataa(\inst11|inst2|Add0~14_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst9|out[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[9]~24 .lut_mask = 16'hBB88;
defparam \inst9|out[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneii_lcell_comb \inst12|inst|Add0~16 (
// Equation(s):
// \inst12|inst|Add0~16_combout  = (\inst24|PC [10] & (\inst12|inst|Add0~15  $ (GND))) # (!\inst24|PC [10] & (!\inst12|inst|Add0~15  & VCC))
// \inst12|inst|Add0~17  = CARRY((\inst24|PC [10] & !\inst12|inst|Add0~15 ))

	.dataa(\inst24|PC [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~15 ),
	.combout(\inst12|inst|Add0~16_combout ),
	.cout(\inst12|inst|Add0~17 ));
// synopsys translate_off
defparam \inst12|inst|Add0~16 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneii_lcell_comb \inst12|inst|Add0~18 (
// Equation(s):
// \inst12|inst|Add0~18_combout  = (\inst24|PC [11] & (!\inst12|inst|Add0~17 )) # (!\inst24|PC [11] & ((\inst12|inst|Add0~17 ) # (GND)))
// \inst12|inst|Add0~19  = CARRY((!\inst12|inst|Add0~17 ) # (!\inst24|PC [11]))

	.dataa(vcc),
	.datab(\inst24|PC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~17 ),
	.combout(\inst12|inst|Add0~18_combout ),
	.cout(\inst12|inst|Add0~19 ));
// synopsys translate_off
defparam \inst12|inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneii_lcell_comb \inst12|inst|Add0~20 (
// Equation(s):
// \inst12|inst|Add0~20_combout  = (\inst24|PC [12] & (\inst12|inst|Add0~19  $ (GND))) # (!\inst24|PC [12] & (!\inst12|inst|Add0~19  & VCC))
// \inst12|inst|Add0~21  = CARRY((\inst24|PC [12] & !\inst12|inst|Add0~19 ))

	.dataa(vcc),
	.datab(\inst24|PC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~19 ),
	.combout(\inst12|inst|Add0~20_combout ),
	.cout(\inst12|inst|Add0~21 ));
// synopsys translate_off
defparam \inst12|inst|Add0~20 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneii_lcell_comb \inst11|inst2|Add0~18 (
// Equation(s):
// \inst11|inst2|Add0~18_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((\inst12|inst|Add0~18_combout  & (\inst11|inst2|Add0~17  & VCC)) # (!\inst12|inst|Add0~18_combout  & (!\inst11|inst2|Add0~17 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((\inst12|inst|Add0~18_combout  & (!\inst11|inst2|Add0~17 )) # (!\inst12|inst|Add0~18_combout  & ((\inst11|inst2|Add0~17 ) # (GND)))))
// \inst11|inst2|Add0~19  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst12|inst|Add0~18_combout  & !\inst11|inst2|Add0~17 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((!\inst11|inst2|Add0~17 ) 
// # (!\inst12|inst|Add0~18_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst12|inst|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~17 ),
	.combout(\inst11|inst2|Add0~18_combout ),
	.cout(\inst11|inst2|Add0~19 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~18 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneii_lcell_comb \inst11|inst2|Add0~20 (
// Equation(s):
// \inst11|inst2|Add0~20_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10] $ (\inst12|inst|Add0~20_combout  $ (!\inst11|inst2|Add0~19 )))) # (GND)
// \inst11|inst2|Add0~21  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ((\inst12|inst|Add0~20_combout ) # (!\inst11|inst2|Add0~19 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10] & 
// (\inst12|inst|Add0~20_combout  & !\inst11|inst2|Add0~19 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(\inst12|inst|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~19 ),
	.combout(\inst11|inst2|Add0~20_combout ),
	.cout(\inst11|inst2|Add0~21 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~20 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneii_lcell_comb \inst9|out[12]~21 (
// Equation(s):
// \inst9|out[12]~21_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~20_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~20_combout )))

	.dataa(\inst~0_combout ),
	.datab(\inst11|inst2|Add0~20_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst9|out[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[12]~21 .lut_mask = 16'hDD88;
defparam \inst9|out[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y42
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFCCC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y42
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .lut_mask = 16'hFFEC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N15
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: M4K_X64_Y38
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hE4E4;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N1
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X63_Y38_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hF5A0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N27
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X67_Y31_N24
cycloneii_lcell_comb \inst11|inst2|Add0~22 (
// Equation(s):
// \inst11|inst2|Add0~22_combout  = (\inst12|inst|Add0~22_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (\inst11|inst2|Add0~21  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] & 
// (!\inst11|inst2|Add0~21 )))) # (!\inst12|inst|Add0~22_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (!\inst11|inst2|Add0~21 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ((\inst11|inst2|Add0~21 
// ) # (GND)))))
// \inst11|inst2|Add0~23  = CARRY((\inst12|inst|Add0~22_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11] & !\inst11|inst2|Add0~21 )) # (!\inst12|inst|Add0~22_combout  & ((!\inst11|inst2|Add0~21 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\inst12|inst|Add0~22_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~21 ),
	.combout(\inst11|inst2|Add0~22_combout ),
	.cout(\inst11|inst2|Add0~23 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~22 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneii_lcell_comb \inst12|inst|Add0~22 (
// Equation(s):
// \inst12|inst|Add0~22_combout  = (\inst24|PC [13] & (!\inst12|inst|Add0~21 )) # (!\inst24|PC [13] & ((\inst12|inst|Add0~21 ) # (GND)))
// \inst12|inst|Add0~23  = CARRY((!\inst12|inst|Add0~21 ) # (!\inst24|PC [13]))

	.dataa(vcc),
	.datab(\inst24|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~21 ),
	.combout(\inst12|inst|Add0~22_combout ),
	.cout(\inst12|inst|Add0~23 ));
// synopsys translate_off
defparam \inst12|inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneii_lcell_comb \inst9|out[13]~20 (
// Equation(s):
// \inst9|out[13]~20_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~22_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~22_combout )))

	.dataa(\inst~0_combout ),
	.datab(\inst11|inst2|Add0~22_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst9|out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[13]~20 .lut_mask = 16'hDD88;
defparam \inst9|out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y18
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M4K_X84_Y21
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N23
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]));

// Location: LCCOMB_X56_Y21_N0
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF3C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N1
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]));

// Location: LCCOMB_X56_Y21_N10
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF3C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N11
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]));

// Location: LCCOMB_X57_Y21_N8
cycloneii_lcell_comb \inst36|WideOr0~0 (
// Equation(s):
// \inst36|WideOr0~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26])))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr0~0 .lut_mask = 16'hDA0C;
defparam \inst36|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N16
cycloneii_lcell_comb \inst36|Decoder0~0 (
// Equation(s):
// \inst36|Decoder0~0_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.cin(gnd),
	.combout(\inst36|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~0 .lut_mask = 16'h4000;
defparam \inst36|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N18
cycloneii_lcell_comb \inst36|WideOr0~1 (
// Equation(s):
// \inst36|WideOr0~1_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\inst36|Decoder0~0_combout ) # ((!\inst36|WideOr0~0_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst36|WideOr0~0_combout ),
	.datac(\inst36|Decoder0~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.cin(gnd),
	.combout(\inst36|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr0~1 .lut_mask = 16'h5051;
defparam \inst36|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \inst36|WideOr0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst36|WideOr0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst36|WideOr0~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst36|WideOr0~1clkctrl .clock_type = "global clock";
defparam \inst36|WideOr0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneii_lcell_comb \inst36|Jump (
// Equation(s):
// \inst36|Jump~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Jump~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|Jump~combout )))

	.dataa(\inst36|Jump~1_combout ),
	.datab(vcc),
	.datac(\inst36|Jump~combout ),
	.datad(\inst36|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst36|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Jump .lut_mask = 16'hAAF0;
defparam \inst36|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N29
cycloneii_lcell_ff \inst24|PC[13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[13]~20_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [13]));

// Location: M4K_X64_Y37
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N29
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCFF_X66_Y31_N31
cycloneii_lcell_ff \inst24|PC[12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[12]~21_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [12]));

// Location: M4K_X64_Y34
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N5
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X63_Y38_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hACAC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N7
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X67_Y31_N2
cycloneii_lcell_comb \inst11|inst2|Add0~0 (
// Equation(s):
// \inst11|inst2|Add0~0_combout  = (\inst12|inst|Add0~0_combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] $ (VCC))) # (!\inst12|inst|Add0~0_combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & VCC))
// \inst11|inst2|Add0~1  = CARRY((\inst12|inst|Add0~0_combout  & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]))

	.dataa(\inst12|inst|Add0~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|inst2|Add0~0_combout ),
	.cout(\inst11|inst2|Add0~1 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst11|inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneii_lcell_comb \inst11|inst2|Add0~4 (
// Equation(s):
// \inst11|inst2|Add0~4_combout  = ((\inst12|inst|Add0~4_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (!\inst11|inst2|Add0~3 )))) # (GND)
// \inst11|inst2|Add0~5  = CARRY((\inst12|inst|Add0~4_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\inst11|inst2|Add0~3 ))) # (!\inst12|inst|Add0~4_combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a 
// [2] & !\inst11|inst2|Add0~3 )))

	.dataa(\inst12|inst|Add0~4_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~3 ),
	.combout(\inst11|inst2|Add0~4_combout ),
	.cout(\inst11|inst2|Add0~5 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneii_lcell_comb \inst11|inst2|Add0~16 (
// Equation(s):
// \inst11|inst2|Add0~16_combout  = ((\inst12|inst|Add0~16_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8] $ (!\inst11|inst2|Add0~15 )))) # (GND)
// \inst11|inst2|Add0~17  = CARRY((\inst12|inst|Add0~16_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]) # (!\inst11|inst2|Add0~15 ))) # (!\inst12|inst|Add0~16_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8] & !\inst11|inst2|Add0~15 )))

	.dataa(\inst12|inst|Add0~16_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~15 ),
	.combout(\inst11|inst2|Add0~16_combout ),
	.cout(\inst11|inst2|Add0~17 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~16 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneii_lcell_comb \inst9|out[11]~22 (
// Equation(s):
// \inst9|out[11]~22_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~18_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~18_combout ))

	.dataa(\inst12|inst|Add0~18_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst9|out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[11]~22 .lut_mask = 16'hEE22;
defparam \inst9|out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y41
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N31
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCFF_X65_Y31_N27
cycloneii_lcell_ff \inst24|PC[11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[11]~22_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [11]));

// Location: M4K_X84_Y38
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N9
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X66_Y31_N0
cycloneii_lcell_comb \inst9|out[10]~23 (
// Equation(s):
// \inst9|out[10]~23_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~16_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~16_combout )))

	.dataa(\inst~0_combout ),
	.datab(\inst11|inst2|Add0~16_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst9|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[10]~23 .lut_mask = 16'hDD88;
defparam \inst9|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N1
cycloneii_lcell_ff \inst24|PC[10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[10]~23_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [10]));

// Location: M4K_X64_Y36
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N19
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCFF_X62_Y30_N29
cycloneii_lcell_ff \inst24|PC[9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[9]~24_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [9]));

// Location: LCCOMB_X63_Y38_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hAFA0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N21
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCFF_X66_Y31_N11
cycloneii_lcell_ff \inst24|PC[8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[8]~25_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [8]));

// Location: M4K_X64_Y39
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N23
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCFF_X65_Y31_N13
cycloneii_lcell_ff \inst24|PC[7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[7]~26_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [7]));

// Location: M4K_X55_Y42
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hCFC0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N25
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCFF_X63_Y30_N19
cycloneii_lcell_ff \inst24|PC[6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[6]~27_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [6]));

// Location: M4K_X84_Y40
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N11
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCFF_X65_Y31_N23
cycloneii_lcell_ff \inst24|PC[5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[5]~28_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [5]));

// Location: LCCOMB_X63_Y30_N12
cycloneii_lcell_comb \inst9|out[4]~29 (
// Equation(s):
// \inst9|out[4]~29_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~4_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~4_combout ))

	.dataa(\inst12|inst|Add0~4_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst9|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[4]~29 .lut_mask = 16'hEE22;
defparam \inst9|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N13
cycloneii_lcell_ff \inst24|PC[4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[4]~29_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [4]));

// Location: M4K_X55_Y24
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]));

// Location: M4K_X64_Y21
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N28
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N29
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]));

// Location: M4K_X84_Y24
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N14
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N15
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]));

// Location: M4K_X64_Y20
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N8
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N9
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]));

// Location: M4K_X64_Y19
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M4K_X55_Y19
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y20
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N16
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N17
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]));

// Location: LCCOMB_X56_Y21_N18
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF3C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N19
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]));

// Location: LCCOMB_X56_Y21_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF3C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N13
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]));

// Location: LCCOMB_X57_Y21_N12
cycloneii_lcell_comb \inst36|Jump~0 (
// Equation(s):
// \inst36|Jump~0_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst36|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Jump~0 .lut_mask = 16'h0101;
defparam \inst36|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneii_lcell_comb \inst36|Decoder0~2 (
// Equation(s):
// \inst36|Decoder0~2_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & 
// \inst36|Jump~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst36|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst36|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~2 .lut_mask = 16'h0800;
defparam \inst36|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneii_lcell_comb \inst36|Jal (
// Equation(s):
// \inst36|Jal~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~2_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|Jal~combout )))

	.dataa(vcc),
	.datab(\inst36|Decoder0~2_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst36|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst36|Jal~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Jal .lut_mask = 16'hCCF0;
defparam \inst36|Jal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N26
cycloneii_lcell_comb \inst32|Equal0~3 (
// Equation(s):
// \inst32|Equal0~3_combout  = (!\inst32|i [12] & (!\inst32|i [13] & (!\inst32|i [15] & !\inst32|i [14])))

	.dataa(\inst32|i [12]),
	.datab(\inst32|i [13]),
	.datac(\inst32|i [15]),
	.datad(\inst32|i [14]),
	.cin(gnd),
	.combout(\inst32|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~3 .lut_mask = 16'h0001;
defparam \inst32|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N20
cycloneii_lcell_comb \inst32|Add0~20 (
// Equation(s):
// \inst32|Add0~20_combout  = (\inst32|i [10] & (\inst32|Add0~19  $ (GND))) # (!\inst32|i [10] & (!\inst32|Add0~19  & VCC))
// \inst32|Add0~21  = CARRY((\inst32|i [10] & !\inst32|Add0~19 ))

	.dataa(\inst32|i [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~19 ),
	.combout(\inst32|Add0~20_combout ),
	.cout(\inst32|Add0~21 ));
// synopsys translate_off
defparam \inst32|Add0~20 .lut_mask = 16'hA50A;
defparam \inst32|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N21
cycloneii_lcell_ff \inst32|i[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [10]));

// Location: LCCOMB_X45_Y47_N24
cycloneii_lcell_comb \inst32|Equal0~2 (
// Equation(s):
// \inst32|Equal0~2_combout  = (!\inst32|i [8] & (!\inst32|i [9] & (!\inst32|i [10] & !\inst32|i [11])))

	.dataa(\inst32|i [8]),
	.datab(\inst32|i [9]),
	.datac(\inst32|i [10]),
	.datad(\inst32|i [11]),
	.cin(gnd),
	.combout(\inst32|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~2 .lut_mask = 16'h0001;
defparam \inst32|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N10
cycloneii_lcell_comb \inst32|Add0~10 (
// Equation(s):
// \inst32|Add0~10_combout  = (\inst32|i [5] & (!\inst32|Add0~9 )) # (!\inst32|i [5] & ((\inst32|Add0~9 ) # (GND)))
// \inst32|Add0~11  = CARRY((!\inst32|Add0~9 ) # (!\inst32|i [5]))

	.dataa(\inst32|i [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~9 ),
	.combout(\inst32|Add0~10_combout ),
	.cout(\inst32|Add0~11 ));
// synopsys translate_off
defparam \inst32|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst32|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N11
cycloneii_lcell_ff \inst32|i[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [5]));

// Location: LCCOMB_X45_Y47_N22
cycloneii_lcell_comb \inst32|Equal0~1 (
// Equation(s):
// \inst32|Equal0~1_combout  = (!\inst32|i [6] & (!\inst32|i [7] & (!\inst32|i [5] & !\inst32|i [4])))

	.dataa(\inst32|i [6]),
	.datab(\inst32|i [7]),
	.datac(\inst32|i [5]),
	.datad(\inst32|i [4]),
	.cin(gnd),
	.combout(\inst32|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~1 .lut_mask = 16'h0001;
defparam \inst32|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N12
cycloneii_lcell_comb \inst32|Equal0~4 (
// Equation(s):
// \inst32|Equal0~4_combout  = (\inst32|Equal0~0_combout  & (\inst32|Equal0~3_combout  & (\inst32|Equal0~2_combout  & \inst32|Equal0~1_combout )))

	.dataa(\inst32|Equal0~0_combout ),
	.datab(\inst32|Equal0~3_combout ),
	.datac(\inst32|Equal0~2_combout ),
	.datad(\inst32|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst32|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~4 .lut_mask = 16'h8000;
defparam \inst32|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N18
cycloneii_lcell_comb \inst32|i~0 (
// Equation(s):
// \inst32|i~0_combout  = (\inst32|Add0~2_combout  & ((!\inst32|Equal0~4_combout ) # (!\inst32|Equal0~9_combout )))

	.dataa(\inst32|Add0~2_combout ),
	.datab(vcc),
	.datac(\inst32|Equal0~9_combout ),
	.datad(\inst32|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst32|i~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|i~0 .lut_mask = 16'h0AAA;
defparam \inst32|i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y47_N19
cycloneii_lcell_ff \inst32|i[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|i~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [1]));

// Location: LCCOMB_X44_Y47_N0
cycloneii_lcell_comb \inst32|Add0~0 (
// Equation(s):
// \inst32|Add0~0_combout  = \inst32|i [0] $ (VCC)
// \inst32|Add0~1  = CARRY(\inst32|i [0])

	.dataa(vcc),
	.datab(\inst32|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst32|Add0~0_combout ),
	.cout(\inst32|Add0~1 ));
// synopsys translate_off
defparam \inst32|Add0~0 .lut_mask = 16'h33CC;
defparam \inst32|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y47_N1
cycloneii_lcell_ff \inst32|i[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [0]));

// Location: LCCOMB_X44_Y47_N4
cycloneii_lcell_comb \inst32|Add0~4 (
// Equation(s):
// \inst32|Add0~4_combout  = (\inst32|i [2] & (\inst32|Add0~3  $ (GND))) # (!\inst32|i [2] & (!\inst32|Add0~3  & VCC))
// \inst32|Add0~5  = CARRY((\inst32|i [2] & !\inst32|Add0~3 ))

	.dataa(vcc),
	.datab(\inst32|i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~3 ),
	.combout(\inst32|Add0~4_combout ),
	.cout(\inst32|Add0~5 ));
// synopsys translate_off
defparam \inst32|Add0~4 .lut_mask = 16'hC30C;
defparam \inst32|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N5
cycloneii_lcell_ff \inst32|i[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [2]));

// Location: LCCOMB_X44_Y47_N8
cycloneii_lcell_comb \inst32|Add0~8 (
// Equation(s):
// \inst32|Add0~8_combout  = (\inst32|i [4] & (\inst32|Add0~7  $ (GND))) # (!\inst32|i [4] & (!\inst32|Add0~7  & VCC))
// \inst32|Add0~9  = CARRY((\inst32|i [4] & !\inst32|Add0~7 ))

	.dataa(vcc),
	.datab(\inst32|i [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~7 ),
	.combout(\inst32|Add0~8_combout ),
	.cout(\inst32|Add0~9 ));
// synopsys translate_off
defparam \inst32|Add0~8 .lut_mask = 16'hC30C;
defparam \inst32|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N9
cycloneii_lcell_ff \inst32|i[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [4]));

// Location: LCCOMB_X44_Y47_N14
cycloneii_lcell_comb \inst32|Add0~14 (
// Equation(s):
// \inst32|Add0~14_combout  = (\inst32|i [7] & (!\inst32|Add0~13 )) # (!\inst32|i [7] & ((\inst32|Add0~13 ) # (GND)))
// \inst32|Add0~15  = CARRY((!\inst32|Add0~13 ) # (!\inst32|i [7]))

	.dataa(vcc),
	.datab(\inst32|i [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~13 ),
	.combout(\inst32|Add0~14_combout ),
	.cout(\inst32|Add0~15 ));
// synopsys translate_off
defparam \inst32|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N15
cycloneii_lcell_ff \inst32|i[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [7]));

// Location: LCCOMB_X44_Y47_N18
cycloneii_lcell_comb \inst32|Add0~18 (
// Equation(s):
// \inst32|Add0~18_combout  = (\inst32|i [9] & (!\inst32|Add0~17 )) # (!\inst32|i [9] & ((\inst32|Add0~17 ) # (GND)))
// \inst32|Add0~19  = CARRY((!\inst32|Add0~17 ) # (!\inst32|i [9]))

	.dataa(vcc),
	.datab(\inst32|i [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~17 ),
	.combout(\inst32|Add0~18_combout ),
	.cout(\inst32|Add0~19 ));
// synopsys translate_off
defparam \inst32|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N19
cycloneii_lcell_ff \inst32|i[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [9]));

// Location: LCCOMB_X44_Y47_N22
cycloneii_lcell_comb \inst32|Add0~22 (
// Equation(s):
// \inst32|Add0~22_combout  = (\inst32|i [11] & (!\inst32|Add0~21 )) # (!\inst32|i [11] & ((\inst32|Add0~21 ) # (GND)))
// \inst32|Add0~23  = CARRY((!\inst32|Add0~21 ) # (!\inst32|i [11]))

	.dataa(vcc),
	.datab(\inst32|i [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~21 ),
	.combout(\inst32|Add0~22_combout ),
	.cout(\inst32|Add0~23 ));
// synopsys translate_off
defparam \inst32|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N23
cycloneii_lcell_ff \inst32|i[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [11]));

// Location: LCCOMB_X44_Y47_N26
cycloneii_lcell_comb \inst32|Add0~26 (
// Equation(s):
// \inst32|Add0~26_combout  = (\inst32|i [13] & (!\inst32|Add0~25 )) # (!\inst32|i [13] & ((\inst32|Add0~25 ) # (GND)))
// \inst32|Add0~27  = CARRY((!\inst32|Add0~25 ) # (!\inst32|i [13]))

	.dataa(vcc),
	.datab(\inst32|i [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~25 ),
	.combout(\inst32|Add0~26_combout ),
	.cout(\inst32|Add0~27 ));
// synopsys translate_off
defparam \inst32|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N27
cycloneii_lcell_ff \inst32|i[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [13]));

// Location: LCCOMB_X44_Y47_N28
cycloneii_lcell_comb \inst32|Add0~28 (
// Equation(s):
// \inst32|Add0~28_combout  = (\inst32|i [14] & (\inst32|Add0~27  $ (GND))) # (!\inst32|i [14] & (!\inst32|Add0~27  & VCC))
// \inst32|Add0~29  = CARRY((\inst32|i [14] & !\inst32|Add0~27 ))

	.dataa(vcc),
	.datab(\inst32|i [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~27 ),
	.combout(\inst32|Add0~28_combout ),
	.cout(\inst32|Add0~29 ));
// synopsys translate_off
defparam \inst32|Add0~28 .lut_mask = 16'hC30C;
defparam \inst32|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N29
cycloneii_lcell_ff \inst32|i[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [14]));

// Location: LCCOMB_X44_Y47_N30
cycloneii_lcell_comb \inst32|Add0~30 (
// Equation(s):
// \inst32|Add0~30_combout  = (\inst32|i [15] & (!\inst32|Add0~29 )) # (!\inst32|i [15] & ((\inst32|Add0~29 ) # (GND)))
// \inst32|Add0~31  = CARRY((!\inst32|Add0~29 ) # (!\inst32|i [15]))

	.dataa(vcc),
	.datab(\inst32|i [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~29 ),
	.combout(\inst32|Add0~30_combout ),
	.cout(\inst32|Add0~31 ));
// synopsys translate_off
defparam \inst32|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y47_N31
cycloneii_lcell_ff \inst32|i[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [15]));

// Location: LCCOMB_X44_Y46_N0
cycloneii_lcell_comb \inst32|Add0~32 (
// Equation(s):
// \inst32|Add0~32_combout  = (\inst32|i [16] & (\inst32|Add0~31  $ (GND))) # (!\inst32|i [16] & (!\inst32|Add0~31  & VCC))
// \inst32|Add0~33  = CARRY((\inst32|i [16] & !\inst32|Add0~31 ))

	.dataa(vcc),
	.datab(\inst32|i [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~31 ),
	.combout(\inst32|Add0~32_combout ),
	.cout(\inst32|Add0~33 ));
// synopsys translate_off
defparam \inst32|Add0~32 .lut_mask = 16'hC30C;
defparam \inst32|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N1
cycloneii_lcell_ff \inst32|i[16] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [16]));

// Location: LCCOMB_X44_Y46_N2
cycloneii_lcell_comb \inst32|Add0~34 (
// Equation(s):
// \inst32|Add0~34_combout  = (\inst32|i [17] & (!\inst32|Add0~33 )) # (!\inst32|i [17] & ((\inst32|Add0~33 ) # (GND)))
// \inst32|Add0~35  = CARRY((!\inst32|Add0~33 ) # (!\inst32|i [17]))

	.dataa(vcc),
	.datab(\inst32|i [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~33 ),
	.combout(\inst32|Add0~34_combout ),
	.cout(\inst32|Add0~35 ));
// synopsys translate_off
defparam \inst32|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N3
cycloneii_lcell_ff \inst32|i[17] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [17]));

// Location: LCCOMB_X44_Y46_N4
cycloneii_lcell_comb \inst32|Add0~36 (
// Equation(s):
// \inst32|Add0~36_combout  = (\inst32|i [18] & (\inst32|Add0~35  $ (GND))) # (!\inst32|i [18] & (!\inst32|Add0~35  & VCC))
// \inst32|Add0~37  = CARRY((\inst32|i [18] & !\inst32|Add0~35 ))

	.dataa(vcc),
	.datab(\inst32|i [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~35 ),
	.combout(\inst32|Add0~36_combout ),
	.cout(\inst32|Add0~37 ));
// synopsys translate_off
defparam \inst32|Add0~36 .lut_mask = 16'hC30C;
defparam \inst32|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N5
cycloneii_lcell_ff \inst32|i[18] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [18]));

// Location: LCCOMB_X44_Y46_N6
cycloneii_lcell_comb \inst32|Add0~38 (
// Equation(s):
// \inst32|Add0~38_combout  = (\inst32|i [19] & (!\inst32|Add0~37 )) # (!\inst32|i [19] & ((\inst32|Add0~37 ) # (GND)))
// \inst32|Add0~39  = CARRY((!\inst32|Add0~37 ) # (!\inst32|i [19]))

	.dataa(\inst32|i [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~37 ),
	.combout(\inst32|Add0~38_combout ),
	.cout(\inst32|Add0~39 ));
// synopsys translate_off
defparam \inst32|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst32|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N8
cycloneii_lcell_comb \inst32|Add0~40 (
// Equation(s):
// \inst32|Add0~40_combout  = (\inst32|i [20] & (\inst32|Add0~39  $ (GND))) # (!\inst32|i [20] & (!\inst32|Add0~39  & VCC))
// \inst32|Add0~41  = CARRY((\inst32|i [20] & !\inst32|Add0~39 ))

	.dataa(vcc),
	.datab(\inst32|i [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~39 ),
	.combout(\inst32|Add0~40_combout ),
	.cout(\inst32|Add0~41 ));
// synopsys translate_off
defparam \inst32|Add0~40 .lut_mask = 16'hC30C;
defparam \inst32|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N9
cycloneii_lcell_ff \inst32|i[20] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [20]));

// Location: LCCOMB_X44_Y46_N14
cycloneii_lcell_comb \inst32|Add0~46 (
// Equation(s):
// \inst32|Add0~46_combout  = (\inst32|i [23] & (!\inst32|Add0~45 )) # (!\inst32|i [23] & ((\inst32|Add0~45 ) # (GND)))
// \inst32|Add0~47  = CARRY((!\inst32|Add0~45 ) # (!\inst32|i [23]))

	.dataa(vcc),
	.datab(\inst32|i [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~45 ),
	.combout(\inst32|Add0~46_combout ),
	.cout(\inst32|Add0~47 ));
// synopsys translate_off
defparam \inst32|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N15
cycloneii_lcell_ff \inst32|i[23] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [23]));

// Location: LCCOMB_X44_Y46_N16
cycloneii_lcell_comb \inst32|Add0~48 (
// Equation(s):
// \inst32|Add0~48_combout  = (\inst32|i [24] & (\inst32|Add0~47  $ (GND))) # (!\inst32|i [24] & (!\inst32|Add0~47  & VCC))
// \inst32|Add0~49  = CARRY((\inst32|i [24] & !\inst32|Add0~47 ))

	.dataa(\inst32|i [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~47 ),
	.combout(\inst32|Add0~48_combout ),
	.cout(\inst32|Add0~49 ));
// synopsys translate_off
defparam \inst32|Add0~48 .lut_mask = 16'hA50A;
defparam \inst32|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N18
cycloneii_lcell_comb \inst32|Add0~50 (
// Equation(s):
// \inst32|Add0~50_combout  = (\inst32|i [25] & (!\inst32|Add0~49 )) # (!\inst32|i [25] & ((\inst32|Add0~49 ) # (GND)))
// \inst32|Add0~51  = CARRY((!\inst32|Add0~49 ) # (!\inst32|i [25]))

	.dataa(vcc),
	.datab(\inst32|i [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~49 ),
	.combout(\inst32|Add0~50_combout ),
	.cout(\inst32|Add0~51 ));
// synopsys translate_off
defparam \inst32|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N19
cycloneii_lcell_ff \inst32|i[25] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [25]));

// Location: LCCOMB_X44_Y46_N20
cycloneii_lcell_comb \inst32|Add0~52 (
// Equation(s):
// \inst32|Add0~52_combout  = (\inst32|i [26] & (\inst32|Add0~51  $ (GND))) # (!\inst32|i [26] & (!\inst32|Add0~51  & VCC))
// \inst32|Add0~53  = CARRY((\inst32|i [26] & !\inst32|Add0~51 ))

	.dataa(\inst32|i [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~51 ),
	.combout(\inst32|Add0~52_combout ),
	.cout(\inst32|Add0~53 ));
// synopsys translate_off
defparam \inst32|Add0~52 .lut_mask = 16'hA50A;
defparam \inst32|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N22
cycloneii_lcell_comb \inst32|Add0~54 (
// Equation(s):
// \inst32|Add0~54_combout  = (\inst32|i [27] & (!\inst32|Add0~53 )) # (!\inst32|i [27] & ((\inst32|Add0~53 ) # (GND)))
// \inst32|Add0~55  = CARRY((!\inst32|Add0~53 ) # (!\inst32|i [27]))

	.dataa(vcc),
	.datab(\inst32|i [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~53 ),
	.combout(\inst32|Add0~54_combout ),
	.cout(\inst32|Add0~55 ));
// synopsys translate_off
defparam \inst32|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N23
cycloneii_lcell_ff \inst32|i[27] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [27]));

// Location: LCCOMB_X44_Y46_N24
cycloneii_lcell_comb \inst32|Add0~56 (
// Equation(s):
// \inst32|Add0~56_combout  = (\inst32|i [28] & (\inst32|Add0~55  $ (GND))) # (!\inst32|i [28] & (!\inst32|Add0~55  & VCC))
// \inst32|Add0~57  = CARRY((\inst32|i [28] & !\inst32|Add0~55 ))

	.dataa(\inst32|i [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~55 ),
	.combout(\inst32|Add0~56_combout ),
	.cout(\inst32|Add0~57 ));
// synopsys translate_off
defparam \inst32|Add0~56 .lut_mask = 16'hA50A;
defparam \inst32|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N25
cycloneii_lcell_ff \inst32|i[28] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [28]));

// Location: LCCOMB_X44_Y46_N26
cycloneii_lcell_comb \inst32|Add0~58 (
// Equation(s):
// \inst32|Add0~58_combout  = (\inst32|i [29] & (!\inst32|Add0~57 )) # (!\inst32|i [29] & ((\inst32|Add0~57 ) # (GND)))
// \inst32|Add0~59  = CARRY((!\inst32|Add0~57 ) # (!\inst32|i [29]))

	.dataa(vcc),
	.datab(\inst32|i [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst32|Add0~57 ),
	.combout(\inst32|Add0~58_combout ),
	.cout(\inst32|Add0~59 ));
// synopsys translate_off
defparam \inst32|Add0~58 .lut_mask = 16'h3C3F;
defparam \inst32|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y46_N27
cycloneii_lcell_ff \inst32|i[29] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [29]));

// Location: LCFF_X44_Y46_N29
cycloneii_lcell_ff \inst32|i[30] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [30]));

// Location: LCCOMB_X45_Y47_N2
cycloneii_lcell_comb \inst32|Equal0~8 (
// Equation(s):
// \inst32|Equal0~8_combout  = (!\inst32|i [31] & (!\inst32|i [28] & (!\inst32|i [30] & !\inst32|i [29])))

	.dataa(\inst32|i [31]),
	.datab(\inst32|i [28]),
	.datac(\inst32|i [30]),
	.datad(\inst32|i [29]),
	.cin(gnd),
	.combout(\inst32|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~8 .lut_mask = 16'h0001;
defparam \inst32|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y46_N21
cycloneii_lcell_ff \inst32|i[26] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [26]));

// Location: LCFF_X44_Y46_N17
cycloneii_lcell_ff \inst32|i[24] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [24]));

// Location: LCCOMB_X45_Y47_N16
cycloneii_lcell_comb \inst32|Equal0~7 (
// Equation(s):
// \inst32|Equal0~7_combout  = (!\inst32|i [27] & (!\inst32|i [26] & (!\inst32|i [24] & !\inst32|i [25])))

	.dataa(\inst32|i [27]),
	.datab(\inst32|i [26]),
	.datac(\inst32|i [24]),
	.datad(\inst32|i [25]),
	.cin(gnd),
	.combout(\inst32|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~7 .lut_mask = 16'h0001;
defparam \inst32|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y46_N7
cycloneii_lcell_ff \inst32|i[19] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|i [19]));

// Location: LCCOMB_X45_Y46_N0
cycloneii_lcell_comb \inst32|Equal0~5 (
// Equation(s):
// \inst32|Equal0~5_combout  = (!\inst32|i [16] & (!\inst32|i [18] & (!\inst32|i [19] & !\inst32|i [17])))

	.dataa(\inst32|i [16]),
	.datab(\inst32|i [18]),
	.datac(\inst32|i [19]),
	.datad(\inst32|i [17]),
	.cin(gnd),
	.combout(\inst32|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~5 .lut_mask = 16'h0001;
defparam \inst32|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N4
cycloneii_lcell_comb \inst32|Equal0~9 (
// Equation(s):
// \inst32|Equal0~9_combout  = (\inst32|Equal0~6_combout  & (\inst32|Equal0~8_combout  & (\inst32|Equal0~7_combout  & \inst32|Equal0~5_combout )))

	.dataa(\inst32|Equal0~6_combout ),
	.datab(\inst32|Equal0~8_combout ),
	.datac(\inst32|Equal0~7_combout ),
	.datad(\inst32|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst32|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~9 .lut_mask = 16'h8000;
defparam \inst32|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N0
cycloneii_lcell_comb \inst32|Equal0~10 (
// Equation(s):
// \inst32|Equal0~10_combout  = (\inst32|Equal0~9_combout  & \inst32|Equal0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst32|Equal0~9_combout ),
	.datad(\inst32|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst32|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|Equal0~10 .lut_mask = 16'hF000;
defparam \inst32|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y47_N1
cycloneii_lcell_ff \inst32|clock (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst32|Equal0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst32|clock~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \inst32|clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst32|clock~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst32|clock~clkctrl_outclk ));
// synopsys translate_off
defparam \inst32|clock~clkctrl .clock_type = "global clock";
defparam \inst32|clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneii_lcell_comb \inst36|Branch~0 (
// Equation(s):
// \inst36|Branch~0_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\inst36|Jump~0_combout  & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(\inst36|Jump~0_combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.cin(gnd),
	.combout(\inst36|Branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Branch~0 .lut_mask = 16'h4400;
defparam \inst36|Branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneii_lcell_comb \inst36|OpULA[0] (
// Equation(s):
// \inst36|OpULA [0] = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Branch~0_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OpULA [0])))

	.dataa(vcc),
	.datab(\inst36|Branch~0_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OpULA [0]),
	.cin(gnd),
	.combout(\inst36|OpULA [0]),
	.cout());
// synopsys translate_off
defparam \inst36|OpULA[0] .lut_mask = 16'hCFC0;
defparam \inst36|OpULA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneii_lcell_comb \inst6|Mux0~6 (
// Equation(s):
// \inst6|Mux0~6_combout  = (\inst36|OpULA [1] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\inst36|OpULA [0] & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst36|OpULA [0]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~6 .lut_mask = 16'h0200;
defparam \inst6|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N24
cycloneii_lcell_comb \inst36|Decoder0~4 (
// Equation(s):
// \inst36|Decoder0~4_combout  = (\inst36|Jump~0_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a 
// [27])))

	.dataa(\inst36|Jump~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~4 .lut_mask = 16'h0002;
defparam \inst36|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneii_lcell_comb \inst36|RegDst (
// Equation(s):
// \inst36|RegDst~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~4_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|RegDst~combout )))

	.dataa(vcc),
	.datab(\inst36|Decoder0~4_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|RegDst~combout ),
	.cin(gnd),
	.combout(\inst36|RegDst~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|RegDst .lut_mask = 16'hCFC0;
defparam \inst36|RegDst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N30
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hE2E2;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N31
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]));

// Location: M4K_X64_Y41
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hE4E4;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N3
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: M4K_X64_Y35
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hFC0C;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N13
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X59_Y24_N10
cycloneii_lcell_comb \inst18|out[3]~4 (
// Equation(s):
// \inst18|out[3]~4_combout  = (\inst36|Jal~combout ) # ((\inst36|RegDst~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\inst36|RegDst~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst36|RegDst~combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst18|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|out[3]~4 .lut_mask = 16'hFEF2;
defparam \inst18|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneii_lcell_comb \inst18|out[0]~0 (
// Equation(s):
// \inst18|out[0]~0_combout  = (\inst36|Jal~combout ) # ((\inst36|RegDst~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (!\inst36|RegDst~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst36|Jal~combout ),
	.datad(\inst36|RegDst~combout ),
	.cin(gnd),
	.combout(\inst18|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|out[0]~0 .lut_mask = 16'hFAFC;
defparam \inst18|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneii_lcell_comb \inst18|out[1]~1 (
// Equation(s):
// \inst18|out[1]~1_combout  = (\inst36|Jal~combout ) # ((\inst36|RegDst~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]))) # (!\inst36|RegDst~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst36|RegDst~combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst18|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|out[1]~1 .lut_mask = 16'hFEF2;
defparam \inst18|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneii_lcell_comb \inst4|Decoder0~0 (
// Equation(s):
// \inst4|Decoder0~0_combout  = (!\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (\inst18|out[0]~0_combout  & !\inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~0 .lut_mask = 16'h0040;
defparam \inst4|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneii_lcell_comb \inst18|out[4]~3 (
// Equation(s):
// \inst18|out[4]~3_combout  = (\inst36|Jal~combout ) # ((\inst36|RegDst~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|RegDst~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\inst36|Jal~combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst36|RegDst~combout ),
	.cin(gnd),
	.combout(\inst18|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|out[4]~3 .lut_mask = 16'hEEFA;
defparam \inst18|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneii_lcell_comb \inst4|Decoder0~1 (
// Equation(s):
// \inst4|Decoder0~1_combout  = (!\inst18|out[3]~4_combout  & (\inst4|Decoder0~0_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~0_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~1 .lut_mask = 16'h0030;
defparam \inst4|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N11
cycloneii_lcell_ff \inst4|registers[1][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][15]~regout ));

// Location: LCCOMB_X59_Y24_N14
cycloneii_lcell_comb \inst4|Decoder0~15 (
// Equation(s):
// \inst4|Decoder0~15_combout  = (!\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (!\inst18|out[0]~0_combout  & !\inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~15 .lut_mask = 16'h0004;
defparam \inst4|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneii_lcell_comb \inst4|Decoder0~34 (
// Equation(s):
// \inst4|Decoder0~34_combout  = (!\inst18|out[3]~4_combout  & (\inst4|Decoder0~15_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~15_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~34 .lut_mask = 16'h0030;
defparam \inst4|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N19
cycloneii_lcell_ff \inst4|registers[0][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][15]~regout ));

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \inst4|data1[15]~350 (
// Equation(s):
// \inst4|data1[15]~350_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][15]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[0][15]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[1][15]~regout ),
	.datac(\inst4|registers[0][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~350 .lut_mask = 16'hAAD8;
defparam \inst4|data1[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneii_lcell_comb \inst4|Decoder0~4 (
// Equation(s):
// \inst4|Decoder0~4_combout  = (!\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (!\inst18|out[0]~0_combout  & \inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~4 .lut_mask = 16'h0400;
defparam \inst4|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneii_lcell_comb \inst4|Decoder0~33 (
// Equation(s):
// \inst4|Decoder0~33_combout  = (\inst4|Decoder0~4_combout  & (!\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~4_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~33 .lut_mask = 16'h000C;
defparam \inst4|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N13
cycloneii_lcell_ff \inst4|registers[2][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][15]~regout ));

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \inst4|data1[15]~351 (
// Equation(s):
// \inst4|data1[15]~351_combout  = (\inst4|data1[15]~350_combout  & ((\inst4|registers[3][15]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[15]~350_combout  & (((\inst4|registers[2][15]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[3][15]~regout ),
	.datab(\inst4|data1[15]~350_combout ),
	.datac(\inst4|registers[2][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~351 .lut_mask = 16'hB8CC;
defparam \inst4|data1[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneii_lcell_comb \inst4|Decoder0~21 (
// Equation(s):
// \inst4|Decoder0~21_combout  = (\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (\inst18|out[0]~0_combout  & \inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~21 .lut_mask = 16'h8000;
defparam \inst4|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneii_lcell_comb \inst4|Decoder0~32 (
// Equation(s):
// \inst4|Decoder0~32_combout  = (\inst4|Decoder0~21_combout  & (!\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~21_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~32 .lut_mask = 16'h000C;
defparam \inst4|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N19
cycloneii_lcell_ff \inst4|registers[7][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][15]~regout ));

// Location: LCCOMB_X59_Y24_N0
cycloneii_lcell_comb \inst4|Decoder0~9 (
// Equation(s):
// \inst4|Decoder0~9_combout  = (\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (\inst18|out[0]~0_combout  & !\inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~9 .lut_mask = 16'h0080;
defparam \inst4|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneii_lcell_comb \inst4|Decoder0~29 (
// Equation(s):
// \inst4|Decoder0~29_combout  = (!\inst18|out[4]~3_combout  & (!\inst18|out[3]~4_combout  & \inst4|Decoder0~9_combout ))

	.dataa(vcc),
	.datab(\inst18|out[4]~3_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst4|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~29 .lut_mask = 16'h0300;
defparam \inst4|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N17
cycloneii_lcell_ff \inst4|registers[5][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][15]~regout ));

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \inst4|data1[15]~349 (
// Equation(s):
// \inst4|data1[15]~349_combout  = (\inst4|data1[15]~348_combout  & ((\inst4|registers[7][15]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[15]~348_combout  & (((\inst4|registers[5][15]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[15]~348_combout ),
	.datab(\inst4|registers[7][15]~regout ),
	.datac(\inst4|registers[5][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~349 .lut_mask = 16'hD8AA;
defparam \inst4|data1[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y23
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N24
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA0A;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N25
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]));

// Location: LCCOMB_X56_Y28_N22
cycloneii_lcell_comb \inst4|data1[15]~352 (
// Equation(s):
// \inst4|data1[15]~352_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[15]~349_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[15]~351_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[15]~351_combout ),
	.datac(\inst4|data1[15]~349_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~352 .lut_mask = 16'hFA44;
defparam \inst4|data1[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C;
// synopsys translate_on

// Location: M4K_X55_Y22
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N4
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCFC0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N5
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]));

// Location: LCCOMB_X56_Y21_N6
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hCFC0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N7
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]));

// Location: LCCOMB_X59_Y24_N20
cycloneii_lcell_comb \inst4|Decoder0~2 (
// Equation(s):
// \inst4|Decoder0~2_combout  = (\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (!\inst18|out[0]~0_combout  & \inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~2 .lut_mask = 16'h0800;
defparam \inst4|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneii_lcell_comb \inst4|Decoder0~37 (
// Equation(s):
// \inst4|Decoder0~37_combout  = (\inst4|Decoder0~2_combout  & (\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~2_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~37 .lut_mask = 16'h00C0;
defparam \inst4|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N25
cycloneii_lcell_ff \inst4|registers[14][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][15]~regout ));

// Location: LCCOMB_X52_Y30_N24
cycloneii_lcell_comb \inst4|data1[15]~353 (
// Equation(s):
// \inst4|data1[15]~353_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][15]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][15]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~353 .lut_mask = 16'hCCE2;
defparam \inst4|data1[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneii_lcell_comb \inst4|Decoder0~36 (
// Equation(s):
// \inst4|Decoder0~36_combout  = (!\inst18|out[4]~3_combout  & (\inst18|out[3]~4_combout  & \inst4|Decoder0~9_combout ))

	.dataa(vcc),
	.datab(\inst18|out[4]~3_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst4|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~36 .lut_mask = 16'h3000;
defparam \inst4|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N25
cycloneii_lcell_ff \inst4|registers[13][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][15]~regout ));

// Location: LCCOMB_X58_Y24_N30
cycloneii_lcell_comb \inst4|Decoder0~39 (
// Equation(s):
// \inst4|Decoder0~39_combout  = (\inst4|Decoder0~21_combout  & (\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~21_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~39 .lut_mask = 16'h00C0;
defparam \inst4|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N25
cycloneii_lcell_ff \inst4|registers[15][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[15]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][15]~regout ));

// Location: LCCOMB_X56_Y28_N24
cycloneii_lcell_comb \inst4|data1[15]~354 (
// Equation(s):
// \inst4|data1[15]~354_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[15]~353_combout  & ((\inst4|registers[15][15]~regout ))) # (!\inst4|data1[15]~353_combout  & (\inst4|registers[13][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[15]~353_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[15]~353_combout ),
	.datac(\inst4|registers[13][15]~regout ),
	.datad(\inst4|registers[15][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~354 .lut_mask = 16'hEC64;
defparam \inst4|data1[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneii_lcell_comb \inst4|data1[15]~355 (
// Equation(s):
// \inst4|data1[15]~355_combout  = (\inst4|data1[15]~352_combout  & (((\inst4|data1[15]~354_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[15]~352_combout  & (\inst4|data1[15]~347_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))

	.dataa(\inst4|data1[15]~347_combout ),
	.datab(\inst4|data1[15]~352_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[15]~354_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~355 .lut_mask = 16'hEC2C;
defparam \inst4|data1[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneii_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0001;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneii_lcell_comb \inst4|Decoder0~19 (
// Equation(s):
// \inst4|Decoder0~19_combout  = (!\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (\inst18|out[0]~0_combout  & \inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~19 .lut_mask = 16'h4000;
defparam \inst4|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneii_lcell_comb \inst4|Decoder0~20 (
// Equation(s):
// \inst4|Decoder0~20_combout  = (\inst18|out[3]~4_combout  & (\inst4|Decoder0~19_combout  & \inst18|out[4]~3_combout ))

	.dataa(\inst18|out[3]~4_combout ),
	.datab(\inst4|Decoder0~19_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~20 .lut_mask = 16'h8080;
defparam \inst4|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N11
cycloneii_lcell_ff \inst4|registers[27][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][15]~regout ));

// Location: LCCOMB_X60_Y22_N20
cycloneii_lcell_comb \inst4|Decoder0~23 (
// Equation(s):
// \inst4|Decoder0~23_combout  = (!\inst18|out[3]~4_combout  & (\inst4|Decoder0~19_combout  & \inst18|out[4]~3_combout ))

	.dataa(\inst18|out[3]~4_combout ),
	.datab(\inst4|Decoder0~19_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~23 .lut_mask = 16'h4040;
defparam \inst4|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N29
cycloneii_lcell_ff \inst4|registers[19][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][15]~regout ));

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \inst4|Decoder0~22 (
// Equation(s):
// \inst4|Decoder0~22_combout  = (\inst4|Decoder0~21_combout  & (!\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~21_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~22 .lut_mask = 16'h0C00;
defparam \inst4|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N19
cycloneii_lcell_ff \inst4|registers[23][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][15]~regout ));

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \inst4|data1[15]~343 (
// Equation(s):
// \inst4|data1[15]~343_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[23][15]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][15]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[19][15]~regout ),
	.datac(\inst4|registers[23][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~343 .lut_mask = 16'hAAE4;
defparam \inst4|data1[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \inst4|data1[15]~344 (
// Equation(s):
// \inst4|data1[15]~344_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[15]~343_combout  & (\inst4|registers[31][15]~regout )) # (!\inst4|data1[15]~343_combout  & ((\inst4|registers[27][15]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[15]~343_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[31][15]~regout ),
	.datac(\inst4|registers[27][15]~regout ),
	.datad(\inst4|data1[15]~343_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~344 .lut_mask = 16'hDDA0;
defparam \inst4|data1[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \inst4|Decoder0~3 (
// Equation(s):
// \inst4|Decoder0~3_combout  = (\inst4|Decoder0~2_combout  & (!\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~2_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~3 .lut_mask = 16'h0C00;
defparam \inst4|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N15
cycloneii_lcell_ff \inst4|registers[22][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][15]~regout ));

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \inst4|Decoder0~5 (
// Equation(s):
// \inst4|Decoder0~5_combout  = (\inst4|Decoder0~4_combout  & (\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~4_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~5 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N13
cycloneii_lcell_ff \inst4|registers[26][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][15]~regout ));

// Location: LCCOMB_X58_Y24_N28
cycloneii_lcell_comb \inst4|Decoder0~6 (
// Equation(s):
// \inst4|Decoder0~6_combout  = (\inst4|Decoder0~4_combout  & (!\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~4_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~6 .lut_mask = 16'h0C00;
defparam \inst4|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N23
cycloneii_lcell_ff \inst4|registers[18][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][15]~regout ));

// Location: LCCOMB_X58_Y29_N12
cycloneii_lcell_comb \inst4|data1[15]~336 (
// Equation(s):
// \inst4|data1[15]~336_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[18][15]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][15]~regout ),
	.datad(\inst4|registers[18][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~336 .lut_mask = 16'hD9C8;
defparam \inst4|data1[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \inst4|data1[15]~337 (
// Equation(s):
// \inst4|data1[15]~337_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[15]~336_combout  & (\inst4|registers[30][15]~regout )) # (!\inst4|data1[15]~336_combout  & ((\inst4|registers[22][15]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[15]~336_combout ))))

	.dataa(\inst4|registers[30][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][15]~regout ),
	.datad(\inst4|data1[15]~336_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~337 .lut_mask = 16'hBBC0;
defparam \inst4|data1[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneii_lcell_comb \inst4|data1[15]~345 (
// Equation(s):
// \inst4|data1[15]~345_combout  = (\inst4|data1[15]~342_combout  & ((\inst4|data1[15]~344_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[15]~342_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & \inst4|data1[15]~337_combout ))))

	.dataa(\inst4|data1[15]~342_combout ),
	.datab(\inst4|data1[15]~344_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[15]~337_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~345 .lut_mask = 16'hDA8A;
defparam \inst4|data1[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneii_lcell_comb \inst4|data1[15]~356 (
// Equation(s):
// \inst4|data1[15]~356_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[15]~345_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[15]~355_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|data1[15]~355_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|data1[15]~345_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~356 .lut_mask = 16'hAE04;
defparam \inst4|data1[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneii_lcell_comb \inst5|ULAopcode[0]~0 (
// Equation(s):
// \inst5|ULAopcode[0]~0_combout  = (\inst36|OpULA [1] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])))

	.dataa(\inst36|OpULA [1]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst5|ULAopcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[0]~0 .lut_mask = 16'hAAA0;
defparam \inst5|ULAopcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneii_lcell_comb \inst5|ULAopcode[2] (
// Equation(s):
// \inst5|ULAopcode [2] = (\inst36|OpULA [0]) # ((\inst36|OpULA [1] & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]))

	.dataa(\inst36|OpULA [1]),
	.datab(vcc),
	.datac(\inst36|OpULA [0]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst5|ULAopcode [2]),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[2] .lut_mask = 16'hFAF0;
defparam \inst5|ULAopcode[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneii_lcell_comb \inst6|Mux17~4 (
// Equation(s):
// \inst6|Mux17~4_combout  = (\inst5|ULAopcode [2]) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \inst5|ULAopcode[0]~0_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst5|ULAopcode[0]~0_combout ),
	.datac(vcc),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~4 .lut_mask = 16'hFF88;
defparam \inst6|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneii_lcell_comb \inst11|inst2|Add0~24 (
// Equation(s):
// \inst11|inst2|Add0~24_combout  = ((\inst12|inst|Add0~24_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12] $ (!\inst11|inst2|Add0~23 )))) # (GND)
// \inst11|inst2|Add0~25  = CARRY((\inst12|inst|Add0~24_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]) # (!\inst11|inst2|Add0~23 ))) # (!\inst12|inst|Add0~24_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12] & !\inst11|inst2|Add0~23 )))

	.dataa(\inst12|inst|Add0~24_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~23 ),
	.combout(\inst11|inst2|Add0~24_combout ),
	.cout(\inst11|inst2|Add0~25 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~24 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneii_lcell_comb \inst9|out[14]~19 (
// Equation(s):
// \inst9|out[14]~19_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~24_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~24_combout )))

	.dataa(\inst~0_combout ),
	.datab(\inst11|inst2|Add0~24_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst9|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[14]~19 .lut_mask = 16'hDD88;
defparam \inst9|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N1
cycloneii_lcell_ff \inst24|PC[14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[14]~19_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [14]));

// Location: LCCOMB_X68_Y31_N26
cycloneii_lcell_comb \inst12|inst|Add0~24 (
// Equation(s):
// \inst12|inst|Add0~24_combout  = (\inst24|PC [14] & (\inst12|inst|Add0~23  $ (GND))) # (!\inst24|PC [14] & (!\inst12|inst|Add0~23  & VCC))
// \inst12|inst|Add0~25  = CARRY((\inst24|PC [14] & !\inst12|inst|Add0~23 ))

	.dataa(vcc),
	.datab(\inst24|PC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~23 ),
	.combout(\inst12|inst|Add0~24_combout ),
	.cout(\inst12|inst|Add0~25 ));
// synopsys translate_off
defparam \inst12|inst|Add0~24 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneii_lcell_comb \inst1|out[14]~24 (
// Equation(s):
// \inst1|out[14]~24_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~24_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[14]~17_combout ))

	.dataa(\inst3|out[14]~17_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst1|out[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[14]~24 .lut_mask = 16'hFA0A;
defparam \inst1|out[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneii_lcell_comb \inst4|Decoder0~7 (
// Equation(s):
// \inst4|Decoder0~7_combout  = (\inst4|Decoder0~2_combout  & (\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~2_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~7 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N21
cycloneii_lcell_ff \inst4|registers[30][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][14]~regout ));

// Location: LCFF_X53_Y24_N25
cycloneii_lcell_ff \inst4|registers[26][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][14]~regout ));

// Location: LCFF_X54_Y24_N27
cycloneii_lcell_ff \inst4|registers[22][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][14]~regout ));

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \inst4|data1[14]~359 (
// Equation(s):
// \inst4|data1[14]~359_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][14]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][14]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[18][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~359 .lut_mask = 16'hCCE2;
defparam \inst4|data1[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \inst4|data1[14]~360 (
// Equation(s):
// \inst4|data1[14]~360_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[14]~359_combout  & (\inst4|registers[30][14]~regout )) # (!\inst4|data1[14]~359_combout  & ((\inst4|registers[26][14]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[14]~359_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[30][14]~regout ),
	.datac(\inst4|registers[26][14]~regout ),
	.datad(\inst4|data1[14]~359_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~360 .lut_mask = 16'hDDA0;
defparam \inst4|data1[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneii_lcell_comb \inst4|data1[14]~363 (
// Equation(s):
// \inst4|data1[14]~363_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[14]~360_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[14]~362_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[14]~362_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[14]~360_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~363 .lut_mask = 16'hCCE2;
defparam \inst4|data1[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneii_lcell_comb \inst4|Decoder0~12 (
// Equation(s):
// \inst4|Decoder0~12_combout  = (\inst18|out[4]~3_combout  & (\inst18|out[3]~4_combout  & \inst4|Decoder0~9_combout ))

	.dataa(vcc),
	.datab(\inst18|out[4]~3_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst4|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~12 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N29
cycloneii_lcell_ff \inst4|registers[29][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][14]~regout ));

// Location: LCCOMB_X60_Y25_N22
cycloneii_lcell_comb \inst4|Decoder0~10 (
// Equation(s):
// \inst4|Decoder0~10_combout  = (\inst18|out[4]~3_combout  & (!\inst18|out[3]~4_combout  & \inst4|Decoder0~9_combout ))

	.dataa(vcc),
	.datab(\inst18|out[4]~3_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst4|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~10 .lut_mask = 16'h0C00;
defparam \inst4|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N11
cycloneii_lcell_ff \inst4|registers[21][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][14]~regout ));

// Location: LCCOMB_X59_Y22_N10
cycloneii_lcell_comb \inst4|data1[14]~358 (
// Equation(s):
// \inst4|data1[14]~358_combout  = (\inst4|data1[14]~357_combout  & ((\inst4|registers[29][14]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[14]~357_combout  & (((\inst4|registers[21][14]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[14]~357_combout ),
	.datab(\inst4|registers[29][14]~regout ),
	.datac(\inst4|registers[21][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~358 .lut_mask = 16'hD8AA;
defparam \inst4|data1[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneii_lcell_comb \inst4|data1[14]~366 (
// Equation(s):
// \inst4|data1[14]~366_combout  = (\inst4|data1[14]~363_combout  & ((\inst4|data1[14]~365_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[14]~363_combout  & (((\inst4|data1[14]~358_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[14]~365_combout ),
	.datab(\inst4|data1[14]~363_combout ),
	.datac(\inst4|data1[14]~358_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~366 .lut_mask = 16'hB8CC;
defparam \inst4|data1[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneii_lcell_comb \inst4|data1[14]~377 (
// Equation(s):
// \inst4|data1[14]~377_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[14]~366_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[14]~376_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[14]~376_combout ),
	.datab(\inst4|data1[14]~366_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~377 .lut_mask = 16'hC0CA;
defparam \inst4|data1[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N10
cycloneii_lcell_comb \inst36|WideOr2~0 (
// Equation(s):
// \inst36|WideOr2~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr2~0 .lut_mask = 16'hFAAE;
defparam \inst36|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N4
cycloneii_lcell_comb \inst36|WideOr2~1 (
// Equation(s):
// \inst36|WideOr2~1_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # (\inst36|WideOr2~0_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(vcc),
	.datad(\inst36|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr2~1 .lut_mask = 16'hFFEE;
defparam \inst36|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N30
cycloneii_lcell_comb \inst36|OrigUla (
// Equation(s):
// \inst36|OrigUla~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr2~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OrigUla~combout )))

	.dataa(vcc),
	.datab(\inst36|WideOr2~1_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OrigUla~combout ),
	.cin(gnd),
	.combout(\inst36|OrigUla~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|OrigUla .lut_mask = 16'hCFC0;
defparam \inst36|OrigUla .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneii_lcell_comb \inst1|out[13]~25 (
// Equation(s):
// \inst1|out[13]~25_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~22_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[13]~18_combout ))

	.dataa(\inst3|out[13]~18_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst1|out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[13]~25 .lut_mask = 16'hFA0A;
defparam \inst1|out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneii_lcell_comb \inst4|Decoder0~30 (
// Equation(s):
// \inst4|Decoder0~30_combout  = (\inst4|Decoder0~2_combout  & (!\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~2_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~30 .lut_mask = 16'h000C;
defparam \inst4|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N11
cycloneii_lcell_ff \inst4|registers[6][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][13]~regout ));

// Location: LCCOMB_X59_Y24_N4
cycloneii_lcell_comb \inst4|Decoder0~13 (
// Equation(s):
// \inst4|Decoder0~13_combout  = (\inst18|out[2]~2_combout  & (\inst36|EscreveReg~combout  & (!\inst18|out[0]~0_combout  & !\inst18|out[1]~1_combout )))

	.dataa(\inst18|out[2]~2_combout ),
	.datab(\inst36|EscreveReg~combout ),
	.datac(\inst18|out[0]~0_combout ),
	.datad(\inst18|out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~13 .lut_mask = 16'h0008;
defparam \inst4|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneii_lcell_comb \inst4|Decoder0~31 (
// Equation(s):
// \inst4|Decoder0~31_combout  = (!\inst18|out[3]~4_combout  & (!\inst18|out[4]~3_combout  & \inst4|Decoder0~13_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst4|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~31 .lut_mask = 16'h0300;
defparam \inst4|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N25
cycloneii_lcell_ff \inst4|registers[4][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][13]~regout ));

// Location: M4K_X64_Y22
cycloneii_ram_block \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst31|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "TEXT.mif";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 12;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_byte_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 4095;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 4096;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_write_enable_clear = "none";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M4K";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .safe_write = "err_on_2clk";
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst31|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N26
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hACAC;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N27
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]));

// Location: LCCOMB_X56_Y21_N20
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(vcc),
	.datab(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF3C0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y21_N21
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]));

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \inst4|data2[13]~390 (
// Equation(s):
// \inst4|data2[13]~390_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[6][13]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[4][13]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[6][13]~regout ),
	.datac(\inst4|registers[4][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~390 .lut_mask = 16'hEE50;
defparam \inst4|data2[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N15
cycloneii_lcell_ff \inst4|registers[7][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][13]~regout ));

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \inst4|data2[13]~391 (
// Equation(s):
// \inst4|data2[13]~391_combout  = (\inst4|data2[13]~390_combout  & (((\inst4|registers[7][13]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[13]~390_combout  & (\inst4|registers[5][13]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[5][13]~regout ),
	.datab(\inst4|data2[13]~390_combout ),
	.datac(\inst4|registers[7][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~391 .lut_mask = 16'hE2CC;
defparam \inst4|data2[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \inst4|data2[13]~394 (
// Equation(s):
// \inst4|data2[13]~394_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[13]~391_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[13]~393_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[13]~393_combout ),
	.datab(\inst4|data2[13]~391_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~394 .lut_mask = 16'hF0CA;
defparam \inst4|data2[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y26_N1
cycloneii_lcell_ff \inst4|registers[13][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][13]~regout ));

// Location: LCFF_X66_Y31_N21
cycloneii_lcell_ff \inst4|registers[15][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[13]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][13]~regout ));

// Location: LCCOMB_X58_Y26_N24
cycloneii_lcell_comb \inst4|data2[13]~396 (
// Equation(s):
// \inst4|data2[13]~396_combout  = (\inst4|data2[13]~395_combout  & (((\inst4|registers[15][13]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[13]~395_combout  & (\inst4|registers[13][13]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[13]~395_combout ),
	.datab(\inst4|registers[13][13]~regout ),
	.datac(\inst4|registers[15][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~396 .lut_mask = 16'hE4AA;
defparam \inst4|data2[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \inst4|data2[13]~397 (
// Equation(s):
// \inst4|data2[13]~397_combout  = (\inst4|data2[13]~394_combout  & (((\inst4|data2[13]~396_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[13]~394_combout  & (\inst4|data2[13]~389_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[13]~389_combout ),
	.datab(\inst4|data2[13]~394_combout ),
	.datac(\inst4|data2[13]~396_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~397 .lut_mask = 16'hE2CC;
defparam \inst4|data2[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \inst4|Equal1~0 (
// Equation(s):
// \inst4|Equal1~0_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~0 .lut_mask = 16'h0001;
defparam \inst4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \inst4|data2[13]~398 (
// Equation(s):
// \inst4|data2[13]~398_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[13]~387_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[13]~397_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[13]~387_combout ),
	.datab(\inst4|data2[13]~397_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~398 .lut_mask = 16'hAA0C;
defparam \inst4|data2[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneii_lcell_comb \inst30|out[13]~18 (
// Equation(s):
// \inst30|out[13]~18_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[13]~398_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst4|data2[13]~398_combout ),
	.cin(gnd),
	.combout(\inst30|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[13]~18 .lut_mask = 16'hF3C0;
defparam \inst30|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneii_lcell_comb \inst1|out[12]~26 (
// Equation(s):
// \inst1|out[12]~26_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~20_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[12]~19_combout ))

	.dataa(\inst3|out[12]~19_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst1|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[12]~26 .lut_mask = 16'hFA0A;
defparam \inst1|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N29
cycloneii_lcell_ff \inst4|registers[27][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][12]~regout ));

// Location: LCCOMB_X52_Y23_N28
cycloneii_lcell_comb \inst4|data1[12]~406 (
// Equation(s):
// \inst4|data1[12]~406_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][12]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][12]~regout ))))

	.dataa(\inst4|registers[19][12]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~406 .lut_mask = 16'hFC22;
defparam \inst4|data1[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N31
cycloneii_lcell_ff \inst4|registers[23][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][12]~regout ));

// Location: LCCOMB_X53_Y23_N30
cycloneii_lcell_comb \inst4|data1[12]~407 (
// Equation(s):
// \inst4|data1[12]~407_combout  = (\inst4|data1[12]~406_combout  & ((\inst4|registers[31][12]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[12]~406_combout  & (((\inst4|registers[23][12]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][12]~regout ),
	.datab(\inst4|data1[12]~406_combout ),
	.datac(\inst4|registers[23][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~407 .lut_mask = 16'hB8CC;
defparam \inst4|data1[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N5
cycloneii_lcell_ff \inst4|registers[30][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][12]~regout ));

// Location: LCFF_X53_Y24_N9
cycloneii_lcell_ff \inst4|registers[26][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][12]~regout ));

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \inst4|data1[12]~402 (
// Equation(s):
// \inst4|data1[12]~402_combout  = (\inst4|data1[12]~401_combout  & ((\inst4|registers[30][12]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[12]~401_combout  & (((\inst4|registers[26][12]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[12]~401_combout ),
	.datab(\inst4|registers[30][12]~regout ),
	.datac(\inst4|registers[26][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~402 .lut_mask = 16'hD8AA;
defparam \inst4|data1[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneii_lcell_comb \inst4|Decoder0~14 (
// Equation(s):
// \inst4|Decoder0~14_combout  = (!\inst18|out[3]~4_combout  & (\inst18|out[4]~3_combout  & \inst4|Decoder0~13_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst4|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~14 .lut_mask = 16'h3000;
defparam \inst4|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N9
cycloneii_lcell_ff \inst4|registers[20][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][12]~regout ));

// Location: LCCOMB_X60_Y26_N8
cycloneii_lcell_comb \inst4|data1[12]~403 (
// Equation(s):
// \inst4|data1[12]~403_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][12]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][12]~regout ))))

	.dataa(\inst4|registers[16][12]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~403 .lut_mask = 16'hFC22;
defparam \inst4|data1[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneii_lcell_comb \inst4|Decoder0~16 (
// Equation(s):
// \inst4|Decoder0~16_combout  = (\inst18|out[3]~4_combout  & (\inst4|Decoder0~15_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~15_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~16 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N25
cycloneii_lcell_ff \inst4|registers[24][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][12]~regout ));

// Location: LCCOMB_X57_Y30_N12
cycloneii_lcell_comb \inst4|Decoder0~18 (
// Equation(s):
// \inst4|Decoder0~18_combout  = (\inst18|out[3]~4_combout  & (\inst18|out[4]~3_combout  & \inst4|Decoder0~13_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst4|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~18 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N3
cycloneii_lcell_ff \inst4|registers[28][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][12]~regout ));

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \inst4|data1[12]~404 (
// Equation(s):
// \inst4|data1[12]~404_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[12]~403_combout  & ((\inst4|registers[28][12]~regout ))) # (!\inst4|data1[12]~403_combout  & (\inst4|registers[24][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[12]~403_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[12]~403_combout ),
	.datac(\inst4|registers[24][12]~regout ),
	.datad(\inst4|registers[28][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~404 .lut_mask = 16'hEC64;
defparam \inst4|data1[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \inst4|data1[12]~405 (
// Equation(s):
// \inst4|data1[12]~405_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[12]~402_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & \inst4|data1[12]~404_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[12]~402_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|data1[12]~404_combout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~405 .lut_mask = 16'hADA8;
defparam \inst4|data1[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneii_lcell_comb \inst4|data1[12]~408 (
// Equation(s):
// \inst4|data1[12]~408_combout  = (\inst4|data1[12]~405_combout  & (((\inst4|data1[12]~407_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[12]~405_combout  & (\inst4|data1[12]~400_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[12]~400_combout ),
	.datab(\inst4|data1[12]~407_combout ),
	.datac(\inst4|data1[12]~405_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~408 .lut_mask = 16'hCAF0;
defparam \inst4|data1[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N29
cycloneii_lcell_ff \inst4|registers[2][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][12]~regout ));

// Location: LCCOMB_X51_Y22_N28
cycloneii_lcell_comb \inst4|data1[12]~413 (
// Equation(s):
// \inst4|data1[12]~413_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][12]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][12]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][12]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~413 .lut_mask = 16'hCCE2;
defparam \inst4|data1[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneii_lcell_comb \inst4|Decoder0~35 (
// Equation(s):
// \inst4|Decoder0~35_combout  = (!\inst18|out[3]~4_combout  & (\inst4|Decoder0~19_combout  & !\inst18|out[4]~3_combout ))

	.dataa(\inst18|out[3]~4_combout ),
	.datab(\inst4|Decoder0~19_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~35 .lut_mask = 16'h0404;
defparam \inst4|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N5
cycloneii_lcell_ff \inst4|registers[3][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][12]~regout ));

// Location: LCFF_X58_Y22_N13
cycloneii_lcell_ff \inst4|registers[1][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][12]~regout ));

// Location: LCCOMB_X58_Y22_N4
cycloneii_lcell_comb \inst4|data1[12]~414 (
// Equation(s):
// \inst4|data1[12]~414_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[12]~413_combout  & (\inst4|registers[3][12]~regout )) # (!\inst4|data1[12]~413_combout  & ((\inst4|registers[1][12]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[12]~413_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[12]~413_combout ),
	.datac(\inst4|registers[3][12]~regout ),
	.datad(\inst4|registers[1][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~414 .lut_mask = 16'hE6C4;
defparam \inst4|data1[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \inst4|Decoder0~25 (
// Equation(s):
// \inst4|Decoder0~25_combout  = (\inst4|Decoder0~4_combout  & (\inst18|out[3]~4_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~4_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~25 .lut_mask = 16'h00C0;
defparam \inst4|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N13
cycloneii_lcell_ff \inst4|registers[10][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][12]~regout ));

// Location: LCCOMB_X58_Y24_N26
cycloneii_lcell_comb \inst4|Decoder0~27 (
// Equation(s):
// \inst4|Decoder0~27_combout  = (\inst18|out[3]~4_combout  & (\inst4|Decoder0~15_combout  & !\inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~15_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~27 .lut_mask = 16'h00C0;
defparam \inst4|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N15
cycloneii_lcell_ff \inst4|registers[8][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][12]~regout ));

// Location: LCCOMB_X63_Y23_N12
cycloneii_lcell_comb \inst4|data1[12]~411 (
// Equation(s):
// \inst4|data1[12]~411_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][12]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][12]~regout ),
	.datad(\inst4|registers[8][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~411 .lut_mask = 16'hB9A8;
defparam \inst4|data1[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneii_lcell_comb \inst4|Decoder0~26 (
// Equation(s):
// \inst4|Decoder0~26_combout  = (\inst18|out[3]~4_combout  & (!\inst18|out[4]~3_combout  & \inst4|Decoder0~0_combout ))

	.dataa(\inst18|out[3]~4_combout ),
	.datab(vcc),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst4|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~26 .lut_mask = 16'h0A00;
defparam \inst4|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N17
cycloneii_lcell_ff \inst4|registers[9][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][12]~regout ));

// Location: LCCOMB_X60_Y22_N16
cycloneii_lcell_comb \inst4|Decoder0~28 (
// Equation(s):
// \inst4|Decoder0~28_combout  = (\inst18|out[3]~4_combout  & (\inst4|Decoder0~19_combout  & !\inst18|out[4]~3_combout ))

	.dataa(\inst18|out[3]~4_combout ),
	.datab(\inst4|Decoder0~19_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~28 .lut_mask = 16'h0808;
defparam \inst4|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N27
cycloneii_lcell_ff \inst4|registers[11][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][12]~regout ));

// Location: LCCOMB_X62_Y23_N16
cycloneii_lcell_comb \inst4|data1[12]~412 (
// Equation(s):
// \inst4|data1[12]~412_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[12]~411_combout  & ((\inst4|registers[11][12]~regout ))) # (!\inst4|data1[12]~411_combout  & (\inst4|registers[9][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[12]~411_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[12]~411_combout ),
	.datac(\inst4|registers[9][12]~regout ),
	.datad(\inst4|registers[11][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~412 .lut_mask = 16'hEC64;
defparam \inst4|data1[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneii_lcell_comb \inst4|data1[12]~415 (
// Equation(s):
// \inst4|data1[12]~415_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[12]~412_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[12]~414_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[12]~414_combout ),
	.datac(\inst4|data1[12]~412_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~415 .lut_mask = 16'hFA44;
defparam \inst4|data1[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneii_lcell_comb \inst4|Decoder0~38 (
// Equation(s):
// \inst4|Decoder0~38_combout  = (\inst18|out[3]~4_combout  & (!\inst18|out[4]~3_combout  & \inst4|Decoder0~13_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst4|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~38 .lut_mask = 16'h0C00;
defparam \inst4|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N21
cycloneii_lcell_ff \inst4|registers[12][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][12]~regout ));

// Location: LCFF_X58_Y30_N9
cycloneii_lcell_ff \inst4|registers[13][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][12]~regout ));

// Location: LCCOMB_X58_Y30_N8
cycloneii_lcell_comb \inst4|data1[12]~416 (
// Equation(s):
// \inst4|data1[12]~416_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][12]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][12]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][12]~regout ),
	.datac(\inst4|registers[13][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~416 .lut_mask = 16'hFA44;
defparam \inst4|data1[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N15
cycloneii_lcell_ff \inst4|registers[14][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][12]~regout ));

// Location: LCFF_X66_Y31_N15
cycloneii_lcell_ff \inst4|registers[15][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[12]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][12]~regout ));

// Location: LCCOMB_X58_Y30_N14
cycloneii_lcell_comb \inst4|data1[12]~417 (
// Equation(s):
// \inst4|data1[12]~417_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[12]~416_combout  & ((\inst4|registers[15][12]~regout ))) # (!\inst4|data1[12]~416_combout  & (\inst4|registers[14][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[12]~416_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[12]~416_combout ),
	.datac(\inst4|registers[14][12]~regout ),
	.datad(\inst4|registers[15][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~417 .lut_mask = 16'hEC64;
defparam \inst4|data1[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N19
cycloneii_lcell_ff \inst4|registers[4][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][12]~regout ));

// Location: LCFF_X54_Y26_N17
cycloneii_lcell_ff \inst4|registers[5][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][12]~regout ));

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \inst4|data1[12]~409 (
// Equation(s):
// \inst4|data1[12]~409_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][12]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][12]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][12]~regout ),
	.datac(\inst4|registers[5][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~409 .lut_mask = 16'hFA44;
defparam \inst4|data1[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N1
cycloneii_lcell_ff \inst4|registers[6][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][12]~regout ));

// Location: LCFF_X57_Y26_N11
cycloneii_lcell_ff \inst4|registers[7][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][12]~regout ));

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \inst4|data1[12]~410 (
// Equation(s):
// \inst4|data1[12]~410_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[12]~409_combout  & ((\inst4|registers[7][12]~regout ))) # (!\inst4|data1[12]~409_combout  & (\inst4|registers[6][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[12]~409_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[12]~409_combout ),
	.datac(\inst4|registers[6][12]~regout ),
	.datad(\inst4|registers[7][12]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~410 .lut_mask = 16'hEC64;
defparam \inst4|data1[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneii_lcell_comb \inst4|data1[12]~418 (
// Equation(s):
// \inst4|data1[12]~418_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[12]~415_combout  & (\inst4|data1[12]~417_combout )) # (!\inst4|data1[12]~415_combout  & ((\inst4|data1[12]~410_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[12]~415_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[12]~415_combout ),
	.datac(\inst4|data1[12]~417_combout ),
	.datad(\inst4|data1[12]~410_combout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~418 .lut_mask = 16'hE6C4;
defparam \inst4|data1[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneii_lcell_comb \inst4|data1[12]~419 (
// Equation(s):
// \inst4|data1[12]~419_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[12]~408_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[12]~418_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[12]~408_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[12]~418_combout ),
	.cin(gnd),
	.combout(\inst4|data1[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~419 .lut_mask = 16'hC5C0;
defparam \inst4|data1[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N6
cycloneii_lcell_comb \inst36|Decoder0~3 (
// Equation(s):
// \inst36|Decoder0~3_combout  = (\inst36|Decoder0~0_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]))

	.dataa(\inst36|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.cin(gnd),
	.combout(\inst36|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~3 .lut_mask = 16'h000A;
defparam \inst36|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneii_lcell_comb \inst36|MemparaReg (
// Equation(s):
// \inst36|MemparaReg~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~3_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|MemparaReg~combout )))

	.dataa(vcc),
	.datab(\inst36|Decoder0~3_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst36|MemparaReg~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|MemparaReg .lut_mask = 16'hCFC0;
defparam \inst36|MemparaReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout  = (\inst6|Mux17~6_combout  & \inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 .lut_mask = 16'hAA00;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N25
cycloneii_lcell_ff \inst4|registers[7][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][10]~regout ));

// Location: LCFF_X56_Y25_N23
cycloneii_lcell_ff \inst4|registers[6][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][10]~regout ));

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \inst4|data2[10]~452 (
// Equation(s):
// \inst4|data2[10]~452_combout  = (\inst4|data2[10]~451_combout  & (((\inst4|registers[7][10]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[10]~451_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][10]~regout ))))

	.dataa(\inst4|data2[10]~451_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][10]~regout ),
	.datad(\inst4|registers[6][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~452 .lut_mask = 16'hE6A2;
defparam \inst4|data2[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N27
cycloneii_lcell_ff \inst4|registers[9][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][10]~regout ));

// Location: LCFF_X63_Y24_N21
cycloneii_lcell_ff \inst4|registers[11][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][10]~regout ));

// Location: LCCOMB_X63_Y24_N20
cycloneii_lcell_comb \inst4|data2[10]~454 (
// Equation(s):
// \inst4|data2[10]~454_combout  = (\inst4|data2[10]~453_combout  & (((\inst4|registers[11][10]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[10]~453_combout  & (\inst4|registers[9][10]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[10]~453_combout ),
	.datab(\inst4|registers[9][10]~regout ),
	.datac(\inst4|registers[11][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~454 .lut_mask = 16'hE4AA;
defparam \inst4|data2[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N31
cycloneii_lcell_ff \inst4|registers[3][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][10]~regout ));

// Location: LCFF_X51_Y24_N17
cycloneii_lcell_ff \inst4|registers[1][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][10]~regout ));

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \inst4|data2[10]~456 (
// Equation(s):
// \inst4|data2[10]~456_combout  = (\inst4|data2[10]~455_combout  & ((\inst4|registers[3][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[10]~455_combout  & (((\inst4|registers[1][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[10]~455_combout ),
	.datab(\inst4|registers[3][10]~regout ),
	.datac(\inst4|registers[1][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~456 .lut_mask = 16'hD8AA;
defparam \inst4|data2[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \inst4|data2[10]~457 (
// Equation(s):
// \inst4|data2[10]~457_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[10]~454_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[10]~456_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[10]~454_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[10]~456_combout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~457 .lut_mask = 16'hE5E0;
defparam \inst4|data2[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \inst4|registers[13][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][10]~regout ));

// Location: LCFF_X53_Y27_N29
cycloneii_lcell_ff \inst4|registers[12][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][10]~regout ));

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \inst4|data2[10]~458 (
// Equation(s):
// \inst4|data2[10]~458_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][10]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[12][10]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[13][10]~regout ),
	.datac(\inst4|registers[12][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~458 .lut_mask = 16'hAAD8;
defparam \inst4|data2[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N9
cycloneii_lcell_ff \inst4|registers[15][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[10]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][10]~regout ));

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \inst4|data2[10]~459 (
// Equation(s):
// \inst4|data2[10]~459_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[10]~458_combout  & ((\inst4|registers[15][10]~regout ))) # (!\inst4|data2[10]~458_combout  & (\inst4|registers[14][10]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[10]~458_combout ))))

	.dataa(\inst4|registers[14][10]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[10]~458_combout ),
	.datad(\inst4|registers[15][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~459 .lut_mask = 16'hF838;
defparam \inst4|data2[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \inst4|data2[10]~460 (
// Equation(s):
// \inst4|data2[10]~460_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[10]~457_combout  & ((\inst4|data2[10]~459_combout ))) # (!\inst4|data2[10]~457_combout  & (\inst4|data2[10]~452_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[10]~457_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[10]~452_combout ),
	.datac(\inst4|data2[10]~457_combout ),
	.datad(\inst4|data2[10]~459_combout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~460 .lut_mask = 16'hF858;
defparam \inst4|data2[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneii_lcell_comb \inst4|Decoder0~8 (
// Equation(s):
// \inst4|Decoder0~8_combout  = (\inst18|out[3]~4_combout  & (\inst4|Decoder0~0_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~0_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~8 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N19
cycloneii_lcell_ff \inst4|registers[25][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][10]~regout ));

// Location: LCCOMB_X59_Y24_N26
cycloneii_lcell_comb \inst4|Decoder0~11 (
// Equation(s):
// \inst4|Decoder0~11_combout  = (\inst4|Decoder0~0_combout  & (\inst18|out[4]~3_combout  & !\inst18|out[3]~4_combout ))

	.dataa(\inst4|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\inst18|out[4]~3_combout ),
	.datad(\inst18|out[3]~4_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~11 .lut_mask = 16'h00A0;
defparam \inst4|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N29
cycloneii_lcell_ff \inst4|registers[17][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][10]~regout ));

// Location: LCCOMB_X52_Y22_N28
cycloneii_lcell_comb \inst4|data2[10]~441 (
// Equation(s):
// \inst4|data2[10]~441_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][10]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][10]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[25][10]~regout ),
	.datac(\inst4|registers[17][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~441 .lut_mask = 16'hEE50;
defparam \inst4|data2[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N31
cycloneii_lcell_ff \inst4|registers[29][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][10]~regout ));

// Location: LCFF_X52_Y24_N19
cycloneii_lcell_ff \inst4|registers[21][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][10]~regout ));

// Location: LCCOMB_X53_Y22_N30
cycloneii_lcell_comb \inst4|data2[10]~442 (
// Equation(s):
// \inst4|data2[10]~442_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[10]~441_combout  & (\inst4|registers[29][10]~regout )) # (!\inst4|data2[10]~441_combout  & ((\inst4|registers[21][10]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[10]~441_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[10]~441_combout ),
	.datac(\inst4|registers[29][10]~regout ),
	.datad(\inst4|registers[21][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~442 .lut_mask = 16'hE6C4;
defparam \inst4|data2[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N13
cycloneii_lcell_ff \inst4|registers[23][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][10]~regout ));

// Location: LCCOMB_X58_Y24_N6
cycloneii_lcell_comb \inst4|Decoder0~24 (
// Equation(s):
// \inst4|Decoder0~24_combout  = (\inst4|Decoder0~21_combout  & (\inst18|out[3]~4_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Decoder0~21_combout ),
	.datac(\inst18|out[3]~4_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~24 .lut_mask = 16'hC000;
defparam \inst4|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N25
cycloneii_lcell_ff \inst4|registers[31][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][10]~regout ));

// Location: LCFF_X52_Y25_N15
cycloneii_lcell_ff \inst4|registers[27][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][10]~regout ));

// Location: LCFF_X54_Y23_N23
cycloneii_lcell_ff \inst4|registers[19][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][10]~regout ));

// Location: LCCOMB_X54_Y23_N22
cycloneii_lcell_comb \inst4|data2[10]~448 (
// Equation(s):
// \inst4|data2[10]~448_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][10]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][10]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][10]~regout ),
	.datac(\inst4|registers[19][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~448 .lut_mask = 16'hAAD8;
defparam \inst4|data2[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneii_lcell_comb \inst4|data2[10]~449 (
// Equation(s):
// \inst4|data2[10]~449_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[10]~448_combout  & ((\inst4|registers[31][10]~regout ))) # (!\inst4|data2[10]~448_combout  & (\inst4|registers[23][10]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[10]~448_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][10]~regout ),
	.datac(\inst4|registers[31][10]~regout ),
	.datad(\inst4|data2[10]~448_combout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~449 .lut_mask = 16'hF588;
defparam \inst4|data2[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneii_lcell_comb \inst4|data2[10]~450 (
// Equation(s):
// \inst4|data2[10]~450_combout  = (\inst4|data2[10]~447_combout  & (((\inst4|data2[10]~449_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[10]~447_combout  & (\inst4|data2[10]~442_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[10]~447_combout ),
	.datab(\inst4|data2[10]~442_combout ),
	.datac(\inst4|data2[10]~449_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~450 .lut_mask = 16'hE4AA;
defparam \inst4|data2[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N14
cycloneii_lcell_comb \inst4|data2[10]~461 (
// Equation(s):
// \inst4|data2[10]~461_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[10]~450_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[10]~460_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|data2[10]~460_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|data2[10]~450_combout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~461 .lut_mask = 16'hAE04;
defparam \inst4|data2[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y34_N5
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst6|Mux16~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCFF_X59_Y34_N17
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|altsyncram_component|auto_generated|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCFF_X61_Y29_N31
cycloneii_lcell_ff \inst4|registers[14][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][2]~regout ));

// Location: LCFF_X61_Y29_N25
cycloneii_lcell_ff \inst4|registers[15][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][2]~regout ));

// Location: LCCOMB_X61_Y29_N24
cycloneii_lcell_comb \inst4|data2[2]~627 (
// Equation(s):
// \inst4|data2[2]~627_combout  = (\inst4|data2[2]~626_combout  & (((\inst4|registers[15][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[2]~626_combout  & (\inst4|registers[14][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[2]~626_combout ),
	.datab(\inst4|registers[14][2]~regout ),
	.datac(\inst4|registers[15][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~627 .lut_mask = 16'hE4AA;
defparam \inst4|data2[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N9
cycloneii_lcell_ff \inst4|registers[10][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][2]~regout ));

// Location: LCFF_X63_Y23_N19
cycloneii_lcell_ff \inst4|registers[8][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][2]~regout ));

// Location: LCCOMB_X63_Y23_N18
cycloneii_lcell_comb \inst4|data2[2]~621 (
// Equation(s):
// \inst4|data2[2]~621_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][2]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][2]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][2]~regout ),
	.datac(\inst4|registers[8][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~621 .lut_mask = 16'hAAD8;
defparam \inst4|data2[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N1
cycloneii_lcell_ff \inst4|registers[11][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][2]~regout ));

// Location: LCFF_X63_Y24_N23
cycloneii_lcell_ff \inst4|registers[9][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][2]~regout ));

// Location: LCCOMB_X63_Y24_N0
cycloneii_lcell_comb \inst4|data2[2]~622 (
// Equation(s):
// \inst4|data2[2]~622_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[2]~621_combout  & (\inst4|registers[11][2]~regout )) # (!\inst4|data2[2]~621_combout  & ((\inst4|registers[9][2]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[2]~621_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[2]~621_combout ),
	.datac(\inst4|registers[11][2]~regout ),
	.datad(\inst4|registers[9][2]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~622 .lut_mask = 16'hE6C4;
defparam \inst4|data2[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneii_lcell_comb \inst4|data2[2]~625 (
// Equation(s):
// \inst4|data2[2]~625_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # (\inst4|data2[2]~622_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[2]~624_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|data2[2]~624_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[2]~622_combout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~625 .lut_mask = 16'hCEC2;
defparam \inst4|data2[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneii_lcell_comb \inst4|data2[2]~628 (
// Equation(s):
// \inst4|data2[2]~628_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[2]~625_combout  & ((\inst4|data2[2]~627_combout ))) # (!\inst4|data2[2]~625_combout  & (\inst4|data2[2]~620_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[2]~625_combout ))))

	.dataa(\inst4|data2[2]~620_combout ),
	.datab(\inst4|data2[2]~627_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[2]~625_combout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~628 .lut_mask = 16'hCFA0;
defparam \inst4|data2[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneii_lcell_comb \inst4|data2[2]~629 (
// Equation(s):
// \inst4|data2[2]~629_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[2]~618_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[2]~628_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[2]~618_combout ),
	.datab(\inst4|data2[2]~628_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~629 .lut_mask = 16'hAA0C;
defparam \inst4|data2[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N14
cycloneii_lcell_comb \inst36|WideOr13~0 (
// Equation(s):
// \inst36|WideOr13~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27])) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]) # 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr13~0 .lut_mask = 16'hDF5C;
defparam \inst36|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N0
cycloneii_lcell_comb \inst36|WideOr13~1 (
// Equation(s):
// \inst36|WideOr13~1_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # (\inst36|WideOr13~0_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\inst36|WideOr13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst36|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr13~1 .lut_mask = 16'hFEFE;
defparam \inst36|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N28
cycloneii_lcell_comb \inst36|OpULA[1] (
// Equation(s):
// \inst36|OpULA [1] = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (!\inst36|WideOr13~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OpULA [1])))

	.dataa(vcc),
	.datab(\inst36|WideOr13~1_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OpULA [1]),
	.cin(gnd),
	.combout(\inst36|OpULA [1]),
	.cout());
// synopsys translate_off
defparam \inst36|OpULA[1] .lut_mask = 16'h3F30;
defparam \inst36|OpULA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneii_lcell_comb \inst6|Mux17~3 (
// Equation(s):
// \inst6|Mux17~3_combout  = ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst6|Mux17~2_combout ) # (!\inst5|ULAopcode [2])))) # (!\inst36|OpULA [1])

	.dataa(\inst6|Mux17~2_combout ),
	.datab(\inst5|ULAopcode [2]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~3 .lut_mask = 16'h0FBF;
defparam \inst6|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneii_lcell_comb \inst30|out[3]~28 (
// Equation(s):
// \inst30|out[3]~28_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[3]~608_combout ))

	.dataa(\inst4|data2[3]~608_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst30|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[3]~28 .lut_mask = 16'hEE22;
defparam \inst30|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneii_lcell_comb \inst30|out[2]~29 (
// Equation(s):
// \inst30|out[2]~29_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[2]~629_combout ))

	.dataa(\inst4|data2[2]~629_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst30|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[2]~29 .lut_mask = 16'hFA0A;
defparam \inst30|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout  = (!\inst6|Mux17~6_combout  & \inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 .lut_mask = 16'h5500;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N23
cycloneii_lcell_ff \inst4|registers[23][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][4]~regout ));

// Location: LCFF_X51_Y25_N31
cycloneii_lcell_ff \inst4|registers[31][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][4]~regout ));

// Location: LCFF_X52_Y25_N9
cycloneii_lcell_ff \inst4|registers[27][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][4]~regout ));

// Location: LCFF_X53_Y25_N17
cycloneii_lcell_ff \inst4|registers[19][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][4]~regout ));

// Location: LCCOMB_X53_Y25_N16
cycloneii_lcell_comb \inst4|data2[4]~574 (
// Equation(s):
// \inst4|data2[4]~574_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][4]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][4]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][4]~regout ),
	.datac(\inst4|registers[19][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~574 .lut_mask = 16'hEE50;
defparam \inst4|data2[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N30
cycloneii_lcell_comb \inst4|data2[4]~575 (
// Equation(s):
// \inst4|data2[4]~575_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[4]~574_combout  & ((\inst4|registers[31][4]~regout ))) # (!\inst4|data2[4]~574_combout  & (\inst4|registers[23][4]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[4]~574_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[23][4]~regout ),
	.datac(\inst4|registers[31][4]~regout ),
	.datad(\inst4|data2[4]~574_combout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~575 .lut_mask = 16'hF588;
defparam \inst4|data2[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \inst4|data2[4]~567 (
// Equation(s):
// \inst4|data2[4]~567_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][4]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][4]~regout )))))

	.dataa(\inst4|registers[25][4]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[17][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~567 .lut_mask = 16'hEE30;
defparam \inst4|data2[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N21
cycloneii_lcell_ff \inst4|registers[29][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][4]~regout ));

// Location: LCCOMB_X51_Y25_N20
cycloneii_lcell_comb \inst4|data2[4]~568 (
// Equation(s):
// \inst4|data2[4]~568_combout  = (\inst4|data2[4]~567_combout  & (((\inst4|registers[29][4]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[4]~567_combout  & (\inst4|registers[21][4]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[21][4]~regout ),
	.datab(\inst4|data2[4]~567_combout ),
	.datac(\inst4|registers[29][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~568 .lut_mask = 16'hE2CC;
defparam \inst4|data2[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N18
cycloneii_lcell_comb \inst4|data2[4]~576 (
// Equation(s):
// \inst4|data2[4]~576_combout  = (\inst4|data2[4]~573_combout  & ((\inst4|data2[4]~575_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[4]~573_combout  & (((\inst4|data2[4]~568_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[4]~573_combout ),
	.datab(\inst4|data2[4]~575_combout ),
	.datac(\inst4|data2[4]~568_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~576 .lut_mask = 16'hD8AA;
defparam \inst4|data2[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N15
cycloneii_lcell_ff \inst4|registers[7][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][4]~regout ));

// Location: LCFF_X54_Y26_N9
cycloneii_lcell_ff \inst4|registers[4][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][4]~regout ));

// Location: LCFF_X54_Y26_N31
cycloneii_lcell_ff \inst4|registers[5][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][4]~regout ));

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \inst4|data2[4]~577 (
// Equation(s):
// \inst4|data2[4]~577_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][4]~regout ),
	.datad(\inst4|registers[5][4]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~577 .lut_mask = 16'hDC98;
defparam \inst4|data2[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \inst4|data2[4]~578 (
// Equation(s):
// \inst4|data2[4]~578_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[4]~577_combout  & ((\inst4|registers[7][4]~regout ))) # (!\inst4|data2[4]~577_combout  & (\inst4|registers[6][4]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[4]~577_combout ))))

	.dataa(\inst4|registers[6][4]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][4]~regout ),
	.datad(\inst4|data2[4]~577_combout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~578 .lut_mask = 16'hF388;
defparam \inst4|data2[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N31
cycloneii_lcell_ff \inst4|registers[9][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][4]~regout ));

// Location: LCFF_X63_Y24_N25
cycloneii_lcell_ff \inst4|registers[11][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][4]~regout ));

// Location: LCCOMB_X63_Y24_N24
cycloneii_lcell_comb \inst4|data2[4]~580 (
// Equation(s):
// \inst4|data2[4]~580_combout  = (\inst4|data2[4]~579_combout  & (((\inst4|registers[11][4]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[4]~579_combout  & (\inst4|registers[9][4]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[4]~579_combout ),
	.datab(\inst4|registers[9][4]~regout ),
	.datac(\inst4|registers[11][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~580 .lut_mask = 16'hE4AA;
defparam \inst4|data2[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneii_lcell_comb \inst4|data2[4]~583 (
// Equation(s):
// \inst4|data2[4]~583_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[4]~580_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[4]~582_combout ))))

	.dataa(\inst4|data2[4]~582_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|data2[4]~580_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~583 .lut_mask = 16'hFC22;
defparam \inst4|data2[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneii_lcell_comb \inst4|data2[4]~586 (
// Equation(s):
// \inst4|data2[4]~586_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[4]~583_combout  & (\inst4|data2[4]~585_combout )) # (!\inst4|data2[4]~583_combout  & ((\inst4|data2[4]~578_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[4]~583_combout ))))

	.dataa(\inst4|data2[4]~585_combout ),
	.datab(\inst4|data2[4]~578_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[4]~583_combout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~586 .lut_mask = 16'hAFC0;
defparam \inst4|data2[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneii_lcell_comb \inst4|data2[4]~587 (
// Equation(s):
// \inst4|data2[4]~587_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[4]~576_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[4]~586_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|data2[4]~576_combout ),
	.datad(\inst4|data2[4]~586_combout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~587 .lut_mask = 16'hD1C0;
defparam \inst4|data2[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneii_lcell_comb \inst1|out[5]~33 (
// Equation(s):
// \inst1|out[5]~33_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~6_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[5]~26_combout ))

	.dataa(\inst3|out[5]~26_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst1|out[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[5]~33 .lut_mask = 16'hEE22;
defparam \inst1|out[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N17
cycloneii_lcell_ff \inst4|registers[29][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][5]~regout ));

// Location: LCFF_X52_Y22_N15
cycloneii_lcell_ff \inst4|registers[25][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][5]~regout ));

// Location: LCCOMB_X52_Y22_N14
cycloneii_lcell_comb \inst4|data1[5]~549 (
// Equation(s):
// \inst4|data1[5]~549_combout  = (\inst4|data1[5]~548_combout  & ((\inst4|registers[29][5]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[5]~548_combout  & (((\inst4|registers[25][5]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|data1[5]~548_combout ),
	.datab(\inst4|registers[29][5]~regout ),
	.datac(\inst4|registers[25][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~549 .lut_mask = 16'hD8AA;
defparam \inst4|data1[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneii_lcell_comb \inst4|data1[5]~552 (
// Equation(s):
// \inst4|data1[5]~552_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[5]~549_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[5]~551_combout ))))

	.dataa(\inst4|data1[5]~551_combout ),
	.datab(\inst4|data1[5]~549_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~552 .lut_mask = 16'hFC0A;
defparam \inst4|data1[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N13
cycloneii_lcell_ff \inst4|registers[27][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][5]~regout ));

// Location: LCFF_X51_Y25_N27
cycloneii_lcell_ff \inst4|registers[31][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][5]~regout ));

// Location: LCCOMB_X52_Y23_N12
cycloneii_lcell_comb \inst4|data1[5]~554 (
// Equation(s):
// \inst4|data1[5]~554_combout  = (\inst4|data1[5]~553_combout  & (((\inst4|registers[31][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[5]~553_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[27][5]~regout )))

	.dataa(\inst4|data1[5]~553_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][5]~regout ),
	.datad(\inst4|registers[31][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~554 .lut_mask = 16'hEA62;
defparam \inst4|data1[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneii_lcell_comb \inst4|data1[5]~555 (
// Equation(s):
// \inst4|data1[5]~555_combout  = (\inst4|data1[5]~552_combout  & (((\inst4|data1[5]~554_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[5]~552_combout  & (\inst4|data1[5]~547_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))

	.dataa(\inst4|data1[5]~547_combout ),
	.datab(\inst4|data1[5]~552_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[5]~554_combout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~555 .lut_mask = 16'hEC2C;
defparam \inst4|data1[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N15
cycloneii_lcell_ff \inst4|registers[11][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][5]~regout ));

// Location: LCFF_X60_Y24_N29
cycloneii_lcell_ff \inst4|registers[10][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][5]~regout ));

// Location: LCFF_X57_Y24_N9
cycloneii_lcell_ff \inst4|registers[8][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][5]~regout ));

// Location: LCFF_X61_Y24_N21
cycloneii_lcell_ff \inst4|registers[9][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][5]~regout ));

// Location: LCCOMB_X61_Y24_N20
cycloneii_lcell_comb \inst4|data1[5]~556 (
// Equation(s):
// \inst4|data1[5]~556_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][5]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][5]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][5]~regout ),
	.datac(\inst4|registers[9][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~556 .lut_mask = 16'hFA44;
defparam \inst4|data1[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneii_lcell_comb \inst4|data1[5]~557 (
// Equation(s):
// \inst4|data1[5]~557_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[5]~556_combout  & (\inst4|registers[11][5]~regout )) # (!\inst4|data1[5]~556_combout  & ((\inst4|registers[10][5]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[5]~556_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][5]~regout ),
	.datac(\inst4|registers[10][5]~regout ),
	.datad(\inst4|data1[5]~556_combout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~557 .lut_mask = 16'hDDA0;
defparam \inst4|data1[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N11
cycloneii_lcell_ff \inst4|registers[13][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][5]~regout ));

// Location: LCFF_X65_Y31_N11
cycloneii_lcell_ff \inst4|registers[15][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[5]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][5]~regout ));

// Location: LCCOMB_X58_Y31_N10
cycloneii_lcell_comb \inst4|data1[5]~564 (
// Equation(s):
// \inst4|data1[5]~564_combout  = (\inst4|data1[5]~563_combout  & (((\inst4|registers[15][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|data1[5]~563_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[13][5]~regout )))

	.dataa(\inst4|data1[5]~563_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][5]~regout ),
	.datad(\inst4|registers[15][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~564 .lut_mask = 16'hEA62;
defparam \inst4|data1[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneii_lcell_comb \inst4|data1[5]~565 (
// Equation(s):
// \inst4|data1[5]~565_combout  = (\inst4|data1[5]~562_combout  & (((\inst4|data1[5]~564_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[5]~562_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[5]~557_combout )))

	.dataa(\inst4|data1[5]~562_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[5]~557_combout ),
	.datad(\inst4|data1[5]~564_combout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~565 .lut_mask = 16'hEA62;
defparam \inst4|data1[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneii_lcell_comb \inst4|data1[5]~566 (
// Equation(s):
// \inst4|data1[5]~566_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[5]~555_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[5]~565_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|data1[5]~555_combout ),
	.datad(\inst4|data1[5]~565_combout ),
	.cin(gnd),
	.combout(\inst4|data1[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~566 .lut_mask = 16'hD1C0;
defparam \inst4|data1[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneii_lcell_comb \inst30|out[5]~26 (
// Equation(s):
// \inst30|out[5]~26_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[5]~566_combout ))

	.dataa(\inst4|data2[5]~566_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\inst36|OrigUla~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[5]~26 .lut_mask = 16'hCACA;
defparam \inst30|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneii_lcell_comb \inst6|Mux26~3 (
// Equation(s):
// \inst6|Mux26~3_combout  = (\inst6|Mux26~2_combout  & (((\inst4|data1[5]~566_combout  & \inst30|out[5]~26_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux26~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[5]~566_combout ) # 
// (\inst30|out[5]~26_combout ))))

	.dataa(\inst6|Mux26~2_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[5]~566_combout ),
	.datad(\inst30|out[5]~26_combout ),
	.cin(gnd),
	.combout(\inst6|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~3 .lut_mask = 16'hE662;
defparam \inst6|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N27
cycloneii_lcell_ff \inst4|registers[25][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][6]~regout ));

// Location: LCFF_X52_Y22_N21
cycloneii_lcell_ff \inst4|registers[17][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][6]~regout ));

// Location: LCCOMB_X52_Y22_N20
cycloneii_lcell_comb \inst4|data2[6]~525 (
// Equation(s):
// \inst4|data2[6]~525_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[25][6]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[17][6]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[25][6]~regout ),
	.datac(\inst4|registers[17][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~525 .lut_mask = 16'hEE50;
defparam \inst4|data2[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N29
cycloneii_lcell_ff \inst4|registers[29][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][6]~regout ));

// Location: LCCOMB_X51_Y25_N28
cycloneii_lcell_comb \inst4|data2[6]~526 (
// Equation(s):
// \inst4|data2[6]~526_combout  = (\inst4|data2[6]~525_combout  & (((\inst4|registers[29][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[6]~525_combout  & (\inst4|registers[21][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[21][6]~regout ),
	.datab(\inst4|data2[6]~525_combout ),
	.datac(\inst4|registers[29][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~526 .lut_mask = 16'hE2CC;
defparam \inst4|data2[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N27
cycloneii_lcell_ff \inst4|registers[19][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][6]~regout ));

// Location: LCCOMB_X53_Y25_N26
cycloneii_lcell_comb \inst4|data2[6]~532 (
// Equation(s):
// \inst4|data2[6]~532_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][6]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][6]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][6]~regout ),
	.datac(\inst4|registers[19][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~532 .lut_mask = 16'hAAD8;
defparam \inst4|data2[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N7
cycloneii_lcell_ff \inst4|registers[31][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][6]~regout ));

// Location: LCCOMB_X51_Y25_N6
cycloneii_lcell_comb \inst4|data2[6]~533 (
// Equation(s):
// \inst4|data2[6]~533_combout  = (\inst4|data2[6]~532_combout  & (((\inst4|registers[31][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[6]~532_combout  & (\inst4|registers[23][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[23][6]~regout ),
	.datab(\inst4|data2[6]~532_combout ),
	.datac(\inst4|registers[31][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~533 .lut_mask = 16'hE2CC;
defparam \inst4|data2[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N9
cycloneii_lcell_ff \inst4|registers[24][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][6]~regout ));

// Location: LCFF_X61_Y25_N27
cycloneii_lcell_ff \inst4|registers[28][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][6]~regout ));

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \inst4|data2[6]~530 (
// Equation(s):
// \inst4|data2[6]~530_combout  = (\inst4|data2[6]~529_combout  & (((\inst4|registers[28][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[6]~529_combout  & (\inst4|registers[24][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[6]~529_combout ),
	.datab(\inst4|registers[24][6]~regout ),
	.datac(\inst4|registers[28][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~530 .lut_mask = 16'hE4AA;
defparam \inst4|data2[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneii_lcell_comb \inst4|data2[6]~531 (
// Equation(s):
// \inst4|data2[6]~531_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[6]~528_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[6]~530_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[6]~528_combout ),
	.datab(\inst4|data2[6]~530_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~531 .lut_mask = 16'hF0AC;
defparam \inst4|data2[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
cycloneii_lcell_comb \inst4|data2[6]~534 (
// Equation(s):
// \inst4|data2[6]~534_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[6]~531_combout  & ((\inst4|data2[6]~533_combout ))) # (!\inst4|data2[6]~531_combout  & (\inst4|data2[6]~526_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[6]~531_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[6]~526_combout ),
	.datac(\inst4|data2[6]~533_combout ),
	.datad(\inst4|data2[6]~531_combout ),
	.cin(gnd),
	.combout(\inst4|data2[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~534 .lut_mask = 16'hF588;
defparam \inst4|data2[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneii_lcell_comb \inst4|data2[6]~545 (
// Equation(s):
// \inst4|data2[6]~545_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[6]~534_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[6]~544_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[6]~544_combout ),
	.datab(\inst4|data2[6]~534_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~545 .lut_mask = 16'hCC0A;
defparam \inst4|data2[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneii_lcell_comb \inst30|out[7]~24 (
// Equation(s):
// \inst30|out[7]~24_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[7]~524_combout ))

	.dataa(\inst4|data2[7]~524_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\inst30|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[7]~24 .lut_mask = 16'hFA0A;
defparam \inst30|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneii_lcell_comb \inst30|out[6]~25 (
// Equation(s):
// \inst30|out[6]~25_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[6]~545_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[6]~545_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\inst30|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[6]~25 .lut_mask = 16'hFC0C;
defparam \inst30|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneii_lcell_comb \inst12|inst|Add0~26 (
// Equation(s):
// \inst12|inst|Add0~26_combout  = (\inst24|PC [15] & (!\inst12|inst|Add0~25 )) # (!\inst24|PC [15] & ((\inst12|inst|Add0~25 ) # (GND)))
// \inst12|inst|Add0~27  = CARRY((!\inst12|inst|Add0~25 ) # (!\inst24|PC [15]))

	.dataa(vcc),
	.datab(\inst24|PC [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~25 ),
	.combout(\inst12|inst|Add0~26_combout ),
	.cout(\inst12|inst|Add0~27 ));
// synopsys translate_off
defparam \inst12|inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneii_lcell_comb \inst11|inst2|Add0~26 (
// Equation(s):
// \inst11|inst2|Add0~26_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst12|inst|Add0~26_combout  & (\inst11|inst2|Add0~25  & VCC)) # (!\inst12|inst|Add0~26_combout  & (!\inst11|inst2|Add0~25 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst12|inst|Add0~26_combout  & (!\inst11|inst2|Add0~25 )) # (!\inst12|inst|Add0~26_combout  & ((\inst11|inst2|Add0~25 ) # (GND)))))
// \inst11|inst2|Add0~27  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (!\inst12|inst|Add0~26_combout  & !\inst11|inst2|Add0~25 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((!\inst11|inst2|Add0~25 
// ) # (!\inst12|inst|Add0~26_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\inst12|inst|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~25 ),
	.combout(\inst11|inst2|Add0~26_combout ),
	.cout(\inst11|inst2|Add0~27 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~26 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneii_lcell_comb \inst9|out[15]~18 (
// Equation(s):
// \inst9|out[15]~18_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~26_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~26_combout ))

	.dataa(\inst12|inst|Add0~26_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst9|out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[15]~18 .lut_mask = 16'hEE22;
defparam \inst9|out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N17
cycloneii_lcell_ff \inst24|PC[15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[15]~18_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [15]));

// Location: LCCOMB_X68_Y31_N30
cycloneii_lcell_comb \inst12|inst|Add0~28 (
// Equation(s):
// \inst12|inst|Add0~28_combout  = (\inst24|PC [16] & (\inst12|inst|Add0~27  $ (GND))) # (!\inst24|PC [16] & (!\inst12|inst|Add0~27  & VCC))
// \inst12|inst|Add0~29  = CARRY((\inst24|PC [16] & !\inst12|inst|Add0~27 ))

	.dataa(vcc),
	.datab(\inst24|PC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~27 ),
	.combout(\inst12|inst|Add0~28_combout ),
	.cout(\inst12|inst|Add0~29 ));
// synopsys translate_off
defparam \inst12|inst|Add0~28 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneii_lcell_comb \inst9|out[16]~17 (
// Equation(s):
// \inst9|out[16]~17_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~28_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~28_combout )))

	.dataa(\inst11|inst2|Add0~28_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst9|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[16]~17 .lut_mask = 16'hBB88;
defparam \inst9|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N25
cycloneii_lcell_ff \inst24|PC[16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[16]~17_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [16]));

// Location: LCCOMB_X68_Y30_N0
cycloneii_lcell_comb \inst12|inst|Add0~30 (
// Equation(s):
// \inst12|inst|Add0~30_combout  = (\inst24|PC [17] & (!\inst12|inst|Add0~29 )) # (!\inst24|PC [17] & ((\inst12|inst|Add0~29 ) # (GND)))
// \inst12|inst|Add0~31  = CARRY((!\inst12|inst|Add0~29 ) # (!\inst24|PC [17]))

	.dataa(\inst24|PC [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~29 ),
	.combout(\inst12|inst|Add0~30_combout ),
	.cout(\inst12|inst|Add0~31 ));
// synopsys translate_off
defparam \inst12|inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneii_lcell_comb \inst12|inst|Add0~32 (
// Equation(s):
// \inst12|inst|Add0~32_combout  = (\inst24|PC [18] & (\inst12|inst|Add0~31  $ (GND))) # (!\inst24|PC [18] & (!\inst12|inst|Add0~31  & VCC))
// \inst12|inst|Add0~33  = CARRY((\inst24|PC [18] & !\inst12|inst|Add0~31 ))

	.dataa(\inst24|PC [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~31 ),
	.combout(\inst12|inst|Add0~32_combout ),
	.cout(\inst12|inst|Add0~33 ));
// synopsys translate_off
defparam \inst12|inst|Add0~32 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneii_lcell_comb \inst12|inst|Add0~34 (
// Equation(s):
// \inst12|inst|Add0~34_combout  = (\inst24|PC [19] & (!\inst12|inst|Add0~33 )) # (!\inst24|PC [19] & ((\inst12|inst|Add0~33 ) # (GND)))
// \inst12|inst|Add0~35  = CARRY((!\inst12|inst|Add0~33 ) # (!\inst24|PC [19]))

	.dataa(vcc),
	.datab(\inst24|PC [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~33 ),
	.combout(\inst12|inst|Add0~34_combout ),
	.cout(\inst12|inst|Add0~35 ));
// synopsys translate_off
defparam \inst12|inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneii_lcell_comb \inst11|inst2|Add0~30 (
// Equation(s):
// \inst11|inst2|Add0~30_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~30_combout  & (\inst11|inst2|Add0~29  & VCC)) # (!\inst12|inst|Add0~30_combout  & (!\inst11|inst2|Add0~29 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~30_combout  & (!\inst11|inst2|Add0~29 )) # (!\inst12|inst|Add0~30_combout  & ((\inst11|inst2|Add0~29 ) # (GND)))))
// \inst11|inst2|Add0~31  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst12|inst|Add0~30_combout  & !\inst11|inst2|Add0~29 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~29 
// ) # (!\inst12|inst|Add0~30_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~29 ),
	.combout(\inst11|inst2|Add0~30_combout ),
	.cout(\inst11|inst2|Add0~31 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~30 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneii_lcell_comb \inst11|inst2|Add0~34 (
// Equation(s):
// \inst11|inst2|Add0~34_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~34_combout  & (\inst11|inst2|Add0~33  & VCC)) # (!\inst12|inst|Add0~34_combout  & (!\inst11|inst2|Add0~33 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~34_combout  & (!\inst11|inst2|Add0~33 )) # (!\inst12|inst|Add0~34_combout  & ((\inst11|inst2|Add0~33 ) # (GND)))))
// \inst11|inst2|Add0~35  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst12|inst|Add0~34_combout  & !\inst11|inst2|Add0~33 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~33 
// ) # (!\inst12|inst|Add0~34_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~33 ),
	.combout(\inst11|inst2|Add0~34_combout ),
	.cout(\inst11|inst2|Add0~35 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~34 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneii_lcell_comb \inst9|out[19]~14 (
// Equation(s):
// \inst9|out[19]~14_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~34_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~34_combout ))

	.dataa(\inst12|inst|Add0~34_combout ),
	.datab(\inst11|inst2|Add0~34_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[19]~14 .lut_mask = 16'hCCAA;
defparam \inst9|out[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N31
cycloneii_lcell_ff \inst24|PC[19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[19]~14_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [19]));

// Location: LCCOMB_X68_Y30_N6
cycloneii_lcell_comb \inst12|inst|Add0~36 (
// Equation(s):
// \inst12|inst|Add0~36_combout  = (\inst24|PC [20] & (\inst12|inst|Add0~35  $ (GND))) # (!\inst24|PC [20] & (!\inst12|inst|Add0~35  & VCC))
// \inst12|inst|Add0~37  = CARRY((\inst24|PC [20] & !\inst12|inst|Add0~35 ))

	.dataa(\inst24|PC [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~35 ),
	.combout(\inst12|inst|Add0~36_combout ),
	.cout(\inst12|inst|Add0~37 ));
// synopsys translate_off
defparam \inst12|inst|Add0~36 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneii_lcell_comb \inst11|inst2|Add0~38 (
// Equation(s):
// \inst11|inst2|Add0~38_combout  = (\inst12|inst|Add0~38_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~37  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\inst11|inst2|Add0~37 )))) # (!\inst12|inst|Add0~38_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~37 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~37 
// ) # (GND)))))
// \inst11|inst2|Add0~39  = CARRY((\inst12|inst|Add0~38_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~37 )) # (!\inst12|inst|Add0~38_combout  & ((!\inst11|inst2|Add0~37 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\inst12|inst|Add0~38_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~37 ),
	.combout(\inst11|inst2|Add0~38_combout ),
	.cout(\inst11|inst2|Add0~39 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~38 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneii_lcell_comb \inst11|inst2|Add0~40 (
// Equation(s):
// \inst11|inst2|Add0~40_combout  = ((\inst12|inst|Add0~40_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~39 )))) # (GND)
// \inst11|inst2|Add0~41  = CARRY((\inst12|inst|Add0~40_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~39 ))) # (!\inst12|inst|Add0~40_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~39 )))

	.dataa(\inst12|inst|Add0~40_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~39 ),
	.combout(\inst11|inst2|Add0~40_combout ),
	.cout(\inst11|inst2|Add0~41 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~40 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneii_lcell_comb \inst11|inst2|Add0~42 (
// Equation(s):
// \inst11|inst2|Add0~42_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~42_combout  & (\inst11|inst2|Add0~41  & VCC)) # (!\inst12|inst|Add0~42_combout  & (!\inst11|inst2|Add0~41 )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~42_combout  & (!\inst11|inst2|Add0~41 )) # (!\inst12|inst|Add0~42_combout  & ((\inst11|inst2|Add0~41 ) # (GND)))))
// \inst11|inst2|Add0~43  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst12|inst|Add0~42_combout  & !\inst11|inst2|Add0~41 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~41 
// ) # (!\inst12|inst|Add0~42_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~41 ),
	.combout(\inst11|inst2|Add0~42_combout ),
	.cout(\inst11|inst2|Add0~43 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~42 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneii_lcell_comb \inst9|out[23]~8 (
// Equation(s):
// \inst9|out[23]~8_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~42_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~42_combout ))

	.dataa(\inst12|inst|Add0~42_combout ),
	.datab(\inst11|inst2|Add0~42_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[23]~8 .lut_mask = 16'hCCAA;
defparam \inst9|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N29
cycloneii_lcell_ff \inst24|PC[23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[23]~8_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [23]));

// Location: LCCOMB_X66_Y30_N22
cycloneii_lcell_comb \inst9|out[21]~12 (
// Equation(s):
// \inst9|out[21]~12_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~38_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~38_combout ))

	.dataa(\inst12|inst|Add0~38_combout ),
	.datab(\inst11|inst2|Add0~38_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[21]~12 .lut_mask = 16'hCCAA;
defparam \inst9|out[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N23
cycloneii_lcell_ff \inst24|PC[21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[21]~12_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [21]));

// Location: LCCOMB_X68_Y30_N8
cycloneii_lcell_comb \inst12|inst|Add0~38 (
// Equation(s):
// \inst12|inst|Add0~38_combout  = (\inst24|PC [21] & (!\inst12|inst|Add0~37 )) # (!\inst24|PC [21] & ((\inst12|inst|Add0~37 ) # (GND)))
// \inst12|inst|Add0~39  = CARRY((!\inst12|inst|Add0~37 ) # (!\inst24|PC [21]))

	.dataa(vcc),
	.datab(\inst24|PC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~37 ),
	.combout(\inst12|inst|Add0~38_combout ),
	.cout(\inst12|inst|Add0~39 ));
// synopsys translate_off
defparam \inst12|inst|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneii_lcell_comb \inst12|inst|Add0~40 (
// Equation(s):
// \inst12|inst|Add0~40_combout  = (\inst24|PC [22] & (!\inst12|inst|Add0~39  & VCC)) # (!\inst24|PC [22] & (\inst12|inst|Add0~39  $ (GND)))
// \inst12|inst|Add0~41  = CARRY((!\inst24|PC [22] & !\inst12|inst|Add0~39 ))

	.dataa(\inst24|PC [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~39 ),
	.combout(\inst12|inst|Add0~40_combout ),
	.cout(\inst12|inst|Add0~41 ));
// synopsys translate_off
defparam \inst12|inst|Add0~40 .lut_mask = 16'h5A05;
defparam \inst12|inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneii_lcell_comb \inst12|inst|Add0~42 (
// Equation(s):
// \inst12|inst|Add0~42_combout  = (\inst24|PC [23] & (!\inst12|inst|Add0~41 )) # (!\inst24|PC [23] & ((\inst12|inst|Add0~41 ) # (GND)))
// \inst12|inst|Add0~43  = CARRY((!\inst12|inst|Add0~41 ) # (!\inst24|PC [23]))

	.dataa(vcc),
	.datab(\inst24|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~41 ),
	.combout(\inst12|inst|Add0~42_combout ),
	.cout(\inst12|inst|Add0~43 ));
// synopsys translate_off
defparam \inst12|inst|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneii_lcell_comb \inst11|inst2|Add0~44 (
// Equation(s):
// \inst11|inst2|Add0~44_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst12|inst|Add0~44_combout  $ (!\inst11|inst2|Add0~43 )))) # (GND)
// \inst11|inst2|Add0~45  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~44_combout ) # (!\inst11|inst2|Add0~43 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (\inst12|inst|Add0~44_combout  & !\inst11|inst2|Add0~43 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~43 ),
	.combout(\inst11|inst2|Add0~44_combout ),
	.cout(\inst11|inst2|Add0~45 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~44 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneii_lcell_comb \inst9|out[24]~7 (
// Equation(s):
// \inst9|out[24]~7_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~44_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~44_combout ))

	.dataa(\inst12|inst|Add0~44_combout ),
	.datab(\inst11|inst2|Add0~44_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[24]~7 .lut_mask = 16'hCCAA;
defparam \inst9|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N11
cycloneii_lcell_ff \inst24|PC[24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[24]~7_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [24]));

// Location: LCCOMB_X68_Y30_N14
cycloneii_lcell_comb \inst12|inst|Add0~44 (
// Equation(s):
// \inst12|inst|Add0~44_combout  = (\inst24|PC [24] & (\inst12|inst|Add0~43  $ (GND))) # (!\inst24|PC [24] & (!\inst12|inst|Add0~43  & VCC))
// \inst12|inst|Add0~45  = CARRY((\inst24|PC [24] & !\inst12|inst|Add0~43 ))

	.dataa(vcc),
	.datab(\inst24|PC [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~43 ),
	.combout(\inst12|inst|Add0~44_combout ),
	.cout(\inst12|inst|Add0~45 ));
// synopsys translate_off
defparam \inst12|inst|Add0~44 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneii_lcell_comb \inst11|inst2|Add0~52 (
// Equation(s):
// \inst11|inst2|Add0~52_combout  = ((\inst12|inst|Add0~52_combout  $ (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~51 )))) # (GND)
// \inst11|inst2|Add0~53  = CARRY((\inst12|inst|Add0~52_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~51 ))) # (!\inst12|inst|Add0~52_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~51 )))

	.dataa(\inst12|inst|Add0~52_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~51 ),
	.combout(\inst11|inst2|Add0~52_combout ),
	.cout(\inst11|inst2|Add0~53 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~52 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneii_lcell_comb \inst11|inst2|Add0~54 (
// Equation(s):
// \inst11|inst2|Add0~54_combout  = (\inst12|inst|Add0~54_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~53  & VCC)) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\inst11|inst2|Add0~53 )))) # (!\inst12|inst|Add0~54_combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~53 )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~53 
// ) # (GND)))))
// \inst11|inst2|Add0~55  = CARRY((\inst12|inst|Add0~54_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~53 )) # (!\inst12|inst|Add0~54_combout  & ((!\inst11|inst2|Add0~53 ) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\inst12|inst|Add0~54_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~53 ),
	.combout(\inst11|inst2|Add0~54_combout ),
	.cout(\inst11|inst2|Add0~55 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~54 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneii_lcell_comb \inst11|inst2|Add0~56 (
// Equation(s):
// \inst11|inst2|Add0~56_combout  = ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst12|inst|Add0~56_combout  $ (!\inst11|inst2|Add0~55 )))) # (GND)
// \inst11|inst2|Add0~57  = CARRY((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst12|inst|Add0~56_combout ) # (!\inst11|inst2|Add0~55 ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (\inst12|inst|Add0~56_combout  & !\inst11|inst2|Add0~55 )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst12|inst|Add0~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~55 ),
	.combout(\inst11|inst2|Add0~56_combout ),
	.cout(\inst11|inst2|Add0~57 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~56 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneii_lcell_comb \inst9|out[30]~1 (
// Equation(s):
// \inst9|out[30]~1_combout  = (\inst36|Jump~combout  & (\inst12|inst|Add0~56_combout )) # (!\inst36|Jump~combout  & ((\inst~0_combout  & ((\inst11|inst2|Add0~56_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~56_combout ))))

	.dataa(\inst12|inst|Add0~56_combout ),
	.datab(\inst36|Jump~combout ),
	.datac(\inst11|inst2|Add0~56_combout ),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[30]~1 .lut_mask = 16'hB8AA;
defparam \inst9|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N3
cycloneii_lcell_ff \inst24|PC[30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[30]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [30]));

// Location: LCCOMB_X66_Y30_N20
cycloneii_lcell_comb \inst9|out[29]~2 (
// Equation(s):
// \inst9|out[29]~2_combout  = (\inst~0_combout  & ((\inst36|Jump~combout  & (\inst12|inst|Add0~54_combout )) # (!\inst36|Jump~combout  & ((\inst11|inst2|Add0~54_combout ))))) # (!\inst~0_combout  & (\inst12|inst|Add0~54_combout ))

	.dataa(\inst12|inst|Add0~54_combout ),
	.datab(\inst~0_combout ),
	.datac(\inst36|Jump~combout ),
	.datad(\inst11|inst2|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst9|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[29]~2 .lut_mask = 16'hAEA2;
defparam \inst9|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N21
cycloneii_lcell_ff \inst24|PC[29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[29]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [29]));

// Location: LCCOMB_X68_Y30_N16
cycloneii_lcell_comb \inst12|inst|Add0~46 (
// Equation(s):
// \inst12|inst|Add0~46_combout  = (\inst24|PC [25] & (!\inst12|inst|Add0~45 )) # (!\inst24|PC [25] & ((\inst12|inst|Add0~45 ) # (GND)))
// \inst12|inst|Add0~47  = CARRY((!\inst12|inst|Add0~45 ) # (!\inst24|PC [25]))

	.dataa(vcc),
	.datab(\inst24|PC [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~45 ),
	.combout(\inst12|inst|Add0~46_combout ),
	.cout(\inst12|inst|Add0~47 ));
// synopsys translate_off
defparam \inst12|inst|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneii_lcell_comb \inst9|out[25]~6 (
// Equation(s):
// \inst9|out[25]~6_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~46_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~46_combout )))

	.dataa(\inst11|inst2|Add0~46_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst9|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[25]~6 .lut_mask = 16'hBB88;
defparam \inst9|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N17
cycloneii_lcell_ff \inst24|PC[25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[25]~6_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [25]));

// Location: LCCOMB_X68_Y30_N18
cycloneii_lcell_comb \inst12|inst|Add0~48 (
// Equation(s):
// \inst12|inst|Add0~48_combout  = (\inst24|PC [26] & (\inst12|inst|Add0~47  $ (GND))) # (!\inst24|PC [26] & (!\inst12|inst|Add0~47  & VCC))
// \inst12|inst|Add0~49  = CARRY((\inst24|PC [26] & !\inst12|inst|Add0~47 ))

	.dataa(\inst24|PC [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~47 ),
	.combout(\inst12|inst|Add0~48_combout ),
	.cout(\inst12|inst|Add0~49 ));
// synopsys translate_off
defparam \inst12|inst|Add0~48 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneii_lcell_comb \inst12|inst|Add0~50 (
// Equation(s):
// \inst12|inst|Add0~50_combout  = (\inst24|PC [27] & (!\inst12|inst|Add0~49 )) # (!\inst24|PC [27] & ((\inst12|inst|Add0~49 ) # (GND)))
// \inst12|inst|Add0~51  = CARRY((!\inst12|inst|Add0~49 ) # (!\inst24|PC [27]))

	.dataa(vcc),
	.datab(\inst24|PC [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~49 ),
	.combout(\inst12|inst|Add0~50_combout ),
	.cout(\inst12|inst|Add0~51 ));
// synopsys translate_off
defparam \inst12|inst|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneii_lcell_comb \inst9|out[27]~4 (
// Equation(s):
// \inst9|out[27]~4_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~50_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~50_combout )))

	.dataa(\inst11|inst2|Add0~50_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst9|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[27]~4 .lut_mask = 16'hBB88;
defparam \inst9|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N25
cycloneii_lcell_ff \inst24|PC[27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[27]~4_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [27]));

// Location: LCCOMB_X68_Y30_N22
cycloneii_lcell_comb \inst12|inst|Add0~52 (
// Equation(s):
// \inst12|inst|Add0~52_combout  = (\inst24|PC [28] & (\inst12|inst|Add0~51  $ (GND))) # (!\inst24|PC [28] & (!\inst12|inst|Add0~51  & VCC))
// \inst12|inst|Add0~53  = CARRY((\inst24|PC [28] & !\inst12|inst|Add0~51 ))

	.dataa(vcc),
	.datab(\inst24|PC [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~51 ),
	.combout(\inst12|inst|Add0~52_combout ),
	.cout(\inst12|inst|Add0~53 ));
// synopsys translate_off
defparam \inst12|inst|Add0~52 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneii_lcell_comb \inst9|out[28]~3 (
// Equation(s):
// \inst9|out[28]~3_combout  = (\inst36|Jump~combout  & (((\inst12|inst|Add0~52_combout )))) # (!\inst36|Jump~combout  & ((\inst~0_combout  & (\inst11|inst2|Add0~52_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~52_combout )))))

	.dataa(\inst36|Jump~combout ),
	.datab(\inst~0_combout ),
	.datac(\inst11|inst2|Add0~52_combout ),
	.datad(\inst12|inst|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst9|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[28]~3 .lut_mask = 16'hFB40;
defparam \inst9|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N23
cycloneii_lcell_ff \inst24|PC[28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[28]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [28]));

// Location: LCCOMB_X68_Y30_N24
cycloneii_lcell_comb \inst12|inst|Add0~54 (
// Equation(s):
// \inst12|inst|Add0~54_combout  = (\inst24|PC [29] & (!\inst12|inst|Add0~53 )) # (!\inst24|PC [29] & ((\inst12|inst|Add0~53 ) # (GND)))
// \inst12|inst|Add0~55  = CARRY((!\inst12|inst|Add0~53 ) # (!\inst24|PC [29]))

	.dataa(vcc),
	.datab(\inst24|PC [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~53 ),
	.combout(\inst12|inst|Add0~54_combout ),
	.cout(\inst12|inst|Add0~55 ));
// synopsys translate_off
defparam \inst12|inst|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneii_lcell_comb \inst12|inst|Add0~56 (
// Equation(s):
// \inst12|inst|Add0~56_combout  = (\inst24|PC [30] & (\inst12|inst|Add0~55  $ (GND))) # (!\inst24|PC [30] & (!\inst12|inst|Add0~55  & VCC))
// \inst12|inst|Add0~57  = CARRY((\inst24|PC [30] & !\inst12|inst|Add0~55 ))

	.dataa(vcc),
	.datab(\inst24|PC [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~55 ),
	.combout(\inst12|inst|Add0~56_combout ),
	.cout(\inst12|inst|Add0~57 ));
// synopsys translate_off
defparam \inst12|inst|Add0~56 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneii_lcell_comb \inst11|inst2|Add0~58 (
// Equation(s):
// \inst11|inst2|Add0~58_combout  = \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst11|inst2|Add0~57  $ (\inst12|inst|Add0~58_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|inst|Add0~58_combout ),
	.cin(\inst11|inst2|Add0~57 ),
	.combout(\inst11|inst2|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst2|Add0~58 .lut_mask = 16'hA55A;
defparam \inst11|inst2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneii_lcell_comb \inst9|out[31]~0 (
// Equation(s):
// \inst9|out[31]~0_combout  = (\inst36|Jump~combout  & (((\inst12|inst|Add0~58_combout )))) # (!\inst36|Jump~combout  & ((\inst~0_combout  & (\inst11|inst2|Add0~58_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~58_combout )))))

	.dataa(\inst36|Jump~combout ),
	.datab(\inst11|inst2|Add0~58_combout ),
	.datac(\inst12|inst|Add0~58_combout ),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[31]~0 .lut_mask = 16'hE4F0;
defparam \inst9|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N1
cycloneii_lcell_ff \inst24|PC[31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [31]));

// Location: LCCOMB_X68_Y30_N28
cycloneii_lcell_comb \inst12|inst|Add0~58 (
// Equation(s):
// \inst12|inst|Add0~58_combout  = \inst12|inst|Add0~57  $ (\inst24|PC [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|PC [31]),
	.cin(\inst12|inst|Add0~57 ),
	.combout(\inst12|inst|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst|Add0~58 .lut_mask = 16'h0FF0;
defparam \inst12|inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneii_lcell_comb \inst1|out[31]~0 (
// Equation(s):
// \inst1|out[31]~0_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~58_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[31]~0_combout ))

	.dataa(\inst3|out[31]~0_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst1|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[31]~0 .lut_mask = 16'hFA0A;
defparam \inst1|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N17
cycloneii_lcell_ff \inst4|registers[27][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][31]~regout ));

// Location: LCFF_X52_Y23_N19
cycloneii_lcell_ff \inst4|registers[19][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][31]~regout ));

// Location: LCFF_X56_Y23_N25
cycloneii_lcell_ff \inst4|registers[23][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][31]~regout ));

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \inst4|data1[31]~7 (
// Equation(s):
// \inst4|data1[31]~7_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[23][31]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][31]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[19][31]~regout ),
	.datac(\inst4|registers[23][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~7 .lut_mask = 16'hAAE4;
defparam \inst4|data1[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneii_lcell_comb \inst4|data1[31]~8 (
// Equation(s):
// \inst4|data1[31]~8_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[31]~7_combout  & (\inst4|registers[31][31]~regout )) # (!\inst4|data1[31]~7_combout  & ((\inst4|registers[27][31]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[31]~7_combout ))))

	.dataa(\inst4|registers[31][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][31]~regout ),
	.datad(\inst4|data1[31]~7_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~8 .lut_mask = 16'hBBC0;
defparam \inst4|data1[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N1
cycloneii_lcell_ff \inst4|registers[26][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][31]~regout ));

// Location: LCFF_X58_Y29_N19
cycloneii_lcell_ff \inst4|registers[18][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][31]~regout ));

// Location: LCCOMB_X58_Y29_N0
cycloneii_lcell_comb \inst4|data1[31]~0 (
// Equation(s):
// \inst4|data1[31]~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[18][31]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][31]~regout ),
	.datad(\inst4|registers[18][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~0 .lut_mask = 16'hD9C8;
defparam \inst4|data1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N9
cycloneii_lcell_ff \inst4|registers[22][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][31]~regout ));

// Location: LCCOMB_X57_Y29_N8
cycloneii_lcell_comb \inst4|data1[31]~1 (
// Equation(s):
// \inst4|data1[31]~1_combout  = (\inst4|data1[31]~0_combout  & ((\inst4|registers[30][31]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[31]~0_combout  & (((\inst4|registers[22][31]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[30][31]~regout ),
	.datab(\inst4|data1[31]~0_combout ),
	.datac(\inst4|registers[22][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~1 .lut_mask = 16'hB8CC;
defparam \inst4|data1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \inst4|data1[31]~9 (
// Equation(s):
// \inst4|data1[31]~9_combout  = (\inst4|data1[31]~6_combout  & (((\inst4|data1[31]~8_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|data1[31]~6_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[31]~1_combout ))))

	.dataa(\inst4|data1[31]~6_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[31]~8_combout ),
	.datad(\inst4|data1[31]~1_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~9 .lut_mask = 16'hE6A2;
defparam \inst4|data1[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneii_lcell_comb \inst4|data1[31]~20 (
// Equation(s):
// \inst4|data1[31]~20_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[31]~9_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[31]~19_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[31]~19_combout ),
	.datab(\inst4|data1[31]~9_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~20 .lut_mask = 16'hC0CA;
defparam \inst4|data1[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N3
cycloneii_lcell_ff \inst4|registers[0][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][31]~regout ));

// Location: LCCOMB_X53_Y31_N2
cycloneii_lcell_comb \inst4|data2[31]~14 (
// Equation(s):
// \inst4|data2[31]~14_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[1][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[0][31]~regout )))))

	.dataa(\inst4|registers[1][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[0][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~14 .lut_mask = 16'hEE30;
defparam \inst4|data2[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N19
cycloneii_lcell_ff \inst4|registers[3][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][31]~regout ));

// Location: LCCOMB_X54_Y31_N18
cycloneii_lcell_comb \inst4|data2[31]~15 (
// Equation(s):
// \inst4|data2[31]~15_combout  = (\inst4|data2[31]~14_combout  & (((\inst4|registers[3][31]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[31]~14_combout  & (\inst4|registers[2][31]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][31]~regout ),
	.datab(\inst4|data2[31]~14_combout ),
	.datac(\inst4|registers[3][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~15 .lut_mask = 16'hE2CC;
defparam \inst4|data2[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N1
cycloneii_lcell_ff \inst4|registers[5][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][31]~regout ));

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \inst4|registers[7][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][31]~regout ));

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \inst4|data2[31]~13 (
// Equation(s):
// \inst4|data2[31]~13_combout  = (\inst4|data2[31]~12_combout  & (((\inst4|registers[7][31]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[31]~12_combout  & (\inst4|registers[5][31]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[31]~12_combout ),
	.datab(\inst4|registers[5][31]~regout ),
	.datac(\inst4|registers[7][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~13 .lut_mask = 16'hE4AA;
defparam \inst4|data2[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneii_lcell_comb \inst4|data2[31]~16 (
// Equation(s):
// \inst4|data2[31]~16_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # (\inst4|data2[31]~13_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[31]~15_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[31]~15_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[31]~13_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~16 .lut_mask = 16'hAEA4;
defparam \inst4|data2[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y22_N9
cycloneii_lcell_ff \inst4|registers[9][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][31]~regout ));

// Location: LCFF_X60_Y23_N19
cycloneii_lcell_ff \inst4|registers[8][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][31]~regout ));

// Location: LCCOMB_X60_Y23_N18
cycloneii_lcell_comb \inst4|data2[31]~10 (
// Equation(s):
// \inst4|data2[31]~10_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][31]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][31]~regout ),
	.datac(\inst4|registers[8][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~10 .lut_mask = 16'hEE50;
defparam \inst4|data2[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y22_N3
cycloneii_lcell_ff \inst4|registers[11][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][31]~regout ));

// Location: LCFF_X60_Y23_N9
cycloneii_lcell_ff \inst4|registers[10][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][31]~regout ));

// Location: LCCOMB_X60_Y22_N2
cycloneii_lcell_comb \inst4|data2[31]~11 (
// Equation(s):
// \inst4|data2[31]~11_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[31]~10_combout  & (\inst4|registers[11][31]~regout )) # (!\inst4|data2[31]~10_combout  & ((\inst4|registers[10][31]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[31]~10_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[31]~10_combout ),
	.datac(\inst4|registers[11][31]~regout ),
	.datad(\inst4|registers[10][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~11 .lut_mask = 16'hE6C4;
defparam \inst4|data2[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N26
cycloneii_lcell_comb \inst4|data2[31]~19 (
// Equation(s):
// \inst4|data2[31]~19_combout  = (\inst4|data2[31]~16_combout  & ((\inst4|data2[31]~18_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[31]~16_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|data2[31]~11_combout ))))

	.dataa(\inst4|data2[31]~18_combout ),
	.datab(\inst4|data2[31]~16_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[31]~11_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~19 .lut_mask = 16'hBC8C;
defparam \inst4|data2[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N19
cycloneii_lcell_ff \inst4|registers[17][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][31]~regout ));

// Location: LCCOMB_X58_Y25_N18
cycloneii_lcell_comb \inst4|data2[31]~2 (
// Equation(s):
// \inst4|data2[31]~2_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][31]~regout )))))

	.dataa(\inst4|registers[21][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~2 .lut_mask = 16'hEE30;
defparam \inst4|data2[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N17
cycloneii_lcell_ff \inst4|registers[29][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][31]~regout ));

// Location: LCFF_X57_Y25_N25
cycloneii_lcell_ff \inst4|registers[25][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][31]~regout ));

// Location: LCCOMB_X53_Y22_N16
cycloneii_lcell_comb \inst4|data2[31]~3 (
// Equation(s):
// \inst4|data2[31]~3_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[31]~2_combout  & (\inst4|registers[29][31]~regout )) # (!\inst4|data2[31]~2_combout  & ((\inst4|registers[25][31]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[31]~2_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[31]~2_combout ),
	.datac(\inst4|registers[29][31]~regout ),
	.datad(\inst4|registers[25][31]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~3 .lut_mask = 16'hE6C4;
defparam \inst4|data2[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N25
cycloneii_lcell_ff \inst4|registers[20][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][31]~regout ));

// Location: LCFF_X59_Y26_N11
cycloneii_lcell_ff \inst4|registers[28][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][31]~regout ));

// Location: LCFF_X59_Y26_N17
cycloneii_lcell_ff \inst4|registers[24][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][31]~regout ));

// Location: LCCOMB_X58_Y24_N18
cycloneii_lcell_comb \inst4|Decoder0~17 (
// Equation(s):
// \inst4|Decoder0~17_combout  = (!\inst18|out[3]~4_combout  & (\inst4|Decoder0~15_combout  & \inst18|out[4]~3_combout ))

	.dataa(vcc),
	.datab(\inst18|out[3]~4_combout ),
	.datac(\inst4|Decoder0~15_combout ),
	.datad(\inst18|out[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Decoder0~17 .lut_mask = 16'h3000;
defparam \inst4|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N17
cycloneii_lcell_ff \inst4|registers[16][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][31]~regout ));

// Location: LCCOMB_X60_Y26_N16
cycloneii_lcell_comb \inst4|data2[31]~4 (
// Equation(s):
// \inst4|data2[31]~4_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][31]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][31]~regout ),
	.datac(\inst4|registers[16][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~4 .lut_mask = 16'hEE50;
defparam \inst4|data2[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneii_lcell_comb \inst4|data2[31]~5 (
// Equation(s):
// \inst4|data2[31]~5_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[31]~4_combout  & ((\inst4|registers[28][31]~regout ))) # (!\inst4|data2[31]~4_combout  & (\inst4|registers[20][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[31]~4_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][31]~regout ),
	.datac(\inst4|registers[28][31]~regout ),
	.datad(\inst4|data2[31]~4_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~5 .lut_mask = 16'hF588;
defparam \inst4|data2[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N28
cycloneii_lcell_comb \inst4|data2[31]~6 (
// Equation(s):
// \inst4|data2[31]~6_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[31]~3_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[31]~5_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|data2[31]~3_combout ),
	.datad(\inst4|data2[31]~5_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~6 .lut_mask = 16'hD9C8;
defparam \inst4|data2[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N11
cycloneii_lcell_ff \inst4|registers[30][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][31]~regout ));

// Location: LCCOMB_X58_Y29_N18
cycloneii_lcell_comb \inst4|data2[31]~0 (
// Equation(s):
// \inst4|data2[31]~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][31]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][31]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[26][31]~regout ),
	.datac(\inst4|registers[18][31]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~0 .lut_mask = 16'hEE50;
defparam \inst4|data2[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneii_lcell_comb \inst4|data2[31]~1 (
// Equation(s):
// \inst4|data2[31]~1_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[31]~0_combout  & ((\inst4|registers[30][31]~regout ))) # (!\inst4|data2[31]~0_combout  & (\inst4|registers[22][31]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[31]~0_combout ))))

	.dataa(\inst4|registers[22][31]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[30][31]~regout ),
	.datad(\inst4|data2[31]~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~1 .lut_mask = 16'hF388;
defparam \inst4|data2[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N22
cycloneii_lcell_comb \inst4|data2[31]~9 (
// Equation(s):
// \inst4|data2[31]~9_combout  = (\inst4|data2[31]~6_combout  & ((\inst4|data2[31]~8_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[31]~6_combout  & (((\inst4|data2[31]~1_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[31]~8_combout ),
	.datab(\inst4|data2[31]~6_combout ),
	.datac(\inst4|data2[31]~1_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~9 .lut_mask = 16'hB8CC;
defparam \inst4|data2[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneii_lcell_comb \inst4|data2[31]~20 (
// Equation(s):
// \inst4|data2[31]~20_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[31]~9_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[31]~19_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|data2[31]~19_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|data2[31]~9_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~20 .lut_mask = 16'hAE04;
defparam \inst4|data2[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneii_lcell_comb \inst30|out[31]~0 (
// Equation(s):
// \inst30|out[31]~0_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[31]~20_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst4|data2[31]~20_combout ),
	.cin(gnd),
	.combout(\inst30|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[31]~0 .lut_mask = 16'hF3C0;
defparam \inst30|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N21
cycloneii_lcell_ff \inst4|registers[18][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][30]~regout ));

// Location: LCCOMB_X58_Y29_N20
cycloneii_lcell_comb \inst4|data2[30]~23 (
// Equation(s):
// \inst4|data2[30]~23_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][30]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[18][30]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[22][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[18][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~23 .lut_mask = 16'hCCB8;
defparam \inst4|data2[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N19
cycloneii_lcell_ff \inst4|registers[30][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][30]~regout ));

// Location: LCCOMB_X59_Y29_N18
cycloneii_lcell_comb \inst4|data2[30]~24 (
// Equation(s):
// \inst4|data2[30]~24_combout  = (\inst4|data2[30]~23_combout  & (((\inst4|registers[30][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[30]~23_combout  & (\inst4|registers[26][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][30]~regout ),
	.datab(\inst4|data2[30]~23_combout ),
	.datac(\inst4|registers[30][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~24 .lut_mask = 16'hE2CC;
defparam \inst4|data2[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N19
cycloneii_lcell_ff \inst4|registers[20][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][30]~regout ));

// Location: LCFF_X60_Y26_N21
cycloneii_lcell_ff \inst4|registers[16][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][30]~regout ));

// Location: LCCOMB_X60_Y26_N20
cycloneii_lcell_comb \inst4|data2[30]~25 (
// Equation(s):
// \inst4|data2[30]~25_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][30]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][30]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][30]~regout ),
	.datac(\inst4|registers[16][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~25 .lut_mask = 16'hAAD8;
defparam \inst4|data2[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N23
cycloneii_lcell_ff \inst4|registers[28][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][30]~regout ));

// Location: LCFF_X59_Y26_N29
cycloneii_lcell_ff \inst4|registers[24][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][30]~regout ));

// Location: LCCOMB_X59_Y26_N22
cycloneii_lcell_comb \inst4|data2[30]~26 (
// Equation(s):
// \inst4|data2[30]~26_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[30]~25_combout  & (\inst4|registers[28][30]~regout )) # (!\inst4|data2[30]~25_combout  & ((\inst4|registers[24][30]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[30]~25_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[30]~25_combout ),
	.datac(\inst4|registers[28][30]~regout ),
	.datad(\inst4|registers[24][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~26 .lut_mask = 16'hE6C4;
defparam \inst4|data2[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneii_lcell_comb \inst4|data2[30]~27 (
// Equation(s):
// \inst4|data2[30]~27_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[30]~24_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|data2[30]~26_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[30]~24_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[30]~26_combout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~27 .lut_mask = 16'hADA8;
defparam \inst4|data2[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N9
cycloneii_lcell_ff \inst4|registers[23][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][30]~regout ));

// Location: LCFF_X53_Y23_N11
cycloneii_lcell_ff \inst4|registers[31][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][30]~regout ));

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \inst4|data2[30]~29 (
// Equation(s):
// \inst4|data2[30]~29_combout  = (\inst4|data2[30]~28_combout  & (((\inst4|registers[31][30]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[30]~28_combout  & (\inst4|registers[23][30]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[30]~28_combout ),
	.datab(\inst4|registers[23][30]~regout ),
	.datac(\inst4|registers[31][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~29 .lut_mask = 16'hE4AA;
defparam \inst4|data2[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneii_lcell_comb \inst4|data2[30]~30 (
// Equation(s):
// \inst4|data2[30]~30_combout  = (\inst4|data2[30]~27_combout  & (((\inst4|data2[30]~29_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[30]~27_combout  & (\inst4|data2[30]~22_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|data2[30]~22_combout ),
	.datab(\inst4|data2[30]~27_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[30]~29_combout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~30 .lut_mask = 16'hEC2C;
defparam \inst4|data2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneii_lcell_comb \inst4|data2[30]~41 (
// Equation(s):
// \inst4|data2[30]~41_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[30]~30_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[30]~40_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[30]~40_combout ),
	.datab(\inst4|data2[30]~30_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~41 .lut_mask = 16'hCC0A;
defparam \inst4|data2[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneii_lcell_comb \inst1|out[8]~30 (
// Equation(s):
// \inst1|out[8]~30_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~12_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[8]~23_combout ))

	.dataa(\inst3|out[8]~23_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst1|out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[8]~30 .lut_mask = 16'hFA0A;
defparam \inst1|out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N3
cycloneii_lcell_ff \inst4|registers[31][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][8]~regout ));

// Location: LCFF_X52_Y23_N1
cycloneii_lcell_ff \inst4|registers[27][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][8]~regout ));

// Location: LCFF_X52_Y23_N3
cycloneii_lcell_ff \inst4|registers[19][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][8]~regout ));

// Location: LCCOMB_X52_Y23_N2
cycloneii_lcell_comb \inst4|data2[8]~490 (
// Equation(s):
// \inst4|data2[8]~490_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][8]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][8]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][8]~regout ),
	.datac(\inst4|registers[19][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~490 .lut_mask = 16'hEE50;
defparam \inst4|data2[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneii_lcell_comb \inst4|data2[8]~491 (
// Equation(s):
// \inst4|data2[8]~491_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[8]~490_combout  & ((\inst4|registers[31][8]~regout ))) # (!\inst4|data2[8]~490_combout  & (\inst4|registers[23][8]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[8]~490_combout ))))

	.dataa(\inst4|registers[23][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[31][8]~regout ),
	.datad(\inst4|data2[8]~490_combout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~491 .lut_mask = 16'hF388;
defparam \inst4|data2[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N29
cycloneii_lcell_ff \inst4|registers[26][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][8]~regout ));

// Location: LCFF_X53_Y29_N31
cycloneii_lcell_ff \inst4|registers[30][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][8]~regout ));

// Location: LCCOMB_X53_Y29_N30
cycloneii_lcell_comb \inst4|data2[8]~486 (
// Equation(s):
// \inst4|data2[8]~486_combout  = (\inst4|data2[8]~485_combout  & (((\inst4|registers[30][8]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[8]~485_combout  & (\inst4|registers[26][8]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[8]~485_combout ),
	.datab(\inst4|registers[26][8]~regout ),
	.datac(\inst4|registers[30][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~486 .lut_mask = 16'hE4AA;
defparam \inst4|data2[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \inst4|data2[8]~489 (
// Equation(s):
// \inst4|data2[8]~489_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[8]~486_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[8]~488_combout ))))

	.dataa(\inst4|data2[8]~488_combout ),
	.datab(\inst4|data2[8]~486_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~489 .lut_mask = 16'hFC0A;
defparam \inst4|data2[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \inst4|data2[8]~492 (
// Equation(s):
// \inst4|data2[8]~492_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[8]~489_combout  & ((\inst4|data2[8]~491_combout ))) # (!\inst4|data2[8]~489_combout  & (\inst4|data2[8]~484_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[8]~489_combout ))))

	.dataa(\inst4|data2[8]~484_combout ),
	.datab(\inst4|data2[8]~491_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[8]~489_combout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~492 .lut_mask = 16'hCFA0;
defparam \inst4|data2[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N7
cycloneii_lcell_ff \inst4|registers[7][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][8]~regout ));

// Location: LCFF_X53_Y26_N29
cycloneii_lcell_ff \inst4|registers[6][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][8]~regout ));

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \inst4|data2[8]~494 (
// Equation(s):
// \inst4|data2[8]~494_combout  = (\inst4|data2[8]~493_combout  & (((\inst4|registers[7][8]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[8]~493_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][8]~regout ))))

	.dataa(\inst4|data2[8]~493_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][8]~regout ),
	.datad(\inst4|registers[6][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~494 .lut_mask = 16'hE6A2;
defparam \inst4|data2[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \inst4|registers[13][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][8]~regout ));

// Location: LCFF_X53_Y27_N13
cycloneii_lcell_ff \inst4|registers[12][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][8]~regout ));

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \inst4|data2[8]~500 (
// Equation(s):
// \inst4|data2[8]~500_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][8]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[12][8]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[13][8]~regout ),
	.datac(\inst4|registers[12][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~500 .lut_mask = 16'hAAD8;
defparam \inst4|data2[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N23
cycloneii_lcell_ff \inst4|registers[14][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][8]~regout ));

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \inst4|data2[8]~501 (
// Equation(s):
// \inst4|data2[8]~501_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[8]~500_combout  & (\inst4|registers[15][8]~regout )) # (!\inst4|data2[8]~500_combout  & ((\inst4|registers[14][8]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[8]~500_combout ))))

	.dataa(\inst4|registers[15][8]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[8]~500_combout ),
	.datad(\inst4|registers[14][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~501 .lut_mask = 16'hBCB0;
defparam \inst4|data2[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \inst4|data2[8]~502 (
// Equation(s):
// \inst4|data2[8]~502_combout  = (\inst4|data2[8]~499_combout  & (((\inst4|data2[8]~501_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[8]~499_combout  & (\inst4|data2[8]~494_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|data2[8]~499_combout ),
	.datab(\inst4|data2[8]~494_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[8]~501_combout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~502 .lut_mask = 16'hEA4A;
defparam \inst4|data2[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \inst4|data2[8]~503 (
// Equation(s):
// \inst4|data2[8]~503_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[8]~492_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[8]~502_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[8]~492_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[8]~502_combout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~503 .lut_mask = 16'hC5C0;
defparam \inst4|data2[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneii_lcell_comb \inst30|out[8]~23 (
// Equation(s):
// \inst30|out[8]~23_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[8]~503_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[8]~503_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\inst30|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[8]~23 .lut_mask = 16'hFC0C;
defparam \inst30|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N9
cycloneii_lcell_ff \inst4|registers[24][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][8]~regout ));

// Location: LCFF_X61_Y25_N31
cycloneii_lcell_ff \inst4|registers[28][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][8]~regout ));

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \inst4|data1[8]~488 (
// Equation(s):
// \inst4|data1[8]~488_combout  = (\inst4|data1[8]~487_combout  & (((\inst4|registers[28][8]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[8]~487_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[24][8]~regout )))

	.dataa(\inst4|data1[8]~487_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][8]~regout ),
	.datad(\inst4|registers[28][8]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~488 .lut_mask = 16'hEA62;
defparam \inst4|data1[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneii_lcell_comb \inst4|data1[8]~489 (
// Equation(s):
// \inst4|data1[8]~489_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[8]~486_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[8]~488_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[8]~486_combout ),
	.datab(\inst4|data1[8]~488_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~489 .lut_mask = 16'hF0AC;
defparam \inst4|data1[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N25
cycloneii_lcell_ff \inst4|registers[23][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][8]~regout ));

// Location: LCCOMB_X52_Y26_N24
cycloneii_lcell_comb \inst4|data1[8]~491 (
// Equation(s):
// \inst4|data1[8]~491_combout  = (\inst4|data1[8]~490_combout  & ((\inst4|registers[31][8]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[8]~490_combout  & (((\inst4|registers[23][8]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[8]~490_combout ),
	.datab(\inst4|registers[31][8]~regout ),
	.datac(\inst4|registers[23][8]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~491 .lut_mask = 16'hD8AA;
defparam \inst4|data1[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneii_lcell_comb \inst4|data1[8]~492 (
// Equation(s):
// \inst4|data1[8]~492_combout  = (\inst4|data1[8]~489_combout  & (((\inst4|data1[8]~491_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[8]~489_combout  & (\inst4|data1[8]~484_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[8]~484_combout ),
	.datab(\inst4|data1[8]~489_combout ),
	.datac(\inst4|data1[8]~491_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~492 .lut_mask = 16'hE2CC;
defparam \inst4|data1[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneii_lcell_comb \inst4|data1[8]~503 (
// Equation(s):
// \inst4|data1[8]~503_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[8]~492_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[8]~502_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst4|data1[8]~502_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|data1[8]~492_combout ),
	.cin(gnd),
	.combout(\inst4|data1[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~503 .lut_mask = 16'hCE02;
defparam \inst4|data1[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneii_lcell_comb \inst6|Mux23~3 (
// Equation(s):
// \inst6|Mux23~3_combout  = (\inst6|Mux23~2_combout  & (((\inst30|out[8]~23_combout  & \inst4|data1[8]~503_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux23~2_combout  & (\inst6|Mux0~6_combout  & ((\inst30|out[8]~23_combout ) # 
// (\inst4|data1[8]~503_combout ))))

	.dataa(\inst6|Mux23~2_combout ),
	.datab(\inst30|out[8]~23_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst4|data1[8]~503_combout ),
	.cin(gnd),
	.combout(\inst6|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N1
cycloneii_lcell_ff \inst4|registers[1][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][9]~regout ));

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \inst4|data2[9]~476 (
// Equation(s):
// \inst4|data2[9]~476_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][9]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][9]~regout ))))

	.dataa(\inst4|registers[0][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~476 .lut_mask = 16'hFC22;
defparam \inst4|data2[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N25
cycloneii_lcell_ff \inst4|registers[3][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][9]~regout ));

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \inst4|data2[9]~477 (
// Equation(s):
// \inst4|data2[9]~477_combout  = (\inst4|data2[9]~476_combout  & (((\inst4|registers[3][9]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[9]~476_combout  & (\inst4|registers[2][9]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][9]~regout ),
	.datab(\inst4|data2[9]~476_combout ),
	.datac(\inst4|registers[3][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~477 .lut_mask = 16'hE2CC;
defparam \inst4|data2[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \inst4|data2[9]~478 (
// Equation(s):
// \inst4|data2[9]~478_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[9]~475_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[9]~477_combout )))))

	.dataa(\inst4|data2[9]~475_combout ),
	.datab(\inst4|data2[9]~477_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~478 .lut_mask = 16'hFA0C;
defparam \inst4|data2[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N29
cycloneii_lcell_ff \inst4|registers[14][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][9]~regout ));

// Location: LCFF_X57_Y30_N15
cycloneii_lcell_ff \inst4|registers[12][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][9]~regout ));

// Location: LCCOMB_X57_Y30_N14
cycloneii_lcell_comb \inst4|data2[9]~479 (
// Equation(s):
// \inst4|data2[9]~479_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][9]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][9]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][9]~regout ),
	.datac(\inst4|registers[12][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~479 .lut_mask = 16'hAAD8;
defparam \inst4|data2[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N11
cycloneii_lcell_ff \inst4|registers[13][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][9]~regout ));

// Location: LCCOMB_X58_Y30_N22
cycloneii_lcell_comb \inst4|data2[9]~480 (
// Equation(s):
// \inst4|data2[9]~480_combout  = (\inst4|data2[9]~479_combout  & ((\inst4|registers[15][9]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[9]~479_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|registers[13][9]~regout ))))

	.dataa(\inst4|registers[15][9]~regout ),
	.datab(\inst4|data2[9]~479_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers[13][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~480 .lut_mask = 16'hBC8C;
defparam \inst4|data2[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneii_lcell_comb \inst4|data2[9]~481 (
// Equation(s):
// \inst4|data2[9]~481_combout  = (\inst4|data2[9]~478_combout  & (((\inst4|data2[9]~480_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[9]~478_combout  & (\inst4|data2[9]~473_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[9]~473_combout ),
	.datab(\inst4|data2[9]~478_combout ),
	.datac(\inst4|data2[9]~480_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~481 .lut_mask = 16'hE2CC;
defparam \inst4|data2[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \inst4|data2[9]~482 (
// Equation(s):
// \inst4|data2[9]~482_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[9]~471_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[9]~481_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[9]~471_combout ),
	.datab(\inst4|data2[9]~481_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~482 .lut_mask = 16'hAA0C;
defparam \inst4|data2[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneii_lcell_comb \inst30|out[10]~21 (
// Equation(s):
// \inst30|out[10]~21_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[10]~461_combout ))

	.dataa(\inst4|data2[10]~461_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(\inst36|OrigUla~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[10]~21 .lut_mask = 16'hCACA;
defparam \inst30|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneii_lcell_comb \inst6|Mux21~3 (
// Equation(s):
// \inst6|Mux21~3_combout  = (\inst6|Mux21~2_combout  & (((\inst4|data1[10]~461_combout  & \inst30|out[10]~21_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux21~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[10]~461_combout ) # 
// (\inst30|out[10]~21_combout ))))

	.dataa(\inst6|Mux21~2_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[10]~461_combout ),
	.datad(\inst30|out[10]~21_combout ),
	.cin(gnd),
	.combout(\inst6|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~3 .lut_mask = 16'hE662;
defparam \inst6|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneii_lcell_comb \inst30|out[12]~19 (
// Equation(s):
// \inst30|out[12]~19_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[12]~419_combout ))

	.dataa(\inst4|data2[12]~419_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst30|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[12]~19 .lut_mask = 16'hFA0A;
defparam \inst30|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneii_lcell_comb \inst6|Add0~24 (
// Equation(s):
// \inst6|Add0~24_combout  = ((\inst30|out[12]~19_combout  $ (\inst4|data1[12]~419_combout  $ (!\inst6|Add0~23 )))) # (GND)
// \inst6|Add0~25  = CARRY((\inst30|out[12]~19_combout  & ((\inst4|data1[12]~419_combout ) # (!\inst6|Add0~23 ))) # (!\inst30|out[12]~19_combout  & (\inst4|data1[12]~419_combout  & !\inst6|Add0~23 )))

	.dataa(\inst30|out[12]~19_combout ),
	.datab(\inst4|data1[12]~419_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~23 ),
	.combout(\inst6|Add0~24_combout ),
	.cout(\inst6|Add0~25 ));
// synopsys translate_off
defparam \inst6|Add0~24 .lut_mask = 16'h698E;
defparam \inst6|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneii_lcell_comb \inst6|Mux19~4 (
// Equation(s):
// \inst6|Mux19~4_combout  = (\inst6|Add0~24_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst6|Add0~24_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~4 .lut_mask = 16'h3070;
defparam \inst6|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneii_lcell_comb \inst6|Mux19~2 (
// Equation(s):
// \inst6|Mux19~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Add1~24_combout  & (\inst6|Mux17~3_combout ))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux19~4_combout ) # (!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Add1~24_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux19~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~2 .lut_mask = 16'hB383;
defparam \inst6|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneii_lcell_comb \inst6|Mux19~3 (
// Equation(s):
// \inst6|Mux19~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[12]~419_combout  & ((\inst30|out[12]~19_combout ) # (!\inst6|Mux19~2_combout ))) # (!\inst4|data1[12]~419_combout  & (\inst30|out[12]~19_combout  & !\inst6|Mux19~2_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux19~2_combout ))))

	.dataa(\inst4|data1[12]~419_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst30|out[12]~19_combout ),
	.datad(\inst6|Mux19~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~3 .lut_mask = 16'hB3C8;
defparam \inst6|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneii_lcell_comb \inst6|Add0~26 (
// Equation(s):
// \inst6|Add0~26_combout  = (\inst4|data1[13]~398_combout  & ((\inst30|out[13]~18_combout  & (\inst6|Add0~25  & VCC)) # (!\inst30|out[13]~18_combout  & (!\inst6|Add0~25 )))) # (!\inst4|data1[13]~398_combout  & ((\inst30|out[13]~18_combout  & 
// (!\inst6|Add0~25 )) # (!\inst30|out[13]~18_combout  & ((\inst6|Add0~25 ) # (GND)))))
// \inst6|Add0~27  = CARRY((\inst4|data1[13]~398_combout  & (!\inst30|out[13]~18_combout  & !\inst6|Add0~25 )) # (!\inst4|data1[13]~398_combout  & ((!\inst6|Add0~25 ) # (!\inst30|out[13]~18_combout ))))

	.dataa(\inst4|data1[13]~398_combout ),
	.datab(\inst30|out[13]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~25 ),
	.combout(\inst6|Add0~26_combout ),
	.cout(\inst6|Add0~27 ));
// synopsys translate_off
defparam \inst6|Add0~26 .lut_mask = 16'h9617;
defparam \inst6|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneii_lcell_comb \inst6|Mux18~4 (
// Equation(s):
// \inst6|Mux18~4_combout  = (\inst6|Add0~26_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst6|Add0~26_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~4 .lut_mask = 16'h3070;
defparam \inst6|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \inst4|data1[13]~396 (
// Equation(s):
// \inst4|data1[13]~396_combout  = (\inst4|data1[13]~395_combout  & ((\inst4|registers[15][13]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[13]~395_combout  & (((\inst4|registers[13][13]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[13]~395_combout ),
	.datab(\inst4|registers[15][13]~regout ),
	.datac(\inst4|registers[13][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~396 .lut_mask = 16'hD8AA;
defparam \inst4|data1[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N21
cycloneii_lcell_ff \inst4|registers[5][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][13]~regout ));

// Location: LCCOMB_X53_Y28_N20
cycloneii_lcell_comb \inst4|data1[13]~391 (
// Equation(s):
// \inst4|data1[13]~391_combout  = (\inst4|data1[13]~390_combout  & ((\inst4|registers[7][13]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[13]~390_combout  & (((\inst4|registers[5][13]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[13]~390_combout ),
	.datab(\inst4|registers[7][13]~regout ),
	.datac(\inst4|registers[5][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~391 .lut_mask = 16'hD8AA;
defparam \inst4|data1[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N29
cycloneii_lcell_ff \inst4|registers[0][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][13]~regout ));

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \inst4|data1[13]~392 (
// Equation(s):
// \inst4|data1[13]~392_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][13]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[0][13]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[1][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[0][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~392 .lut_mask = 16'hCCB8;
defparam \inst4|data1[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N1
cycloneii_lcell_ff \inst4|registers[2][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][13]~regout ));

// Location: LCFF_X49_Y28_N19
cycloneii_lcell_ff \inst4|registers[3][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][13]~regout ));

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \inst4|data1[13]~393 (
// Equation(s):
// \inst4|data1[13]~393_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[13]~392_combout  & ((\inst4|registers[3][13]~regout ))) # (!\inst4|data1[13]~392_combout  & (\inst4|registers[2][13]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[13]~392_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[13]~392_combout ),
	.datac(\inst4|registers[2][13]~regout ),
	.datad(\inst4|registers[3][13]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~393 .lut_mask = 16'hEC64;
defparam \inst4|data1[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneii_lcell_comb \inst4|data1[13]~394 (
// Equation(s):
// \inst4|data1[13]~394_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[13]~391_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[13]~393_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[13]~391_combout ),
	.datac(\inst4|data1[13]~393_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~394 .lut_mask = 16'hEE50;
defparam \inst4|data1[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N29
cycloneii_lcell_ff \inst4|registers[10][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][13]~regout ));

// Location: LCFF_X60_Y23_N7
cycloneii_lcell_ff \inst4|registers[8][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][13]~regout ));

// Location: LCFF_X61_Y24_N9
cycloneii_lcell_ff \inst4|registers[9][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][13]~regout ));

// Location: LCCOMB_X61_Y24_N8
cycloneii_lcell_comb \inst4|data1[13]~388 (
// Equation(s):
// \inst4|data1[13]~388_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][13]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][13]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][13]~regout ),
	.datac(\inst4|registers[9][13]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~388 .lut_mask = 16'hFA44;
defparam \inst4|data1[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneii_lcell_comb \inst4|data1[13]~389 (
// Equation(s):
// \inst4|data1[13]~389_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[13]~388_combout  & (\inst4|registers[11][13]~regout )) # (!\inst4|data1[13]~388_combout  & ((\inst4|registers[10][13]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[13]~388_combout ))))

	.dataa(\inst4|registers[11][13]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][13]~regout ),
	.datad(\inst4|data1[13]~388_combout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~389 .lut_mask = 16'hBBC0;
defparam \inst4|data1[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneii_lcell_comb \inst4|data1[13]~397 (
// Equation(s):
// \inst4|data1[13]~397_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[13]~394_combout  & (\inst4|data1[13]~396_combout )) # (!\inst4|data1[13]~394_combout  & ((\inst4|data1[13]~389_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[13]~394_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[13]~396_combout ),
	.datac(\inst4|data1[13]~394_combout ),
	.datad(\inst4|data1[13]~389_combout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~397 .lut_mask = 16'hDAD0;
defparam \inst4|data1[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneii_lcell_comb \inst4|data1[13]~398 (
// Equation(s):
// \inst4|data1[13]~398_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[13]~387_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & 
// \inst4|data1[13]~397_combout ))))

	.dataa(\inst4|data1[13]~387_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[13]~397_combout ),
	.cin(gnd),
	.combout(\inst4|data1[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~398 .lut_mask = 16'hA3A0;
defparam \inst4|data1[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneii_lcell_comb \inst30|out[9]~22 (
// Equation(s):
// \inst30|out[9]~22_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[9]~482_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\inst4|data2[9]~482_combout ),
	.cin(gnd),
	.combout(\inst30|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[9]~22 .lut_mask = 16'hF3C0;
defparam \inst30|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneii_lcell_comb \inst1|out[7]~31 (
// Equation(s):
// \inst1|out[7]~31_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~10_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[7]~24_combout ))

	.dataa(\inst3|out[7]~24_combout ),
	.datab(vcc),
	.datac(\inst12|inst|Add0~10_combout ),
	.datad(\inst36|Jal~combout ),
	.cin(gnd),
	.combout(\inst1|out[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[7]~31 .lut_mask = 16'hF0AA;
defparam \inst1|out[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N27
cycloneii_lcell_ff \inst4|registers[10][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][7]~regout ));

// Location: LCFF_X60_Y23_N31
cycloneii_lcell_ff \inst4|registers[8][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][7]~regout ));

// Location: LCFF_X61_Y24_N3
cycloneii_lcell_ff \inst4|registers[9][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][7]~regout ));

// Location: LCCOMB_X61_Y24_N2
cycloneii_lcell_comb \inst4|data1[7]~514 (
// Equation(s):
// \inst4|data1[7]~514_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][7]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][7]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][7]~regout ),
	.datac(\inst4|registers[9][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~514 .lut_mask = 16'hFA44;
defparam \inst4|data1[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneii_lcell_comb \inst4|data1[7]~515 (
// Equation(s):
// \inst4|data1[7]~515_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[7]~514_combout  & (\inst4|registers[11][7]~regout )) # (!\inst4|data1[7]~514_combout  & ((\inst4|registers[10][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[7]~514_combout ))))

	.dataa(\inst4|registers[11][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][7]~regout ),
	.datad(\inst4|data1[7]~514_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~515 .lut_mask = 16'hBBC0;
defparam \inst4|data1[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N1
cycloneii_lcell_ff \inst4|registers[13][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][7]~regout ));

// Location: LCFF_X58_Y30_N3
cycloneii_lcell_ff \inst4|registers[14][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][7]~regout ));

// Location: LCCOMB_X58_Y30_N2
cycloneii_lcell_comb \inst4|data1[7]~521 (
// Equation(s):
// \inst4|data1[7]~521_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][7]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][7]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[12][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~521 .lut_mask = 16'hCCE2;
defparam \inst4|data1[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneii_lcell_comb \inst4|data1[7]~522 (
// Equation(s):
// \inst4|data1[7]~522_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[7]~521_combout  & (\inst4|registers[15][7]~regout )) # (!\inst4|data1[7]~521_combout  & ((\inst4|registers[13][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[7]~521_combout ))))

	.dataa(\inst4|registers[15][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][7]~regout ),
	.datad(\inst4|data1[7]~521_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~522 .lut_mask = 16'hBBC0;
defparam \inst4|data1[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N9
cycloneii_lcell_ff \inst4|registers[3][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][7]~regout ));

// Location: LCFF_X50_Y24_N21
cycloneii_lcell_ff \inst4|registers[2][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][7]~regout ));

// Location: LCFF_X50_Y28_N27
cycloneii_lcell_ff \inst4|registers[0][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][7]~regout ));

// Location: LCFF_X50_Y28_N3
cycloneii_lcell_ff \inst4|registers[1][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][7]~regout ));

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \inst4|data1[7]~518 (
// Equation(s):
// \inst4|data1[7]~518_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers[1][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][7]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[0][7]~regout ),
	.datad(\inst4|registers[1][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~518 .lut_mask = 16'hBA98;
defparam \inst4|data1[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneii_lcell_comb \inst4|data1[7]~519 (
// Equation(s):
// \inst4|data1[7]~519_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[7]~518_combout  & (\inst4|registers[3][7]~regout )) # (!\inst4|data1[7]~518_combout  & ((\inst4|registers[2][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[7]~518_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[3][7]~regout ),
	.datac(\inst4|registers[2][7]~regout ),
	.datad(\inst4|data1[7]~518_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~519 .lut_mask = 16'hDDA0;
defparam \inst4|data1[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N31
cycloneii_lcell_ff \inst4|registers[7][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][7]~regout ));

// Location: LCFF_X57_Y28_N13
cycloneii_lcell_ff \inst4|registers[5][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][7]~regout ));

// Location: LCFF_X54_Y28_N9
cycloneii_lcell_ff \inst4|registers[6][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][7]~regout ));

// Location: LCFF_X54_Y28_N27
cycloneii_lcell_ff \inst4|registers[4][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][7]~regout ));

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \inst4|data1[7]~516 (
// Equation(s):
// \inst4|data1[7]~516_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][7]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][7]~regout ),
	.datad(\inst4|registers[4][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~516 .lut_mask = 16'hB9A8;
defparam \inst4|data1[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneii_lcell_comb \inst4|data1[7]~517 (
// Equation(s):
// \inst4|data1[7]~517_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[7]~516_combout  & (\inst4|registers[7][7]~regout )) # (!\inst4|data1[7]~516_combout  & ((\inst4|registers[5][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[7]~516_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[7][7]~regout ),
	.datac(\inst4|registers[5][7]~regout ),
	.datad(\inst4|data1[7]~516_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~517 .lut_mask = 16'hDDA0;
defparam \inst4|data1[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \inst4|data1[7]~520 (
// Equation(s):
// \inst4|data1[7]~520_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[7]~517_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[7]~519_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|data1[7]~519_combout ),
	.datad(\inst4|data1[7]~517_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~520 .lut_mask = 16'hDC98;
defparam \inst4|data1[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \inst4|data1[7]~523 (
// Equation(s):
// \inst4|data1[7]~523_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[7]~520_combout  & ((\inst4|data1[7]~522_combout ))) # (!\inst4|data1[7]~520_combout  & (\inst4|data1[7]~515_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[7]~520_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[7]~515_combout ),
	.datac(\inst4|data1[7]~522_combout ),
	.datad(\inst4|data1[7]~520_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~523 .lut_mask = 16'hF588;
defparam \inst4|data1[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N17
cycloneii_lcell_ff \inst4|registers[27][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][7]~regout ));

// Location: LCFF_X53_Y25_N1
cycloneii_lcell_ff \inst4|registers[19][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][7]~regout ));

// Location: LCFF_X53_Y25_N23
cycloneii_lcell_ff \inst4|registers[23][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][7]~regout ));

// Location: LCCOMB_X53_Y25_N22
cycloneii_lcell_comb \inst4|data1[7]~511 (
// Equation(s):
// \inst4|data1[7]~511_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][7]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][7]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[19][7]~regout ),
	.datac(\inst4|registers[23][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~511 .lut_mask = 16'hFA44;
defparam \inst4|data1[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneii_lcell_comb \inst4|data1[7]~512 (
// Equation(s):
// \inst4|data1[7]~512_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[7]~511_combout  & (\inst4|registers[31][7]~regout )) # (!\inst4|data1[7]~511_combout  & ((\inst4|registers[27][7]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[7]~511_combout ))))

	.dataa(\inst4|registers[31][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][7]~regout ),
	.datad(\inst4|data1[7]~511_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~512 .lut_mask = 16'hBBC0;
defparam \inst4|data1[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N1
cycloneii_lcell_ff \inst4|registers[26][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][7]~regout ));

// Location: LCCOMB_X54_Y30_N0
cycloneii_lcell_comb \inst4|data1[7]~504 (
// Equation(s):
// \inst4|data1[7]~504_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][7]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][7]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~504 .lut_mask = 16'hCCE2;
defparam \inst4|data1[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N29
cycloneii_lcell_ff \inst4|registers[22][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][7]~regout ));

// Location: LCFF_X52_Y27_N9
cycloneii_lcell_ff \inst4|registers[30][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][7]~regout ));

// Location: LCCOMB_X53_Y30_N28
cycloneii_lcell_comb \inst4|data1[7]~505 (
// Equation(s):
// \inst4|data1[7]~505_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[7]~504_combout  & ((\inst4|registers[30][7]~regout ))) # (!\inst4|data1[7]~504_combout  & (\inst4|registers[22][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[7]~504_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[7]~504_combout ),
	.datac(\inst4|registers[22][7]~regout ),
	.datad(\inst4|registers[30][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~505 .lut_mask = 16'hEC64;
defparam \inst4|data1[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \inst4|registers[28][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][7]~regout ));

// Location: LCFF_X62_Y27_N9
cycloneii_lcell_ff \inst4|registers[20][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][7]~regout ));

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \inst4|data1[7]~509 (
// Equation(s):
// \inst4|data1[7]~509_combout  = (\inst4|data1[7]~508_combout  & ((\inst4|registers[28][7]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[7]~508_combout  & (((\inst4|registers[20][7]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[7]~508_combout ),
	.datab(\inst4|registers[28][7]~regout ),
	.datac(\inst4|registers[20][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~509 .lut_mask = 16'hD8AA;
defparam \inst4|data1[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N17
cycloneii_lcell_ff \inst4|registers[17][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][7]~regout ));

// Location: LCFF_X50_Y27_N23
cycloneii_lcell_ff \inst4|registers[21][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][7]~regout ));

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \inst4|data1[7]~506 (
// Equation(s):
// \inst4|data1[7]~506_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[21][7]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][7]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[17][7]~regout ),
	.datac(\inst4|registers[21][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~506 .lut_mask = 16'hAAE4;
defparam \inst4|data1[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N1
cycloneii_lcell_ff \inst4|registers[25][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][7]~regout ));

// Location: LCFF_X51_Y27_N27
cycloneii_lcell_ff \inst4|registers[29][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][7]~regout ));

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \inst4|data1[7]~507 (
// Equation(s):
// \inst4|data1[7]~507_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[7]~506_combout  & ((\inst4|registers[29][7]~regout ))) # (!\inst4|data1[7]~506_combout  & (\inst4|registers[25][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[7]~506_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[7]~506_combout ),
	.datac(\inst4|registers[25][7]~regout ),
	.datad(\inst4|registers[29][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~507 .lut_mask = 16'hEC64;
defparam \inst4|data1[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneii_lcell_comb \inst4|data1[7]~510 (
// Equation(s):
// \inst4|data1[7]~510_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[7]~507_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[7]~509_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[7]~509_combout ),
	.datac(\inst4|data1[7]~507_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~510 .lut_mask = 16'hFA44;
defparam \inst4|data1[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneii_lcell_comb \inst4|data1[7]~513 (
// Equation(s):
// \inst4|data1[7]~513_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[7]~510_combout  & (\inst4|data1[7]~512_combout )) # (!\inst4|data1[7]~510_combout  & ((\inst4|data1[7]~505_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[7]~510_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[7]~512_combout ),
	.datac(\inst4|data1[7]~505_combout ),
	.datad(\inst4|data1[7]~510_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~513 .lut_mask = 16'hDDA0;
defparam \inst4|data1[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneii_lcell_comb \inst4|data1[7]~524 (
// Equation(s):
// \inst4|data1[7]~524_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[7]~513_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[7]~523_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|data1[7]~523_combout ),
	.datad(\inst4|data1[7]~513_combout ),
	.cin(gnd),
	.combout(\inst4|data1[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~524 .lut_mask = 16'hDC10;
defparam \inst4|data1[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneii_lcell_comb \inst6|Add1~6 (
// Equation(s):
// \inst6|Add1~6_combout  = (\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout  & (!\inst6|Add1~5 )) # (!\inst30|out[3]~28_combout  & (\inst6|Add1~5  & VCC)))) # (!\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout  & ((\inst6|Add1~5 ) # 
// (GND))) # (!\inst30|out[3]~28_combout  & (!\inst6|Add1~5 ))))
// \inst6|Add1~7  = CARRY((\inst4|data1[3]~608_combout  & (\inst30|out[3]~28_combout  & !\inst6|Add1~5 )) # (!\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout ) # (!\inst6|Add1~5 ))))

	.dataa(\inst4|data1[3]~608_combout ),
	.datab(\inst30|out[3]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~5 ),
	.combout(\inst6|Add1~6_combout ),
	.cout(\inst6|Add1~7 ));
// synopsys translate_off
defparam \inst6|Add1~6 .lut_mask = 16'h694D;
defparam \inst6|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneii_lcell_comb \inst6|Add1~8 (
// Equation(s):
// \inst6|Add1~8_combout  = ((\inst30|out[4]~27_combout  $ (\inst4|data1[4]~587_combout  $ (\inst6|Add1~7 )))) # (GND)
// \inst6|Add1~9  = CARRY((\inst30|out[4]~27_combout  & (\inst4|data1[4]~587_combout  & !\inst6|Add1~7 )) # (!\inst30|out[4]~27_combout  & ((\inst4|data1[4]~587_combout ) # (!\inst6|Add1~7 ))))

	.dataa(\inst30|out[4]~27_combout ),
	.datab(\inst4|data1[4]~587_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~7 ),
	.combout(\inst6|Add1~8_combout ),
	.cout(\inst6|Add1~9 ));
// synopsys translate_off
defparam \inst6|Add1~8 .lut_mask = 16'h964D;
defparam \inst6|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneii_lcell_comb \inst6|Add1~12 (
// Equation(s):
// \inst6|Add1~12_combout  = ((\inst30|out[6]~25_combout  $ (\inst4|data1[6]~545_combout  $ (\inst6|Add1~11 )))) # (GND)
// \inst6|Add1~13  = CARRY((\inst30|out[6]~25_combout  & (\inst4|data1[6]~545_combout  & !\inst6|Add1~11 )) # (!\inst30|out[6]~25_combout  & ((\inst4|data1[6]~545_combout ) # (!\inst6|Add1~11 ))))

	.dataa(\inst30|out[6]~25_combout ),
	.datab(\inst4|data1[6]~545_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~11 ),
	.combout(\inst6|Add1~12_combout ),
	.cout(\inst6|Add1~13 ));
// synopsys translate_off
defparam \inst6|Add1~12 .lut_mask = 16'h964D;
defparam \inst6|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneii_lcell_comb \inst6|Add1~14 (
// Equation(s):
// \inst6|Add1~14_combout  = (\inst30|out[7]~24_combout  & ((\inst4|data1[7]~524_combout  & (!\inst6|Add1~13 )) # (!\inst4|data1[7]~524_combout  & ((\inst6|Add1~13 ) # (GND))))) # (!\inst30|out[7]~24_combout  & ((\inst4|data1[7]~524_combout  & 
// (\inst6|Add1~13  & VCC)) # (!\inst4|data1[7]~524_combout  & (!\inst6|Add1~13 ))))
// \inst6|Add1~15  = CARRY((\inst30|out[7]~24_combout  & ((!\inst6|Add1~13 ) # (!\inst4|data1[7]~524_combout ))) # (!\inst30|out[7]~24_combout  & (!\inst4|data1[7]~524_combout  & !\inst6|Add1~13 )))

	.dataa(\inst30|out[7]~24_combout ),
	.datab(\inst4|data1[7]~524_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~13 ),
	.combout(\inst6|Add1~14_combout ),
	.cout(\inst6|Add1~15 ));
// synopsys translate_off
defparam \inst6|Add1~14 .lut_mask = 16'h692B;
defparam \inst6|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneii_lcell_comb \inst6|Add1~16 (
// Equation(s):
// \inst6|Add1~16_combout  = ((\inst4|data1[8]~503_combout  $ (\inst30|out[8]~23_combout  $ (\inst6|Add1~15 )))) # (GND)
// \inst6|Add1~17  = CARRY((\inst4|data1[8]~503_combout  & ((!\inst6|Add1~15 ) # (!\inst30|out[8]~23_combout ))) # (!\inst4|data1[8]~503_combout  & (!\inst30|out[8]~23_combout  & !\inst6|Add1~15 )))

	.dataa(\inst4|data1[8]~503_combout ),
	.datab(\inst30|out[8]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~15 ),
	.combout(\inst6|Add1~16_combout ),
	.cout(\inst6|Add1~17 ));
// synopsys translate_off
defparam \inst6|Add1~16 .lut_mask = 16'h962B;
defparam \inst6|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneii_lcell_comb \inst6|Add1~18 (
// Equation(s):
// \inst6|Add1~18_combout  = (\inst4|data1[9]~482_combout  & ((\inst30|out[9]~22_combout  & (!\inst6|Add1~17 )) # (!\inst30|out[9]~22_combout  & (\inst6|Add1~17  & VCC)))) # (!\inst4|data1[9]~482_combout  & ((\inst30|out[9]~22_combout  & ((\inst6|Add1~17 ) # 
// (GND))) # (!\inst30|out[9]~22_combout  & (!\inst6|Add1~17 ))))
// \inst6|Add1~19  = CARRY((\inst4|data1[9]~482_combout  & (\inst30|out[9]~22_combout  & !\inst6|Add1~17 )) # (!\inst4|data1[9]~482_combout  & ((\inst30|out[9]~22_combout ) # (!\inst6|Add1~17 ))))

	.dataa(\inst4|data1[9]~482_combout ),
	.datab(\inst30|out[9]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~17 ),
	.combout(\inst6|Add1~18_combout ),
	.cout(\inst6|Add1~19 ));
// synopsys translate_off
defparam \inst6|Add1~18 .lut_mask = 16'h694D;
defparam \inst6|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneii_lcell_comb \inst6|Add1~20 (
// Equation(s):
// \inst6|Add1~20_combout  = ((\inst30|out[10]~21_combout  $ (\inst4|data1[10]~461_combout  $ (\inst6|Add1~19 )))) # (GND)
// \inst6|Add1~21  = CARRY((\inst30|out[10]~21_combout  & (\inst4|data1[10]~461_combout  & !\inst6|Add1~19 )) # (!\inst30|out[10]~21_combout  & ((\inst4|data1[10]~461_combout ) # (!\inst6|Add1~19 ))))

	.dataa(\inst30|out[10]~21_combout ),
	.datab(\inst4|data1[10]~461_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~19 ),
	.combout(\inst6|Add1~20_combout ),
	.cout(\inst6|Add1~21 ));
// synopsys translate_off
defparam \inst6|Add1~20 .lut_mask = 16'h964D;
defparam \inst6|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneii_lcell_comb \inst6|Add1~22 (
// Equation(s):
// \inst6|Add1~22_combout  = (\inst4|data1[11]~440_combout  & ((\inst30|out[11]~20_combout  & (!\inst6|Add1~21 )) # (!\inst30|out[11]~20_combout  & (\inst6|Add1~21  & VCC)))) # (!\inst4|data1[11]~440_combout  & ((\inst30|out[11]~20_combout  & 
// ((\inst6|Add1~21 ) # (GND))) # (!\inst30|out[11]~20_combout  & (!\inst6|Add1~21 ))))
// \inst6|Add1~23  = CARRY((\inst4|data1[11]~440_combout  & (\inst30|out[11]~20_combout  & !\inst6|Add1~21 )) # (!\inst4|data1[11]~440_combout  & ((\inst30|out[11]~20_combout ) # (!\inst6|Add1~21 ))))

	.dataa(\inst4|data1[11]~440_combout ),
	.datab(\inst30|out[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~21 ),
	.combout(\inst6|Add1~22_combout ),
	.cout(\inst6|Add1~23 ));
// synopsys translate_off
defparam \inst6|Add1~22 .lut_mask = 16'h694D;
defparam \inst6|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneii_lcell_comb \inst6|Add1~26 (
// Equation(s):
// \inst6|Add1~26_combout  = (\inst30|out[13]~18_combout  & ((\inst4|data1[13]~398_combout  & (!\inst6|Add1~25 )) # (!\inst4|data1[13]~398_combout  & ((\inst6|Add1~25 ) # (GND))))) # (!\inst30|out[13]~18_combout  & ((\inst4|data1[13]~398_combout  & 
// (\inst6|Add1~25  & VCC)) # (!\inst4|data1[13]~398_combout  & (!\inst6|Add1~25 ))))
// \inst6|Add1~27  = CARRY((\inst30|out[13]~18_combout  & ((!\inst6|Add1~25 ) # (!\inst4|data1[13]~398_combout ))) # (!\inst30|out[13]~18_combout  & (!\inst4|data1[13]~398_combout  & !\inst6|Add1~25 )))

	.dataa(\inst30|out[13]~18_combout ),
	.datab(\inst4|data1[13]~398_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~25 ),
	.combout(\inst6|Add1~26_combout ),
	.cout(\inst6|Add1~27 ));
// synopsys translate_off
defparam \inst6|Add1~26 .lut_mask = 16'h692B;
defparam \inst6|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneii_lcell_comb \inst6|Mux18~2 (
// Equation(s):
// \inst6|Mux18~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~26_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux18~4_combout )))) # (!\inst6|Mux17~3_combout  & (!\inst6|Mux17~4_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux18~4_combout ),
	.datad(\inst6|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst6|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~2 .lut_mask = 16'hB931;
defparam \inst6|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneii_lcell_comb \inst6|Mux18~3 (
// Equation(s):
// \inst6|Mux18~3_combout  = (\inst6|Mux18~2_combout  & (((\inst4|data1[13]~398_combout  & \inst30|out[13]~18_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux18~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[13]~398_combout ) # 
// (\inst30|out[13]~18_combout ))))

	.dataa(\inst4|data1[13]~398_combout ),
	.datab(\inst6|Mux18~2_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[13]~18_combout ),
	.cin(gnd),
	.combout(\inst6|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y17
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~482_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2] = (!\inst6|Mux17~6_combout  & !\inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2] .lut_mask = 16'h0055;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y18
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~482_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y18
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~482_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~482_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 .lut_mask = 16'hE6C4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneii_lcell_comb \inst3|out[9]~22 (
// Equation(s):
// \inst3|out[9]~22_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux22~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux22~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.cin(gnd),
	.combout(\inst3|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[9]~22 .lut_mask = 16'hFC0C;
defparam \inst3|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneii_lcell_comb \inst1|out[9]~29 (
// Equation(s):
// \inst1|out[9]~29_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~14_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[9]~22_combout ))

	.dataa(vcc),
	.datab(\inst3|out[9]~22_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst1|out[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[9]~29 .lut_mask = 16'hFC0C;
defparam \inst1|out[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N17
cycloneii_lcell_ff \inst4|registers[26][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][9]~regout ));

// Location: LCCOMB_X58_Y29_N16
cycloneii_lcell_comb \inst4|data1[9]~462 (
// Equation(s):
// \inst4|data1[9]~462_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[26][9]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[18][9]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[18][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~462 .lut_mask = 16'hCCE2;
defparam \inst4|data1[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N9
cycloneii_lcell_ff \inst4|registers[22][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][9]~regout ));

// Location: LCFF_X59_Y27_N11
cycloneii_lcell_ff \inst4|registers[30][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][9]~regout ));

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \inst4|data1[9]~463 (
// Equation(s):
// \inst4|data1[9]~463_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[9]~462_combout  & ((\inst4|registers[30][9]~regout ))) # (!\inst4|data1[9]~462_combout  & (\inst4|registers[22][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[9]~462_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[9]~462_combout ),
	.datac(\inst4|registers[22][9]~regout ),
	.datad(\inst4|registers[30][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~463 .lut_mask = 16'hEC64;
defparam \inst4|data1[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N15
cycloneii_lcell_ff \inst4|registers[29][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][9]~regout ));

// Location: LCFF_X51_Y27_N21
cycloneii_lcell_ff \inst4|registers[25][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][9]~regout ));

// Location: LCFF_X50_Y27_N29
cycloneii_lcell_ff \inst4|registers[17][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][9]~regout ));

// Location: LCFF_X50_Y27_N3
cycloneii_lcell_ff \inst4|registers[21][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][9]~regout ));

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \inst4|data1[9]~464 (
// Equation(s):
// \inst4|data1[9]~464_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[21][9]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][9]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[17][9]~regout ),
	.datac(\inst4|registers[21][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~464 .lut_mask = 16'hAAE4;
defparam \inst4|data1[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \inst4|data1[9]~465 (
// Equation(s):
// \inst4|data1[9]~465_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[9]~464_combout  & (\inst4|registers[29][9]~regout )) # (!\inst4|data1[9]~464_combout  & ((\inst4|registers[25][9]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[9]~464_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][9]~regout ),
	.datac(\inst4|registers[25][9]~regout ),
	.datad(\inst4|data1[9]~464_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~465 .lut_mask = 16'hDDA0;
defparam \inst4|data1[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \inst4|data1[9]~468 (
// Equation(s):
// \inst4|data1[9]~468_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[9]~465_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[9]~467_combout ))))

	.dataa(\inst4|data1[9]~467_combout ),
	.datab(\inst4|data1[9]~465_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~468 .lut_mask = 16'hFC0A;
defparam \inst4|data1[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneii_lcell_comb \inst4|data1[9]~471 (
// Equation(s):
// \inst4|data1[9]~471_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[9]~468_combout  & (\inst4|data1[9]~470_combout )) # (!\inst4|data1[9]~468_combout  & ((\inst4|data1[9]~463_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[9]~468_combout ))))

	.dataa(\inst4|data1[9]~470_combout ),
	.datab(\inst4|data1[9]~463_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[9]~468_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~471 .lut_mask = 16'hAFC0;
defparam \inst4|data1[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y23_N27
cycloneii_lcell_ff \inst4|registers[10][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][9]~regout ));

// Location: LCFF_X60_Y23_N5
cycloneii_lcell_ff \inst4|registers[8][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][9]~regout ));

// Location: LCFF_X61_Y24_N13
cycloneii_lcell_ff \inst4|registers[9][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][9]~regout ));

// Location: LCCOMB_X61_Y24_N12
cycloneii_lcell_comb \inst4|data1[9]~472 (
// Equation(s):
// \inst4|data1[9]~472_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][9]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][9]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][9]~regout ),
	.datac(\inst4|registers[9][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~472 .lut_mask = 16'hFA44;
defparam \inst4|data1[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneii_lcell_comb \inst4|data1[9]~473 (
// Equation(s):
// \inst4|data1[9]~473_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[9]~472_combout  & (\inst4|registers[11][9]~regout )) # (!\inst4|data1[9]~472_combout  & ((\inst4|registers[10][9]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[9]~472_combout ))))

	.dataa(\inst4|registers[11][9]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][9]~regout ),
	.datad(\inst4|data1[9]~472_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~473 .lut_mask = 16'hBBC0;
defparam \inst4|data1[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneii_lcell_comb \inst4|data1[9]~479 (
// Equation(s):
// \inst4|data1[9]~479_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[14][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[12][9]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[14][9]~regout ),
	.datad(\inst4|registers[12][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~479 .lut_mask = 16'hB9A8;
defparam \inst4|data1[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneii_lcell_comb \inst4|data1[9]~480 (
// Equation(s):
// \inst4|data1[9]~480_combout  = (\inst4|data1[9]~479_combout  & ((\inst4|registers[15][9]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[9]~479_combout  & (((\inst4|registers[13][9]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[15][9]~regout ),
	.datab(\inst4|data1[9]~479_combout ),
	.datac(\inst4|registers[13][9]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~480 .lut_mask = 16'hB8CC;
defparam \inst4|data1[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N27
cycloneii_lcell_ff \inst4|registers[7][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][9]~regout ));

// Location: LCFF_X60_Y27_N19
cycloneii_lcell_ff \inst4|registers[5][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][9]~regout ));

// Location: LCFF_X54_Y28_N21
cycloneii_lcell_ff \inst4|registers[6][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][9]~regout ));

// Location: LCFF_X54_Y28_N7
cycloneii_lcell_ff \inst4|registers[4][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][9]~regout ));

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \inst4|data1[9]~474 (
// Equation(s):
// \inst4|data1[9]~474_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][9]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][9]~regout ),
	.datad(\inst4|registers[4][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~474 .lut_mask = 16'hB9A8;
defparam \inst4|data1[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \inst4|data1[9]~475 (
// Equation(s):
// \inst4|data1[9]~475_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[9]~474_combout  & (\inst4|registers[7][9]~regout )) # (!\inst4|data1[9]~474_combout  & ((\inst4|registers[5][9]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[9]~474_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[7][9]~regout ),
	.datac(\inst4|registers[5][9]~regout ),
	.datad(\inst4|data1[9]~474_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~475 .lut_mask = 16'hDDA0;
defparam \inst4|data1[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N11
cycloneii_lcell_ff \inst4|registers[2][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][9]~regout ));

// Location: LCFF_X50_Y28_N17
cycloneii_lcell_ff \inst4|registers[0][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][9]~regout ));

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \inst4|data1[9]~476 (
// Equation(s):
// \inst4|data1[9]~476_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers[1][9]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][9]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[0][9]~regout ),
	.datad(\inst4|registers[1][9]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~476 .lut_mask = 16'hBA98;
defparam \inst4|data1[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneii_lcell_comb \inst4|data1[9]~477 (
// Equation(s):
// \inst4|data1[9]~477_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[9]~476_combout  & (\inst4|registers[3][9]~regout )) # (!\inst4|data1[9]~476_combout  & ((\inst4|registers[2][9]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[9]~476_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[3][9]~regout ),
	.datac(\inst4|registers[2][9]~regout ),
	.datad(\inst4|data1[9]~476_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~477 .lut_mask = 16'hDDA0;
defparam \inst4|data1[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \inst4|data1[9]~478 (
// Equation(s):
// \inst4|data1[9]~478_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[9]~475_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[9]~477_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[9]~475_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[9]~477_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~478 .lut_mask = 16'hE5E0;
defparam \inst4|data1[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \inst4|data1[9]~481 (
// Equation(s):
// \inst4|data1[9]~481_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[9]~478_combout  & ((\inst4|data1[9]~480_combout ))) # (!\inst4|data1[9]~478_combout  & (\inst4|data1[9]~473_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[9]~478_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[9]~473_combout ),
	.datac(\inst4|data1[9]~480_combout ),
	.datad(\inst4|data1[9]~478_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~481 .lut_mask = 16'hF588;
defparam \inst4|data1[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \inst4|data1[9]~482 (
// Equation(s):
// \inst4|data1[9]~482_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[9]~471_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[9]~481_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[9]~471_combout ),
	.datac(\inst4|data1[9]~481_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~482 .lut_mask = 16'hCC50;
defparam \inst4|data1[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneii_lcell_comb \inst6|Add0~14 (
// Equation(s):
// \inst6|Add0~14_combout  = (\inst4|data1[7]~524_combout  & ((\inst30|out[7]~24_combout  & (\inst6|Add0~13  & VCC)) # (!\inst30|out[7]~24_combout  & (!\inst6|Add0~13 )))) # (!\inst4|data1[7]~524_combout  & ((\inst30|out[7]~24_combout  & (!\inst6|Add0~13 )) 
// # (!\inst30|out[7]~24_combout  & ((\inst6|Add0~13 ) # (GND)))))
// \inst6|Add0~15  = CARRY((\inst4|data1[7]~524_combout  & (!\inst30|out[7]~24_combout  & !\inst6|Add0~13 )) # (!\inst4|data1[7]~524_combout  & ((!\inst6|Add0~13 ) # (!\inst30|out[7]~24_combout ))))

	.dataa(\inst4|data1[7]~524_combout ),
	.datab(\inst30|out[7]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~13 ),
	.combout(\inst6|Add0~14_combout ),
	.cout(\inst6|Add0~15 ));
// synopsys translate_off
defparam \inst6|Add0~14 .lut_mask = 16'h9617;
defparam \inst6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneii_lcell_comb \inst6|Add0~18 (
// Equation(s):
// \inst6|Add0~18_combout  = (\inst30|out[9]~22_combout  & ((\inst4|data1[9]~482_combout  & (\inst6|Add0~17  & VCC)) # (!\inst4|data1[9]~482_combout  & (!\inst6|Add0~17 )))) # (!\inst30|out[9]~22_combout  & ((\inst4|data1[9]~482_combout  & (!\inst6|Add0~17 
// )) # (!\inst4|data1[9]~482_combout  & ((\inst6|Add0~17 ) # (GND)))))
// \inst6|Add0~19  = CARRY((\inst30|out[9]~22_combout  & (!\inst4|data1[9]~482_combout  & !\inst6|Add0~17 )) # (!\inst30|out[9]~22_combout  & ((!\inst6|Add0~17 ) # (!\inst4|data1[9]~482_combout ))))

	.dataa(\inst30|out[9]~22_combout ),
	.datab(\inst4|data1[9]~482_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~17 ),
	.combout(\inst6|Add0~18_combout ),
	.cout(\inst6|Add0~19 ));
// synopsys translate_off
defparam \inst6|Add0~18 .lut_mask = 16'h9617;
defparam \inst6|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneii_lcell_comb \inst6|Mux22~4 (
// Equation(s):
// \inst6|Mux22~4_combout  = (\inst6|Add0~18_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst6|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~4 .lut_mask = 16'h1F00;
defparam \inst6|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneii_lcell_comb \inst6|Mux22~2 (
// Equation(s):
// \inst6|Mux22~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & (\inst6|Add1~18_combout )) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux22~4_combout ))))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Add1~18_combout ),
	.datab(\inst6|Mux22~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~2 .lut_mask = 16'hA0CF;
defparam \inst6|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneii_lcell_comb \inst6|Mux22~3 (
// Equation(s):
// \inst6|Mux22~3_combout  = (\inst6|Mux0~6_combout  & ((\inst6|Mux22~2_combout  & (\inst30|out[9]~22_combout  & \inst4|data1[9]~482_combout )) # (!\inst6|Mux22~2_combout  & ((\inst30|out[9]~22_combout ) # (\inst4|data1[9]~482_combout ))))) # 
// (!\inst6|Mux0~6_combout  & (\inst6|Mux22~2_combout ))

	.dataa(\inst6|Mux0~6_combout ),
	.datab(\inst6|Mux22~2_combout ),
	.datac(\inst30|out[9]~22_combout ),
	.datad(\inst4|data1[9]~482_combout ),
	.cin(gnd),
	.combout(\inst6|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~3 .lut_mask = 16'hE664;
defparam \inst6|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~41_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~41_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 .lut_mask = 16'hD8AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N29
cycloneii_lcell_ff \inst4|registers[17][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][29]~regout ));

// Location: LCFF_X58_Y25_N3
cycloneii_lcell_ff \inst4|registers[21][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][29]~regout ));

// Location: LCCOMB_X58_Y25_N28
cycloneii_lcell_comb \inst4|data2[29]~44 (
// Equation(s):
// \inst4|data2[29]~44_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers[21][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[17][29]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][29]~regout ),
	.datad(\inst4|registers[21][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~44 .lut_mask = 16'hBA98;
defparam \inst4|data2[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N13
cycloneii_lcell_ff \inst4|registers[29][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][29]~regout ));

// Location: LCFF_X58_Y27_N19
cycloneii_lcell_ff \inst4|registers[25][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][29]~regout ));

// Location: LCCOMB_X58_Y27_N12
cycloneii_lcell_comb \inst4|data2[29]~45 (
// Equation(s):
// \inst4|data2[29]~45_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[29]~44_combout  & (\inst4|registers[29][29]~regout )) # (!\inst4|data2[29]~44_combout  & ((\inst4|registers[25][29]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[29]~44_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[29]~44_combout ),
	.datac(\inst4|registers[29][29]~regout ),
	.datad(\inst4|registers[25][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~45 .lut_mask = 16'hE6C4;
defparam \inst4|data2[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneii_lcell_comb \inst4|data2[29]~48 (
// Equation(s):
// \inst4|data2[29]~48_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[29]~45_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[29]~47_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[29]~47_combout ),
	.datab(\inst4|data2[29]~45_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~48 .lut_mask = 16'hF0CA;
defparam \inst4|data2[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N27
cycloneii_lcell_ff \inst4|registers[31][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][29]~regout ));

// Location: LCFF_X54_Y25_N17
cycloneii_lcell_ff \inst4|registers[27][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][29]~regout ));

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \inst4|data2[29]~50 (
// Equation(s):
// \inst4|data2[29]~50_combout  = (\inst4|data2[29]~49_combout  & (((\inst4|registers[31][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[29]~49_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][29]~regout ))))

	.dataa(\inst4|data2[29]~49_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][29]~regout ),
	.datad(\inst4|registers[27][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~50 .lut_mask = 16'hE6A2;
defparam \inst4|data2[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneii_lcell_comb \inst4|data2[29]~51 (
// Equation(s):
// \inst4|data2[29]~51_combout  = (\inst4|data2[29]~48_combout  & (((\inst4|data2[29]~50_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[29]~48_combout  & (\inst4|data2[29]~43_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[29]~43_combout ),
	.datab(\inst4|data2[29]~48_combout ),
	.datac(\inst4|data2[29]~50_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~51 .lut_mask = 16'hE2CC;
defparam \inst4|data2[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneii_lcell_comb \inst4|data2[29]~62 (
// Equation(s):
// \inst4|data2[29]~62_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[29]~51_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[29]~61_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[29]~61_combout ),
	.datab(\inst4|data2[29]~51_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~62 .lut_mask = 16'hCC0A;
defparam \inst4|data2[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~62_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y47
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~62_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y44
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~62_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneii_lcell_comb \inst6|Add0~28 (
// Equation(s):
// \inst6|Add0~28_combout  = ((\inst30|out[14]~17_combout  $ (\inst4|data1[14]~377_combout  $ (!\inst6|Add0~27 )))) # (GND)
// \inst6|Add0~29  = CARRY((\inst30|out[14]~17_combout  & ((\inst4|data1[14]~377_combout ) # (!\inst6|Add0~27 ))) # (!\inst30|out[14]~17_combout  & (\inst4|data1[14]~377_combout  & !\inst6|Add0~27 )))

	.dataa(\inst30|out[14]~17_combout ),
	.datab(\inst4|data1[14]~377_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~27 ),
	.combout(\inst6|Add0~28_combout ),
	.cout(\inst6|Add0~29 ));
// synopsys translate_off
defparam \inst6|Add0~28 .lut_mask = 16'h698E;
defparam \inst6|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneii_lcell_comb \inst6|Mux17~7 (
// Equation(s):
// \inst6|Mux17~7_combout  = (\inst6|Add0~28_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst6|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~7 .lut_mask = 16'h1F00;
defparam \inst6|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneii_lcell_comb \inst6|Add1~28 (
// Equation(s):
// \inst6|Add1~28_combout  = ((\inst30|out[14]~17_combout  $ (\inst4|data1[14]~377_combout  $ (\inst6|Add1~27 )))) # (GND)
// \inst6|Add1~29  = CARRY((\inst30|out[14]~17_combout  & (\inst4|data1[14]~377_combout  & !\inst6|Add1~27 )) # (!\inst30|out[14]~17_combout  & ((\inst4|data1[14]~377_combout ) # (!\inst6|Add1~27 ))))

	.dataa(\inst30|out[14]~17_combout ),
	.datab(\inst4|data1[14]~377_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~27 ),
	.combout(\inst6|Add1~28_combout ),
	.cout(\inst6|Add1~29 ));
// synopsys translate_off
defparam \inst6|Add1~28 .lut_mask = 16'h964D;
defparam \inst6|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneii_lcell_comb \inst6|Mux17~5 (
// Equation(s):
// \inst6|Mux17~5_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~28_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux17~7_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~7_combout ),
	.datac(\inst6|Add1~28_combout ),
	.datad(\inst6|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~5 .lut_mask = 16'hA0DD;
defparam \inst6|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneii_lcell_comb \inst6|Mux17~6 (
// Equation(s):
// \inst6|Mux17~6_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[14]~17_combout  & ((\inst4|data1[14]~377_combout ) # (!\inst6|Mux17~5_combout ))) # (!\inst30|out[14]~17_combout  & (\inst4|data1[14]~377_combout  & !\inst6|Mux17~5_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux17~5_combout ))))

	.dataa(\inst30|out[14]~17_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[14]~377_combout ),
	.datad(\inst6|Mux17~5_combout ),
	.cin(gnd),
	.combout(\inst6|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~6 .lut_mask = 16'hB3C8;
defparam \inst6|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y34_N15
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst6|Mux17~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X59_Y34_N27
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X51_Y30_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 .lut_mask = 16'hACF0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
cycloneii_lcell_comb \inst1|out[29]~3 (
// Equation(s):
// \inst1|out[29]~3_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~54_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(vcc),
	.datab(\inst36|Jal~combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst12|inst|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst1|out[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[29]~3 .lut_mask = 16'hCF03;
defparam \inst1|out[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \inst1|out[29]~4 (
// Equation(s):
// \inst1|out[29]~4_combout  = (\inst36|Jal~combout  & (((\inst1|out[29]~3_combout )))) # (!\inst36|Jal~combout  & ((\inst1|out[29]~3_combout  & (\inst6|Mux2~3_combout )) # (!\inst1|out[29]~3_combout  & 
// ((\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout )))))

	.dataa(\inst6|Mux2~3_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst1|out[29]~3_combout ),
	.cin(gnd),
	.combout(\inst1|out[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[29]~4 .lut_mask = 16'hFA0C;
defparam \inst1|out[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N15
cycloneii_lcell_ff \inst4|registers[3][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][29]~regout ));

// Location: LCFF_X54_Y31_N29
cycloneii_lcell_ff \inst4|registers[2][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][29]~regout ));

// Location: LCFF_X53_Y31_N31
cycloneii_lcell_ff \inst4|registers[0][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][29]~regout ));

// Location: LCFF_X53_Y31_N27
cycloneii_lcell_ff \inst4|registers[1][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][29]~regout ));

// Location: LCCOMB_X53_Y31_N26
cycloneii_lcell_comb \inst4|data1[29]~56 (
// Equation(s):
// \inst4|data1[29]~56_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[1][29]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[0][29]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][29]~regout ),
	.datac(\inst4|registers[1][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~56 .lut_mask = 16'hFA44;
defparam \inst4|data1[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneii_lcell_comb \inst4|data1[29]~57 (
// Equation(s):
// \inst4|data1[29]~57_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[29]~56_combout  & (\inst4|registers[3][29]~regout )) # (!\inst4|data1[29]~56_combout  & ((\inst4|registers[2][29]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[29]~56_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[3][29]~regout ),
	.datac(\inst4|registers[2][29]~regout ),
	.datad(\inst4|data1[29]~56_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~57 .lut_mask = 16'hDDA0;
defparam \inst4|data1[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N9
cycloneii_lcell_ff \inst4|registers[7][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][29]~regout ));

// Location: LCFF_X56_Y27_N29
cycloneii_lcell_ff \inst4|registers[5][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][29]~regout ));

// Location: LCCOMB_X56_Y27_N28
cycloneii_lcell_comb \inst4|data1[29]~55 (
// Equation(s):
// \inst4|data1[29]~55_combout  = (\inst4|data1[29]~54_combout  & ((\inst4|registers[7][29]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[29]~54_combout  & (((\inst4|registers[5][29]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[29]~54_combout ),
	.datab(\inst4|registers[7][29]~regout ),
	.datac(\inst4|registers[5][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~55 .lut_mask = 16'hD8AA;
defparam \inst4|data1[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneii_lcell_comb \inst4|data1[29]~58 (
// Equation(s):
// \inst4|data1[29]~58_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # (\inst4|data1[29]~55_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[29]~57_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[29]~57_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[29]~55_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~58 .lut_mask = 16'hAEA4;
defparam \inst4|data1[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N29
cycloneii_lcell_ff \inst4|registers[14][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][29]~regout ));

// Location: LCFF_X52_Y30_N31
cycloneii_lcell_ff \inst4|registers[12][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][29]~regout ));

// Location: LCCOMB_X52_Y30_N28
cycloneii_lcell_comb \inst4|data1[29]~59 (
// Equation(s):
// \inst4|data1[29]~59_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[14][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[12][29]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[14][29]~regout ),
	.datad(\inst4|registers[12][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~59 .lut_mask = 16'hD9C8;
defparam \inst4|data1[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N5
cycloneii_lcell_ff \inst4|registers[13][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][29]~regout ));

// Location: LCCOMB_X56_Y30_N4
cycloneii_lcell_comb \inst4|data1[29]~60 (
// Equation(s):
// \inst4|data1[29]~60_combout  = (\inst4|data1[29]~59_combout  & ((\inst4|registers[15][29]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[29]~59_combout  & (((\inst4|registers[13][29]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[15][29]~regout ),
	.datab(\inst4|data1[29]~59_combout ),
	.datac(\inst4|registers[13][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~60 .lut_mask = 16'hB8CC;
defparam \inst4|data1[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y23_N29
cycloneii_lcell_ff \inst4|registers[10][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][29]~regout ));

// Location: LCFF_X61_Y23_N9
cycloneii_lcell_ff \inst4|registers[9][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][29]~regout ));

// Location: LCCOMB_X61_Y23_N8
cycloneii_lcell_comb \inst4|data1[29]~52 (
// Equation(s):
// \inst4|data1[29]~52_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][29]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][29]~regout ))))

	.dataa(\inst4|registers[8][29]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[9][29]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~52 .lut_mask = 16'hFC22;
defparam \inst4|data1[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneii_lcell_comb \inst4|data1[29]~53 (
// Equation(s):
// \inst4|data1[29]~53_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[29]~52_combout  & (\inst4|registers[11][29]~regout )) # (!\inst4|data1[29]~52_combout  & ((\inst4|registers[10][29]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[29]~52_combout ))))

	.dataa(\inst4|registers[11][29]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[10][29]~regout ),
	.datad(\inst4|data1[29]~52_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~53 .lut_mask = 16'hBBC0;
defparam \inst4|data1[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneii_lcell_comb \inst4|data1[29]~61 (
// Equation(s):
// \inst4|data1[29]~61_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[29]~58_combout  & (\inst4|data1[29]~60_combout )) # (!\inst4|data1[29]~58_combout  & ((\inst4|data1[29]~53_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[29]~58_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[29]~58_combout ),
	.datac(\inst4|data1[29]~60_combout ),
	.datad(\inst4|data1[29]~53_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~61 .lut_mask = 16'hE6C4;
defparam \inst4|data1[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N11
cycloneii_lcell_ff \inst4|registers[30][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][29]~regout ));

// Location: LCFF_X58_Y29_N9
cycloneii_lcell_ff \inst4|registers[26][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][29]~regout ));

// Location: LCFF_X58_Y29_N27
cycloneii_lcell_ff \inst4|registers[18][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][29]~regout ));

// Location: LCCOMB_X58_Y29_N8
cycloneii_lcell_comb \inst4|data1[29]~42 (
// Equation(s):
// \inst4|data1[29]~42_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][29]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[18][29]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][29]~regout ),
	.datad(\inst4|registers[18][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~42 .lut_mask = 16'hD9C8;
defparam \inst4|data1[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneii_lcell_comb \inst4|data1[29]~43 (
// Equation(s):
// \inst4|data1[29]~43_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[29]~42_combout  & ((\inst4|registers[30][29]~regout ))) # (!\inst4|data1[29]~42_combout  & (\inst4|registers[22][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[29]~42_combout ))))

	.dataa(\inst4|registers[22][29]~regout ),
	.datab(\inst4|registers[30][29]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[29]~42_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~43 .lut_mask = 16'hCFA0;
defparam \inst4|data1[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N27
cycloneii_lcell_ff \inst4|registers[23][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][29]~regout ));

// Location: LCFF_X54_Y23_N21
cycloneii_lcell_ff \inst4|registers[19][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][29]~regout ));

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \inst4|data1[29]~49 (
// Equation(s):
// \inst4|data1[29]~49_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[23][29]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[19][29]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][29]~regout ),
	.datad(\inst4|registers[19][29]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~49 .lut_mask = 16'hB9A8;
defparam \inst4|data1[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \inst4|data1[29]~50 (
// Equation(s):
// \inst4|data1[29]~50_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[29]~49_combout  & (\inst4|registers[31][29]~regout )) # (!\inst4|data1[29]~49_combout  & ((\inst4|registers[27][29]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[29]~49_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[31][29]~regout ),
	.datac(\inst4|registers[27][29]~regout ),
	.datad(\inst4|data1[29]~49_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~50 .lut_mask = 16'hDDA0;
defparam \inst4|data1[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \inst4|data1[29]~51 (
// Equation(s):
// \inst4|data1[29]~51_combout  = (\inst4|data1[29]~48_combout  & (((\inst4|data1[29]~50_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[29]~48_combout  & (\inst4|data1[29]~43_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[29]~48_combout ),
	.datab(\inst4|data1[29]~43_combout ),
	.datac(\inst4|data1[29]~50_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~51 .lut_mask = 16'hE4AA;
defparam \inst4|data1[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \inst4|data1[29]~62 (
// Equation(s):
// \inst4|data1[29]~62_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[29]~51_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[29]~61_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[29]~61_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[29]~51_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~62 .lut_mask = 16'hF404;
defparam \inst4|data1[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N25
cycloneii_lcell_ff \inst4|registers[24][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][28]~regout ));

// Location: LCFF_X63_Y26_N5
cycloneii_lcell_ff \inst4|registers[20][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][28]~regout ));

// Location: LCFF_X62_Y26_N19
cycloneii_lcell_ff \inst4|registers[16][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][28]~regout ));

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \inst4|data1[28]~67 (
// Equation(s):
// \inst4|data1[28]~67_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[20][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[16][28]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[20][28]~regout ),
	.datad(\inst4|registers[16][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~67 .lut_mask = 16'hD9C8;
defparam \inst4|data1[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneii_lcell_comb \inst4|data1[28]~68 (
// Equation(s):
// \inst4|data1[28]~68_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[28]~67_combout  & (\inst4|registers[28][28]~regout )) # (!\inst4|data1[28]~67_combout  & ((\inst4|registers[24][28]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[28]~67_combout ))))

	.dataa(\inst4|registers[28][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][28]~regout ),
	.datad(\inst4|data1[28]~67_combout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~68 .lut_mask = 16'hBBC0;
defparam \inst4|data1[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \inst4|data1[28]~69 (
// Equation(s):
// \inst4|data1[28]~69_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[28]~66_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[28]~68_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[28]~66_combout ),
	.datab(\inst4|data1[28]~68_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~69 .lut_mask = 16'hF0AC;
defparam \inst4|data1[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \inst4|data1[28]~63 (
// Equation(s):
// \inst4|data1[28]~63_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][28]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][28]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[17][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~63 .lut_mask = 16'hCCE2;
defparam \inst4|data1[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N25
cycloneii_lcell_ff \inst4|registers[21][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[28]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][28]~regout ));

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \inst4|data1[28]~64 (
// Equation(s):
// \inst4|data1[28]~64_combout  = (\inst4|data1[28]~63_combout  & ((\inst4|registers[29][28]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[28]~63_combout  & (((\inst4|registers[21][28]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[29][28]~regout ),
	.datab(\inst4|data1[28]~63_combout ),
	.datac(\inst4|registers[21][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~64 .lut_mask = 16'hB8CC;
defparam \inst4|data1[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \inst4|data1[28]~72 (
// Equation(s):
// \inst4|data1[28]~72_combout  = (\inst4|data1[28]~69_combout  & ((\inst4|data1[28]~71_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[28]~69_combout  & (((\inst4|data1[28]~64_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[28]~71_combout ),
	.datab(\inst4|data1[28]~69_combout ),
	.datac(\inst4|data1[28]~64_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~72 .lut_mask = 16'hB8CC;
defparam \inst4|data1[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N23
cycloneii_lcell_ff \inst4|registers[8][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][28]~regout ));

// Location: LCFF_X62_Y24_N29
cycloneii_lcell_ff \inst4|registers[10][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][28]~regout ));

// Location: LCCOMB_X62_Y24_N28
cycloneii_lcell_comb \inst4|data1[28]~75 (
// Equation(s):
// \inst4|data1[28]~75_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][28]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][28]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][28]~regout ),
	.datac(\inst4|registers[10][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~75 .lut_mask = 16'hFA44;
defparam \inst4|data1[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N29
cycloneii_lcell_ff \inst4|registers[9][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][28]~regout ));

// Location: LCFF_X62_Y23_N23
cycloneii_lcell_ff \inst4|registers[11][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][28]~regout ));

// Location: LCCOMB_X62_Y23_N28
cycloneii_lcell_comb \inst4|data1[28]~76 (
// Equation(s):
// \inst4|data1[28]~76_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[28]~75_combout  & ((\inst4|registers[11][28]~regout ))) # (!\inst4|data1[28]~75_combout  & (\inst4|registers[9][28]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[28]~75_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[28]~75_combout ),
	.datac(\inst4|registers[9][28]~regout ),
	.datad(\inst4|registers[11][28]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~76 .lut_mask = 16'hEC64;
defparam \inst4|data1[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N27
cycloneii_lcell_ff \inst4|registers[3][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][28]~regout ));

// Location: LCFF_X58_Y22_N11
cycloneii_lcell_ff \inst4|registers[1][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][28]~regout ));

// Location: LCFF_X57_Y22_N13
cycloneii_lcell_ff \inst4|registers[2][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][28]~regout ));

// Location: LCCOMB_X57_Y22_N12
cycloneii_lcell_comb \inst4|data1[28]~77 (
// Equation(s):
// \inst4|data1[28]~77_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][28]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][28]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~77 .lut_mask = 16'hCCE2;
defparam \inst4|data1[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneii_lcell_comb \inst4|data1[28]~78 (
// Equation(s):
// \inst4|data1[28]~78_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[28]~77_combout  & (\inst4|registers[3][28]~regout )) # (!\inst4|data1[28]~77_combout  & ((\inst4|registers[1][28]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[28]~77_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[3][28]~regout ),
	.datac(\inst4|registers[1][28]~regout ),
	.datad(\inst4|data1[28]~77_combout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~78 .lut_mask = 16'hDDA0;
defparam \inst4|data1[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneii_lcell_comb \inst4|data1[28]~79 (
// Equation(s):
// \inst4|data1[28]~79_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[28]~76_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|data1[28]~78_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[28]~76_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[28]~78_combout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~79 .lut_mask = 16'hADA8;
defparam \inst4|data1[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N31
cycloneii_lcell_ff \inst4|registers[7][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][28]~regout ));

// Location: LCFF_X53_Y26_N13
cycloneii_lcell_ff \inst4|registers[6][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][28]~regout ));

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \inst4|data1[28]~74 (
// Equation(s):
// \inst4|data1[28]~74_combout  = (\inst4|data1[28]~73_combout  & ((\inst4|registers[7][28]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[28]~73_combout  & (((\inst4|registers[6][28]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[28]~73_combout ),
	.datab(\inst4|registers[7][28]~regout ),
	.datac(\inst4|registers[6][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~74 .lut_mask = 16'hD8AA;
defparam \inst4|data1[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \inst4|data1[28]~82 (
// Equation(s):
// \inst4|data1[28]~82_combout  = (\inst4|data1[28]~79_combout  & ((\inst4|data1[28]~81_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[28]~79_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|data1[28]~74_combout ))))

	.dataa(\inst4|data1[28]~81_combout ),
	.datab(\inst4|data1[28]~79_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[28]~74_combout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~82 .lut_mask = 16'hBC8C;
defparam \inst4|data1[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \inst4|data1[28]~83 (
// Equation(s):
// \inst4|data1[28]~83_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[28]~72_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[28]~82_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[28]~72_combout ),
	.datac(\inst4|data1[28]~82_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~83 .lut_mask = 16'hCC50;
defparam \inst4|data1[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneii_lcell_comb \inst6|Mux3~3 (
// Equation(s):
// \inst6|Mux3~3_combout  = (\inst6|Mux3~2_combout  & (((\inst4|data1[28]~83_combout  & \inst30|out[28]~3_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux3~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[28]~83_combout ) # 
// (\inst30|out[28]~3_combout ))))

	.dataa(\inst6|Mux3~2_combout ),
	.datab(\inst4|data1[28]~83_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[28]~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~83_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~83_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~83_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~83_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 .lut_mask = 16'hEC64;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneii_lcell_comb \inst1|out[28]~6 (
// Equation(s):
// \inst1|out[28]~6_combout  = (\inst1|out[28]~5_combout  & ((\inst6|Mux3~3_combout ) # ((\inst36|Jal~combout )))) # (!\inst1|out[28]~5_combout  & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout  & !\inst36|Jal~combout ))))

	.dataa(\inst1|out[28]~5_combout ),
	.datab(\inst6|Mux3~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ),
	.datad(\inst36|Jal~combout ),
	.cin(gnd),
	.combout(\inst1|out[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[28]~6 .lut_mask = 16'hAAD8;
defparam \inst1|out[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N19
cycloneii_lcell_ff \inst4|registers[25][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][28]~regout ));

// Location: LCFF_X63_Y27_N5
cycloneii_lcell_ff \inst4|registers[17][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][28]~regout ));

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \inst4|data2[28]~63 (
// Equation(s):
// \inst4|data2[28]~63_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][28]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][28]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][28]~regout ),
	.datac(\inst4|registers[17][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~63 .lut_mask = 16'hAAD8;
defparam \inst4|data2[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N27
cycloneii_lcell_ff \inst4|registers[29][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][28]~regout ));

// Location: LCCOMB_X63_Y31_N26
cycloneii_lcell_comb \inst4|data2[28]~64 (
// Equation(s):
// \inst4|data2[28]~64_combout  = (\inst4|data2[28]~63_combout  & (((\inst4|registers[29][28]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[28]~63_combout  & (\inst4|registers[21][28]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[21][28]~regout ),
	.datab(\inst4|data2[28]~63_combout ),
	.datac(\inst4|registers[29][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~64 .lut_mask = 16'hE2CC;
defparam \inst4|data2[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N5
cycloneii_lcell_ff \inst4|registers[23][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][28]~regout ));

// Location: LCFF_X53_Y23_N15
cycloneii_lcell_ff \inst4|registers[31][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][28]~regout ));

// Location: LCCOMB_X53_Y23_N14
cycloneii_lcell_comb \inst4|data2[28]~71 (
// Equation(s):
// \inst4|data2[28]~71_combout  = (\inst4|data2[28]~70_combout  & (((\inst4|registers[31][28]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[28]~70_combout  & (\inst4|registers[23][28]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[28]~70_combout ),
	.datab(\inst4|registers[23][28]~regout ),
	.datac(\inst4|registers[31][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~71 .lut_mask = 16'hE4AA;
defparam \inst4|data2[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneii_lcell_comb \inst4|data2[28]~72 (
// Equation(s):
// \inst4|data2[28]~72_combout  = (\inst4|data2[28]~69_combout  & (((\inst4|data2[28]~71_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[28]~69_combout  & (\inst4|data2[28]~64_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[28]~69_combout ),
	.datab(\inst4|data2[28]~64_combout ),
	.datac(\inst4|data2[28]~71_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~72 .lut_mask = 16'hE4AA;
defparam \inst4|data2[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N27
cycloneii_lcell_ff \inst4|registers[4][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][28]~regout ));

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \inst4|data2[28]~73 (
// Equation(s):
// \inst4|data2[28]~73_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[5][28]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[4][28]~regout )))))

	.dataa(\inst4|registers[5][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~73 .lut_mask = 16'hEE30;
defparam \inst4|data2[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \inst4|data2[28]~74 (
// Equation(s):
// \inst4|data2[28]~74_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[28]~73_combout  & ((\inst4|registers[7][28]~regout ))) # (!\inst4|data2[28]~73_combout  & (\inst4|registers[6][28]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[28]~73_combout ))))

	.dataa(\inst4|registers[6][28]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][28]~regout ),
	.datad(\inst4|data2[28]~73_combout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~74 .lut_mask = 16'hF388;
defparam \inst4|data2[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneii_lcell_comb \inst4|data2[28]~76 (
// Equation(s):
// \inst4|data2[28]~76_combout  = (\inst4|data2[28]~75_combout  & (((\inst4|registers[11][28]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[28]~75_combout  & (\inst4|registers[9][28]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[28]~75_combout ),
	.datab(\inst4|registers[9][28]~regout ),
	.datac(\inst4|registers[11][28]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~76 .lut_mask = 16'hE4AA;
defparam \inst4|data2[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneii_lcell_comb \inst4|data2[28]~79 (
// Equation(s):
// \inst4|data2[28]~79_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[28]~76_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[28]~78_combout ))))

	.dataa(\inst4|data2[28]~78_combout ),
	.datab(\inst4|data2[28]~76_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~79 .lut_mask = 16'hFC0A;
defparam \inst4|data2[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \inst4|data2[28]~82 (
// Equation(s):
// \inst4|data2[28]~82_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[28]~79_combout  & (\inst4|data2[28]~81_combout )) # (!\inst4|data2[28]~79_combout  & ((\inst4|data2[28]~74_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[28]~79_combout ))))

	.dataa(\inst4|data2[28]~81_combout ),
	.datab(\inst4|data2[28]~74_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[28]~79_combout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~82 .lut_mask = 16'hAFC0;
defparam \inst4|data2[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \inst4|data2[28]~83 (
// Equation(s):
// \inst4|data2[28]~83_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[28]~72_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[28]~82_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[28]~72_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[28]~82_combout ),
	.cin(gnd),
	.combout(\inst4|data2[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~83 .lut_mask = 16'hC5C0;
defparam \inst4|data2[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneii_lcell_comb \inst30|out[28]~3 (
// Equation(s):
// \inst30|out[28]~3_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[28]~83_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst4|data2[28]~83_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[28]~3 .lut_mask = 16'hACAC;
defparam \inst30|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneii_lcell_comb \inst1|out[27]~7 (
// Equation(s):
// \inst1|out[27]~7_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~50_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(\inst36|Jal~combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst12|inst|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst1|out[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[27]~7 .lut_mask = 16'hAF05;
defparam \inst1|out[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y7
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~104_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~104_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 .lut_mask = 16'hE6A2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneii_lcell_comb \inst1|out[27]~8 (
// Equation(s):
// \inst1|out[27]~8_combout  = (\inst36|Jal~combout  & (((\inst1|out[27]~7_combout )))) # (!\inst36|Jal~combout  & ((\inst1|out[27]~7_combout  & (\inst6|Mux4~3_combout )) # (!\inst1|out[27]~7_combout  & 
// ((\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout )))))

	.dataa(\inst6|Mux4~3_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(\inst1|out[27]~7_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ),
	.cin(gnd),
	.combout(\inst1|out[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[27]~8 .lut_mask = 16'hE3E0;
defparam \inst1|out[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N29
cycloneii_lcell_ff \inst4|registers[30][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][27]~regout ));

// Location: LCFF_X59_Y31_N27
cycloneii_lcell_ff \inst4|registers[22][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[27]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][27]~regout ));

// Location: LCCOMB_X59_Y31_N28
cycloneii_lcell_comb \inst4|data2[27]~85 (
// Equation(s):
// \inst4|data2[27]~85_combout  = (\inst4|data2[27]~84_combout  & (((\inst4|registers[30][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[27]~84_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[22][27]~regout ))))

	.dataa(\inst4|data2[27]~84_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[30][27]~regout ),
	.datad(\inst4|registers[22][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~85 .lut_mask = 16'hE6A2;
defparam \inst4|data2[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N13
cycloneii_lcell_ff \inst4|registers[31][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][27]~regout ));

// Location: LCFF_X59_Y25_N1
cycloneii_lcell_ff \inst4|registers[27][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][27]~regout ));

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \inst4|data2[27]~92 (
// Equation(s):
// \inst4|data2[27]~92_combout  = (\inst4|data2[27]~91_combout  & (((\inst4|registers[31][27]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[27]~91_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][27]~regout ))))

	.dataa(\inst4|data2[27]~91_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][27]~regout ),
	.datad(\inst4|registers[27][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~92 .lut_mask = 16'hE6A2;
defparam \inst4|data2[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneii_lcell_comb \inst4|data2[27]~93 (
// Equation(s):
// \inst4|data2[27]~93_combout  = (\inst4|data2[27]~90_combout  & (((\inst4|data2[27]~92_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[27]~90_combout  & (\inst4|data2[27]~85_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst4|data2[27]~90_combout ),
	.datab(\inst4|data2[27]~85_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[27]~92_combout ),
	.cin(gnd),
	.combout(\inst4|data2[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~93 .lut_mask = 16'hEA4A;
defparam \inst4|data2[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneii_lcell_comb \inst4|data2[27]~104 (
// Equation(s):
// \inst4|data2[27]~104_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[27]~93_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[27]~103_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[27]~103_combout ),
	.datab(\inst4|data2[27]~93_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~104 .lut_mask = 16'hCC0A;
defparam \inst4|data2[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneii_lcell_comb \inst30|out[27]~4 (
// Equation(s):
// \inst30|out[27]~4_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[27]~104_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst4|data2[27]~104_combout ),
	.cin(gnd),
	.combout(\inst30|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[27]~4 .lut_mask = 16'hF3C0;
defparam \inst30|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneii_lcell_comb \inst1|out[26]~9 (
// Equation(s):
// \inst1|out[26]~9_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~48_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(\inst36|Jal~combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst12|inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst1|out[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[26]~9 .lut_mask = 16'hAF05;
defparam \inst1|out[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N19
cycloneii_lcell_ff \inst4|registers[7][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][26]~regout ));

// Location: LCFF_X53_Y26_N17
cycloneii_lcell_ff \inst4|registers[6][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][26]~regout ));

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \inst4|data2[26]~116 (
// Equation(s):
// \inst4|data2[26]~116_combout  = (\inst4|data2[26]~115_combout  & (((\inst4|registers[7][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|data2[26]~115_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][26]~regout ))))

	.dataa(\inst4|data2[26]~115_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][26]~regout ),
	.datad(\inst4|registers[6][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~116 .lut_mask = 16'hE6A2;
defparam \inst4|data2[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N1
cycloneii_lcell_ff \inst4|registers[10][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][26]~regout ));

// Location: LCFF_X62_Y24_N11
cycloneii_lcell_ff \inst4|registers[8][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][26]~regout ));

// Location: LCCOMB_X62_Y24_N10
cycloneii_lcell_comb \inst4|data2[26]~117 (
// Equation(s):
// \inst4|data2[26]~117_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[10][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[8][26]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[10][26]~regout ),
	.datac(\inst4|registers[8][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~117 .lut_mask = 16'hEE50;
defparam \inst4|data2[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y22_N15
cycloneii_lcell_ff \inst4|registers[11][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][26]~regout ));

// Location: LCFF_X60_Y22_N13
cycloneii_lcell_ff \inst4|registers[9][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][26]~regout ));

// Location: LCCOMB_X60_Y22_N14
cycloneii_lcell_comb \inst4|data2[26]~118 (
// Equation(s):
// \inst4|data2[26]~118_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[26]~117_combout  & (\inst4|registers[11][26]~regout )) # (!\inst4|data2[26]~117_combout  & ((\inst4|registers[9][26]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[26]~117_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[26]~117_combout ),
	.datac(\inst4|registers[11][26]~regout ),
	.datad(\inst4|registers[9][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~118 .lut_mask = 16'hE6C4;
defparam \inst4|data2[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N21
cycloneii_lcell_ff \inst4|registers[3][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][26]~regout ));

// Location: LCCOMB_X58_Y22_N20
cycloneii_lcell_comb \inst4|data2[26]~120 (
// Equation(s):
// \inst4|data2[26]~120_combout  = (\inst4|data2[26]~119_combout  & (((\inst4|registers[3][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[26]~119_combout  & (\inst4|registers[1][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[26]~119_combout ),
	.datab(\inst4|registers[1][26]~regout ),
	.datac(\inst4|registers[3][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~120 .lut_mask = 16'hE4AA;
defparam \inst4|data2[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneii_lcell_comb \inst4|data2[26]~121 (
// Equation(s):
// \inst4|data2[26]~121_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[26]~118_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[26]~120_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[26]~118_combout ),
	.datac(\inst4|data2[26]~120_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~121 .lut_mask = 16'hEE50;
defparam \inst4|data2[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N17
cycloneii_lcell_ff \inst4|registers[14][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][26]~regout ));

// Location: LCFF_X61_Y29_N19
cycloneii_lcell_ff \inst4|registers[15][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][26]~regout ));

// Location: LCCOMB_X61_Y29_N18
cycloneii_lcell_comb \inst4|data2[26]~123 (
// Equation(s):
// \inst4|data2[26]~123_combout  = (\inst4|data2[26]~122_combout  & (((\inst4|registers[15][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[26]~122_combout  & (\inst4|registers[14][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[26]~122_combout ),
	.datab(\inst4|registers[14][26]~regout ),
	.datac(\inst4|registers[15][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~123 .lut_mask = 16'hE4AA;
defparam \inst4|data2[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneii_lcell_comb \inst4|data2[26]~124 (
// Equation(s):
// \inst4|data2[26]~124_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[26]~121_combout  & ((\inst4|data2[26]~123_combout ))) # (!\inst4|data2[26]~121_combout  & (\inst4|data2[26]~116_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[26]~121_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[26]~116_combout ),
	.datac(\inst4|data2[26]~121_combout ),
	.datad(\inst4|data2[26]~123_combout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~124 .lut_mask = 16'hF858;
defparam \inst4|data2[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N1
cycloneii_lcell_ff \inst4|registers[27][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][26]~regout ));

// Location: LCFF_X54_Y23_N19
cycloneii_lcell_ff \inst4|registers[19][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][26]~regout ));

// Location: LCCOMB_X54_Y23_N18
cycloneii_lcell_comb \inst4|data2[26]~112 (
// Equation(s):
// \inst4|data2[26]~112_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][26]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][26]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[27][26]~regout ),
	.datac(\inst4|registers[19][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~112 .lut_mask = 16'hAAD8;
defparam \inst4|data2[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N19
cycloneii_lcell_ff \inst4|registers[31][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][26]~regout ));

// Location: LCCOMB_X53_Y23_N18
cycloneii_lcell_comb \inst4|data2[26]~113 (
// Equation(s):
// \inst4|data2[26]~113_combout  = (\inst4|data2[26]~112_combout  & (((\inst4|registers[31][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[26]~112_combout  & (\inst4|registers[23][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[23][26]~regout ),
	.datab(\inst4|data2[26]~112_combout ),
	.datac(\inst4|registers[31][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~113 .lut_mask = 16'hE2CC;
defparam \inst4|data2[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \inst4|registers[16][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][26]~regout ));

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \inst4|data2[26]~109 (
// Equation(s):
// \inst4|data2[26]~109_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[20][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[16][26]~regout )))))

	.dataa(\inst4|registers[20][26]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[16][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~109 .lut_mask = 16'hEE30;
defparam \inst4|data2[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N11
cycloneii_lcell_ff \inst4|registers[28][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][26]~regout ));

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \inst4|data2[26]~110 (
// Equation(s):
// \inst4|data2[26]~110_combout  = (\inst4|data2[26]~109_combout  & (((\inst4|registers[28][26]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[26]~109_combout  & (\inst4|registers[24][26]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[24][26]~regout ),
	.datab(\inst4|data2[26]~109_combout ),
	.datac(\inst4|registers[28][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~110 .lut_mask = 16'hE2CC;
defparam \inst4|data2[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneii_lcell_comb \inst4|data2[26]~111 (
// Equation(s):
// \inst4|data2[26]~111_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[26]~108_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[26]~110_combout )))))

	.dataa(\inst4|data2[26]~108_combout ),
	.datab(\inst4|data2[26]~110_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~111 .lut_mask = 16'hFA0C;
defparam \inst4|data2[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneii_lcell_comb \inst4|data2[26]~114 (
// Equation(s):
// \inst4|data2[26]~114_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[26]~111_combout  & ((\inst4|data2[26]~113_combout ))) # (!\inst4|data2[26]~111_combout  & (\inst4|data2[26]~106_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[26]~111_combout ))))

	.dataa(\inst4|data2[26]~106_combout ),
	.datab(\inst4|data2[26]~113_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[26]~111_combout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~114 .lut_mask = 16'hCFA0;
defparam \inst4|data2[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneii_lcell_comb \inst4|data2[26]~125 (
// Equation(s):
// \inst4|data2[26]~125_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[26]~114_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|data2[26]~124_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[26]~124_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[26]~114_combout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~125 .lut_mask = 16'hF404;
defparam \inst4|data2[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y25
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~125_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~125_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 .lut_mask = 16'hEA4A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneii_lcell_comb \inst1|out[26]~10 (
// Equation(s):
// \inst1|out[26]~10_combout  = (\inst36|Jal~combout  & (((\inst1|out[26]~9_combout )))) # (!\inst36|Jal~combout  & ((\inst1|out[26]~9_combout  & (\inst6|Mux5~3_combout )) # (!\inst1|out[26]~9_combout  & 
// ((\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout )))))

	.dataa(\inst6|Mux5~3_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(\inst1|out[26]~9_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ),
	.cin(gnd),
	.combout(\inst1|out[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[26]~10 .lut_mask = 16'hE3E0;
defparam \inst1|out[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N29
cycloneii_lcell_ff \inst4|registers[1][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][26]~regout ));

// Location: LCFF_X57_Y22_N11
cycloneii_lcell_ff \inst4|registers[0][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][26]~regout ));

// Location: LCFF_X57_Y22_N9
cycloneii_lcell_ff \inst4|registers[2][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][26]~regout ));

// Location: LCCOMB_X57_Y22_N8
cycloneii_lcell_comb \inst4|data1[26]~119 (
// Equation(s):
// \inst4|data1[26]~119_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][26]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][26]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[0][26]~regout ),
	.datac(\inst4|registers[2][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~119 .lut_mask = 16'hAAE4;
defparam \inst4|data1[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneii_lcell_comb \inst4|data1[26]~120 (
// Equation(s):
// \inst4|data1[26]~120_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[26]~119_combout  & (\inst4|registers[3][26]~regout )) # (!\inst4|data1[26]~119_combout  & ((\inst4|registers[1][26]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[26]~119_combout ))))

	.dataa(\inst4|registers[3][26]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[1][26]~regout ),
	.datad(\inst4|data1[26]~119_combout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~120 .lut_mask = 16'hBBC0;
defparam \inst4|data1[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneii_lcell_comb \inst4|data1[26]~117 (
// Equation(s):
// \inst4|data1[26]~117_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][26]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][26]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][26]~regout ),
	.datad(\inst4|registers[8][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~117 .lut_mask = 16'hB9A8;
defparam \inst4|data1[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneii_lcell_comb \inst4|data1[26]~118 (
// Equation(s):
// \inst4|data1[26]~118_combout  = (\inst4|data1[26]~117_combout  & ((\inst4|registers[11][26]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[26]~117_combout  & (((\inst4|registers[9][26]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[11][26]~regout ),
	.datab(\inst4|data1[26]~117_combout ),
	.datac(\inst4|registers[9][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~118 .lut_mask = 16'hB8CC;
defparam \inst4|data1[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \inst4|data1[26]~121 (
// Equation(s):
// \inst4|data1[26]~121_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[26]~118_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[26]~120_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[26]~120_combout ),
	.datac(\inst4|data1[26]~118_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~121 .lut_mask = 16'hAAE4;
defparam \inst4|data1[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N3
cycloneii_lcell_ff \inst4|registers[4][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][26]~regout ));

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \inst4|registers[5][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][26]~regout ));

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \inst4|data1[26]~115 (
// Equation(s):
// \inst4|data1[26]~115_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][26]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][26]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][26]~regout ),
	.datac(\inst4|registers[5][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~115 .lut_mask = 16'hFA44;
defparam \inst4|data1[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \inst4|data1[26]~116 (
// Equation(s):
// \inst4|data1[26]~116_combout  = (\inst4|data1[26]~115_combout  & ((\inst4|registers[7][26]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[26]~115_combout  & (((\inst4|registers[6][26]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[7][26]~regout ),
	.datab(\inst4|data1[26]~115_combout ),
	.datac(\inst4|registers[6][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~116 .lut_mask = 16'hB8CC;
defparam \inst4|data1[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \inst4|data1[26]~124 (
// Equation(s):
// \inst4|data1[26]~124_combout  = (\inst4|data1[26]~121_combout  & ((\inst4|data1[26]~123_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[26]~121_combout  & (((\inst4|data1[26]~116_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[26]~123_combout ),
	.datab(\inst4|data1[26]~121_combout ),
	.datac(\inst4|data1[26]~116_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~124 .lut_mask = 16'hB8CC;
defparam \inst4|data1[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N17
cycloneii_lcell_ff \inst4|registers[23][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][26]~regout ));

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \inst4|data1[26]~113 (
// Equation(s):
// \inst4|data1[26]~113_combout  = (\inst4|data1[26]~112_combout  & ((\inst4|registers[31][26]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[26]~112_combout  & (((\inst4|registers[23][26]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[26]~112_combout ),
	.datab(\inst4|registers[31][26]~regout ),
	.datac(\inst4|registers[23][26]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~113 .lut_mask = 16'hD8AA;
defparam \inst4|data1[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N29
cycloneii_lcell_ff \inst4|registers[26][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][26]~regout ));

// Location: LCFF_X59_Y29_N23
cycloneii_lcell_ff \inst4|registers[30][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][26]~regout ));

// Location: LCCOMB_X59_Y29_N28
cycloneii_lcell_comb \inst4|data1[26]~108 (
// Equation(s):
// \inst4|data1[26]~108_combout  = (\inst4|data1[26]~107_combout  & (((\inst4|registers[30][26]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[26]~107_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][26]~regout )))

	.dataa(\inst4|data1[26]~107_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][26]~regout ),
	.datad(\inst4|registers[30][26]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~108 .lut_mask = 16'hEA62;
defparam \inst4|data1[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneii_lcell_comb \inst4|data1[26]~111 (
// Equation(s):
// \inst4|data1[26]~111_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[26]~108_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[26]~110_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[26]~110_combout ),
	.datab(\inst4|data1[26]~108_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~111 .lut_mask = 16'hF0CA;
defparam \inst4|data1[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneii_lcell_comb \inst4|data1[26]~114 (
// Equation(s):
// \inst4|data1[26]~114_combout  = (\inst4|data1[26]~111_combout  & (((\inst4|data1[26]~113_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[26]~111_combout  & (\inst4|data1[26]~106_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[26]~106_combout ),
	.datab(\inst4|data1[26]~113_combout ),
	.datac(\inst4|data1[26]~111_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~114 .lut_mask = 16'hCAF0;
defparam \inst4|data1[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneii_lcell_comb \inst4|data1[26]~125 (
// Equation(s):
// \inst4|data1[26]~125_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[26]~114_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[26]~124_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[26]~124_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[26]~114_combout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~125 .lut_mask = 16'hF404;
defparam \inst4|data1[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneii_lcell_comb \inst30|out[25]~6 (
// Equation(s):
// \inst30|out[25]~6_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[25]~146_combout ))

	.dataa(\inst4|data2[25]~146_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[25]~6 .lut_mask = 16'hE2E2;
defparam \inst30|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \inst1|out[24]~13 (
// Equation(s):
// \inst1|out[24]~13_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~44_combout ))) # (!\inst36|Jal~combout  & (!\inst36|MemparaReg~combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst1|out[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[24]~13 .lut_mask = 16'hF505;
defparam \inst1|out[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~167_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 .lut_mask = 16'hF2C2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~167_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneii_lcell_comb \inst1|out[24]~14 (
// Equation(s):
// \inst1|out[24]~14_combout  = (\inst1|out[24]~13_combout  & ((\inst6|Mux7~3_combout ) # ((\inst36|Jal~combout )))) # (!\inst1|out[24]~13_combout  & (((!\inst36|Jal~combout  & \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ))))

	.dataa(\inst6|Mux7~3_combout ),
	.datab(\inst1|out[24]~13_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\inst1|out[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[24]~14 .lut_mask = 16'hCBC8;
defparam \inst1|out[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N23
cycloneii_lcell_ff \inst4|registers[31][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][24]~regout ));

// Location: LCFF_X59_Y21_N29
cycloneii_lcell_ff \inst4|registers[19][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][24]~regout ));

// Location: LCFF_X60_Y21_N13
cycloneii_lcell_ff \inst4|registers[27][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][24]~regout ));

// Location: LCCOMB_X59_Y21_N28
cycloneii_lcell_comb \inst4|data2[24]~154 (
// Equation(s):
// \inst4|data2[24]~154_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][24]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[19][24]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][24]~regout ),
	.datad(\inst4|registers[27][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~154 .lut_mask = 16'hDC98;
defparam \inst4|data2[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneii_lcell_comb \inst4|data2[24]~155 (
// Equation(s):
// \inst4|data2[24]~155_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[24]~154_combout  & ((\inst4|registers[31][24]~regout ))) # (!\inst4|data2[24]~154_combout  & (\inst4|registers[23][24]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[24]~154_combout ))))

	.dataa(\inst4|registers[23][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[31][24]~regout ),
	.datad(\inst4|data2[24]~154_combout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~155 .lut_mask = 16'hF388;
defparam \inst4|data2[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N11
cycloneii_lcell_ff \inst4|registers[29][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][24]~regout ));

// Location: LCFF_X63_Y25_N1
cycloneii_lcell_ff \inst4|registers[21][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[24]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][24]~regout ));

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \inst4|data2[24]~148 (
// Equation(s):
// \inst4|data2[24]~148_combout  = (\inst4|data2[24]~147_combout  & (((\inst4|registers[29][24]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[24]~147_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[21][24]~regout ))))

	.dataa(\inst4|data2[24]~147_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[29][24]~regout ),
	.datad(\inst4|registers[21][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~148 .lut_mask = 16'hE6A2;
defparam \inst4|data2[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneii_lcell_comb \inst4|data2[24]~156 (
// Equation(s):
// \inst4|data2[24]~156_combout  = (\inst4|data2[24]~153_combout  & ((\inst4|data2[24]~155_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[24]~153_combout  & (((\inst4|data2[24]~148_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[24]~153_combout ),
	.datab(\inst4|data2[24]~155_combout ),
	.datac(\inst4|data2[24]~148_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~156 .lut_mask = 16'hD8AA;
defparam \inst4|data2[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N15
cycloneii_lcell_ff \inst4|registers[4][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][24]~regout ));

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \inst4|data2[24]~157 (
// Equation(s):
// \inst4|data2[24]~157_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][24]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][24]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~157 .lut_mask = 16'hCCB8;
defparam \inst4|data2[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N3
cycloneii_lcell_ff \inst4|registers[7][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][24]~regout ));

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \inst4|data2[24]~158 (
// Equation(s):
// \inst4|data2[24]~158_combout  = (\inst4|data2[24]~157_combout  & (((\inst4|registers[7][24]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[24]~157_combout  & (\inst4|registers[6][24]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[6][24]~regout ),
	.datab(\inst4|data2[24]~157_combout ),
	.datac(\inst4|registers[7][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~158 .lut_mask = 16'hE2CC;
defparam \inst4|data2[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N19
cycloneii_lcell_ff \inst4|registers[12][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][24]~regout ));

// Location: LCFF_X60_Y29_N25
cycloneii_lcell_ff \inst4|registers[13][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][24]~regout ));

// Location: LCCOMB_X60_Y29_N18
cycloneii_lcell_comb \inst4|data2[24]~164 (
// Equation(s):
// \inst4|data2[24]~164_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers[13][24]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][24]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][24]~regout ),
	.datad(\inst4|registers[13][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~164 .lut_mask = 16'hBA98;
defparam \inst4|data2[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N25
cycloneii_lcell_ff \inst4|registers[15][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][24]~regout ));

// Location: LCFF_X61_Y27_N25
cycloneii_lcell_ff \inst4|registers[14][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][24]~regout ));

// Location: LCCOMB_X60_Y28_N24
cycloneii_lcell_comb \inst4|data2[24]~165 (
// Equation(s):
// \inst4|data2[24]~165_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[24]~164_combout  & (\inst4|registers[15][24]~regout )) # (!\inst4|data2[24]~164_combout  & ((\inst4|registers[14][24]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[24]~164_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[24]~164_combout ),
	.datac(\inst4|registers[15][24]~regout ),
	.datad(\inst4|registers[14][24]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~165 .lut_mask = 16'hE6C4;
defparam \inst4|data2[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N1
cycloneii_lcell_ff \inst4|registers[9][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][24]~regout ));

// Location: LCFF_X62_Y23_N3
cycloneii_lcell_ff \inst4|registers[11][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][24]~regout ));

// Location: LCCOMB_X62_Y23_N2
cycloneii_lcell_comb \inst4|data2[24]~160 (
// Equation(s):
// \inst4|data2[24]~160_combout  = (\inst4|data2[24]~159_combout  & (((\inst4|registers[11][24]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[24]~159_combout  & (\inst4|registers[9][24]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[24]~159_combout ),
	.datab(\inst4|registers[9][24]~regout ),
	.datac(\inst4|registers[11][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~160 .lut_mask = 16'hE4AA;
defparam \inst4|data2[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N31
cycloneii_lcell_ff \inst4|registers[0][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][24]~regout ));

// Location: LCCOMB_X57_Y22_N30
cycloneii_lcell_comb \inst4|data2[24]~161 (
// Equation(s):
// \inst4|data2[24]~161_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[2][24]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[0][24]~regout )))))

	.dataa(\inst4|registers[2][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[0][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~161 .lut_mask = 16'hEE30;
defparam \inst4|data2[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N13
cycloneii_lcell_ff \inst4|registers[3][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][24]~regout ));

// Location: LCCOMB_X56_Y22_N12
cycloneii_lcell_comb \inst4|data2[24]~162 (
// Equation(s):
// \inst4|data2[24]~162_combout  = (\inst4|data2[24]~161_combout  & (((\inst4|registers[3][24]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[24]~161_combout  & (\inst4|registers[1][24]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[1][24]~regout ),
	.datab(\inst4|data2[24]~161_combout ),
	.datac(\inst4|registers[3][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~162 .lut_mask = 16'hE2CC;
defparam \inst4|data2[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneii_lcell_comb \inst4|data2[24]~163 (
// Equation(s):
// \inst4|data2[24]~163_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[24]~160_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[24]~162_combout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[24]~160_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[24]~162_combout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~163 .lut_mask = 16'hE5E0;
defparam \inst4|data2[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneii_lcell_comb \inst4|data2[24]~166 (
// Equation(s):
// \inst4|data2[24]~166_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[24]~163_combout  & ((\inst4|data2[24]~165_combout ))) # (!\inst4|data2[24]~163_combout  & (\inst4|data2[24]~158_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[24]~163_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[24]~158_combout ),
	.datac(\inst4|data2[24]~165_combout ),
	.datad(\inst4|data2[24]~163_combout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~166 .lut_mask = 16'hF588;
defparam \inst4|data2[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneii_lcell_comb \inst4|data2[24]~167 (
// Equation(s):
// \inst4|data2[24]~167_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[24]~156_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[24]~166_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[24]~156_combout ),
	.datac(\inst4|data2[24]~166_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~167 .lut_mask = 16'hCC50;
defparam \inst4|data2[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneii_lcell_comb \inst30|out[24]~7 (
// Equation(s):
// \inst30|out[24]~7_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[24]~167_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst4|data2[24]~167_combout ),
	.cin(gnd),
	.combout(\inst30|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[24]~7 .lut_mask = 16'hF3C0;
defparam \inst30|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneii_lcell_comb \inst1|out[23]~15 (
// Equation(s):
// \inst1|out[23]~15_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~42_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[23]~8_combout ))

	.dataa(\inst3|out[23]~8_combout ),
	.datab(vcc),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst1|out[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[23]~15 .lut_mask = 16'hFA0A;
defparam \inst1|out[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N29
cycloneii_lcell_ff \inst4|registers[23][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][23]~regout ));

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \inst4|data1[23]~175 (
// Equation(s):
// \inst4|data1[23]~175_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][23]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][23]~regout ))))

	.dataa(\inst4|registers[19][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~175 .lut_mask = 16'hFC22;
defparam \inst4|data1[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N25
cycloneii_lcell_ff \inst4|registers[27][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][23]~regout ));

// Location: LCCOMB_X60_Y21_N24
cycloneii_lcell_comb \inst4|data1[23]~176 (
// Equation(s):
// \inst4|data1[23]~176_combout  = (\inst4|data1[23]~175_combout  & ((\inst4|registers[31][23]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|data1[23]~175_combout  & (((\inst4|registers[27][23]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[31][23]~regout ),
	.datab(\inst4|data1[23]~175_combout ),
	.datac(\inst4|registers[27][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~176 .lut_mask = 16'hB8CC;
defparam \inst4|data1[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N17
cycloneii_lcell_ff \inst4|registers[25][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][23]~regout ));

// Location: LCFF_X60_Y25_N3
cycloneii_lcell_ff \inst4|registers[29][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][23]~regout ));

// Location: LCCOMB_X60_Y25_N16
cycloneii_lcell_comb \inst4|data1[23]~171 (
// Equation(s):
// \inst4|data1[23]~171_combout  = (\inst4|data1[23]~170_combout  & (((\inst4|registers[29][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[23]~170_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[25][23]~regout )))

	.dataa(\inst4|data1[23]~170_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[25][23]~regout ),
	.datad(\inst4|registers[29][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~171 .lut_mask = 16'hEA62;
defparam \inst4|data1[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneii_lcell_comb \inst4|data1[23]~174 (
// Equation(s):
// \inst4|data1[23]~174_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[23]~171_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[23]~173_combout ))))

	.dataa(\inst4|data1[23]~173_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|data1[23]~171_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~174 .lut_mask = 16'hF2C2;
defparam \inst4|data1[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N23
cycloneii_lcell_ff \inst4|registers[22][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[23]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][23]~regout ));

// Location: LCFF_X57_Y29_N25
cycloneii_lcell_ff \inst4|registers[30][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][23]~regout ));

// Location: LCCOMB_X57_Y29_N18
cycloneii_lcell_comb \inst4|data1[23]~169 (
// Equation(s):
// \inst4|data1[23]~169_combout  = (\inst4|data1[23]~168_combout  & (((\inst4|registers[30][23]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[23]~168_combout  & (\inst4|registers[22][23]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[23]~168_combout ),
	.datab(\inst4|registers[22][23]~regout ),
	.datac(\inst4|registers[30][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~169 .lut_mask = 16'hE4AA;
defparam \inst4|data1[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneii_lcell_comb \inst4|data1[23]~177 (
// Equation(s):
// \inst4|data1[23]~177_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[23]~174_combout  & (\inst4|data1[23]~176_combout )) # (!\inst4|data1[23]~174_combout  & ((\inst4|data1[23]~169_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[23]~174_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[23]~176_combout ),
	.datac(\inst4|data1[23]~174_combout ),
	.datad(\inst4|data1[23]~169_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~177 .lut_mask = 16'hDAD0;
defparam \inst4|data1[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N3
cycloneii_lcell_ff \inst4|registers[7][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][23]~regout ));

// Location: LCFF_X53_Y28_N25
cycloneii_lcell_ff \inst4|registers[5][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][23]~regout ));

// Location: LCFF_X54_Y28_N25
cycloneii_lcell_ff \inst4|registers[6][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][23]~regout ));

// Location: LCFF_X54_Y28_N11
cycloneii_lcell_ff \inst4|registers[4][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][23]~regout ));

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \inst4|data1[23]~180 (
// Equation(s):
// \inst4|data1[23]~180_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[6][23]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[4][23]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][23]~regout ),
	.datad(\inst4|registers[4][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~180 .lut_mask = 16'hB9A8;
defparam \inst4|data1[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \inst4|data1[23]~181 (
// Equation(s):
// \inst4|data1[23]~181_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[23]~180_combout  & (\inst4|registers[7][23]~regout )) # (!\inst4|data1[23]~180_combout  & ((\inst4|registers[5][23]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[23]~180_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[7][23]~regout ),
	.datac(\inst4|registers[5][23]~regout ),
	.datad(\inst4|data1[23]~180_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~181 .lut_mask = 16'hDDA0;
defparam \inst4|data1[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneii_lcell_comb \inst4|data1[23]~184 (
// Equation(s):
// \inst4|data1[23]~184_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[23]~181_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[23]~183_combout ))))

	.dataa(\inst4|data1[23]~183_combout ),
	.datab(\inst4|data1[23]~181_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~184 .lut_mask = 16'hFC0A;
defparam \inst4|data1[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N27
cycloneii_lcell_ff \inst4|registers[15][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][23]~regout ));

// Location: LCFF_X52_Y31_N9
cycloneii_lcell_ff \inst4|registers[13][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][23]~regout ));

// Location: LCCOMB_X52_Y31_N8
cycloneii_lcell_comb \inst4|data1[23]~186 (
// Equation(s):
// \inst4|data1[23]~186_combout  = (\inst4|data1[23]~185_combout  & ((\inst4|registers[15][23]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[23]~185_combout  & (((\inst4|registers[13][23]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[23]~185_combout ),
	.datab(\inst4|registers[15][23]~regout ),
	.datac(\inst4|registers[13][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~186 .lut_mask = 16'hD8AA;
defparam \inst4|data1[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N25
cycloneii_lcell_ff \inst4|registers[11][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][23]~regout ));

// Location: LCFF_X61_Y24_N29
cycloneii_lcell_ff \inst4|registers[10][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][23]~regout ));

// Location: LCFF_X60_Y23_N13
cycloneii_lcell_ff \inst4|registers[8][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][23]~regout ));

// Location: LCFF_X61_Y24_N23
cycloneii_lcell_ff \inst4|registers[9][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][23]~regout ));

// Location: LCCOMB_X61_Y24_N22
cycloneii_lcell_comb \inst4|data1[23]~178 (
// Equation(s):
// \inst4|data1[23]~178_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[9][23]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[8][23]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[8][23]~regout ),
	.datac(\inst4|registers[9][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~178 .lut_mask = 16'hFA44;
defparam \inst4|data1[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneii_lcell_comb \inst4|data1[23]~179 (
// Equation(s):
// \inst4|data1[23]~179_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[23]~178_combout  & (\inst4|registers[11][23]~regout )) # (!\inst4|data1[23]~178_combout  & ((\inst4|registers[10][23]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[23]~178_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[11][23]~regout ),
	.datac(\inst4|registers[10][23]~regout ),
	.datad(\inst4|data1[23]~178_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~179 .lut_mask = 16'hDDA0;
defparam \inst4|data1[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneii_lcell_comb \inst4|data1[23]~187 (
// Equation(s):
// \inst4|data1[23]~187_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[23]~184_combout  & (\inst4|data1[23]~186_combout )) # (!\inst4|data1[23]~184_combout  & ((\inst4|data1[23]~179_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[23]~184_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[23]~184_combout ),
	.datac(\inst4|data1[23]~186_combout ),
	.datad(\inst4|data1[23]~179_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~187 .lut_mask = 16'hE6C4;
defparam \inst4|data1[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneii_lcell_comb \inst4|data1[23]~188 (
// Equation(s):
// \inst4|data1[23]~188_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[23]~177_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[23]~187_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[23]~177_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[23]~187_combout ),
	.cin(gnd),
	.combout(\inst4|data1[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~188 .lut_mask = 16'hC5C0;
defparam \inst4|data1[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N15
cycloneii_lcell_ff \inst4|registers[4][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][22]~regout ));

// Location: LCFF_X56_Y27_N21
cycloneii_lcell_ff \inst4|registers[5][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][22]~regout ));

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \inst4|data1[22]~199 (
// Equation(s):
// \inst4|data1[22]~199_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][22]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][22]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][22]~regout ),
	.datac(\inst4|registers[5][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~199 .lut_mask = 16'hFA44;
defparam \inst4|data1[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N13
cycloneii_lcell_ff \inst4|registers[6][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][22]~regout ));

// Location: LCFF_X57_Y26_N31
cycloneii_lcell_ff \inst4|registers[7][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][22]~regout ));

// Location: LCCOMB_X57_Y26_N12
cycloneii_lcell_comb \inst4|data1[22]~200 (
// Equation(s):
// \inst4|data1[22]~200_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[22]~199_combout  & ((\inst4|registers[7][22]~regout ))) # (!\inst4|data1[22]~199_combout  & (\inst4|registers[6][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[22]~199_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[22]~199_combout ),
	.datac(\inst4|registers[6][22]~regout ),
	.datad(\inst4|registers[7][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~200 .lut_mask = 16'hEC64;
defparam \inst4|data1[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N21
cycloneii_lcell_ff \inst4|registers[10][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][22]~regout ));

// Location: LCFF_X63_Y23_N31
cycloneii_lcell_ff \inst4|registers[8][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][22]~regout ));

// Location: LCCOMB_X63_Y23_N20
cycloneii_lcell_comb \inst4|data1[22]~201 (
// Equation(s):
// \inst4|data1[22]~201_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers[10][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[8][22]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[10][22]~regout ),
	.datad(\inst4|registers[8][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~201 .lut_mask = 16'hB9A8;
defparam \inst4|data1[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N17
cycloneii_lcell_ff \inst4|registers[9][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][22]~regout ));

// Location: LCFF_X63_Y24_N19
cycloneii_lcell_ff \inst4|registers[11][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][22]~regout ));

// Location: LCCOMB_X63_Y24_N16
cycloneii_lcell_comb \inst4|data1[22]~202 (
// Equation(s):
// \inst4|data1[22]~202_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[22]~201_combout  & ((\inst4|registers[11][22]~regout ))) # (!\inst4|data1[22]~201_combout  & (\inst4|registers[9][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[22]~201_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[22]~201_combout ),
	.datac(\inst4|registers[9][22]~regout ),
	.datad(\inst4|registers[11][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~202 .lut_mask = 16'hEC64;
defparam \inst4|data1[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneii_lcell_comb \inst4|data1[22]~205 (
// Equation(s):
// \inst4|data1[22]~205_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[22]~202_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[22]~204_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[22]~204_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[22]~202_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~205 .lut_mask = 16'hCCE2;
defparam \inst4|data1[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneii_lcell_comb \inst4|data1[22]~208 (
// Equation(s):
// \inst4|data1[22]~208_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[22]~205_combout  & (\inst4|data1[22]~207_combout )) # (!\inst4|data1[22]~205_combout  & ((\inst4|data1[22]~200_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[22]~205_combout ))))

	.dataa(\inst4|data1[22]~207_combout ),
	.datab(\inst4|data1[22]~200_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[22]~205_combout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~208 .lut_mask = 16'hAFC0;
defparam \inst4|data1[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N21
cycloneii_lcell_ff \inst4|registers[27][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][22]~regout ));

// Location: LCCOMB_X60_Y21_N20
cycloneii_lcell_comb \inst4|data1[22]~196 (
// Equation(s):
// \inst4|data1[22]~196_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][22]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][22]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~196 .lut_mask = 16'hCCE2;
defparam \inst4|data1[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N9
cycloneii_lcell_ff \inst4|registers[23][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][22]~regout ));

// Location: LCCOMB_X59_Y21_N8
cycloneii_lcell_comb \inst4|data1[22]~197 (
// Equation(s):
// \inst4|data1[22]~197_combout  = (\inst4|data1[22]~196_combout  & ((\inst4|registers[31][22]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[22]~196_combout  & (((\inst4|registers[23][22]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][22]~regout ),
	.datab(\inst4|data1[22]~196_combout ),
	.datac(\inst4|registers[23][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~197 .lut_mask = 16'hB8CC;
defparam \inst4|data1[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N21
cycloneii_lcell_ff \inst4|registers[26][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][22]~regout ));

// Location: LCFF_X59_Y29_N31
cycloneii_lcell_ff \inst4|registers[30][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][22]~regout ));

// Location: LCCOMB_X59_Y29_N20
cycloneii_lcell_comb \inst4|data1[22]~192 (
// Equation(s):
// \inst4|data1[22]~192_combout  = (\inst4|data1[22]~191_combout  & (((\inst4|registers[30][22]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[22]~191_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][22]~regout )))

	.dataa(\inst4|data1[22]~191_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][22]~regout ),
	.datad(\inst4|registers[30][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~192 .lut_mask = 16'hEA62;
defparam \inst4|data1[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneii_lcell_comb \inst4|data1[22]~195 (
// Equation(s):
// \inst4|data1[22]~195_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[22]~192_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[22]~194_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[22]~194_combout ),
	.datab(\inst4|data1[22]~192_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~195 .lut_mask = 16'hF0CA;
defparam \inst4|data1[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N11
cycloneii_lcell_ff \inst4|registers[29][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][22]~regout ));

// Location: LCFF_X63_Y29_N17
cycloneii_lcell_ff \inst4|registers[21][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[22]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][22]~regout ));

// Location: LCCOMB_X63_Y29_N28
cycloneii_lcell_comb \inst4|data1[22]~190 (
// Equation(s):
// \inst4|data1[22]~190_combout  = (\inst4|data1[22]~189_combout  & ((\inst4|registers[29][22]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[22]~189_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers[21][22]~regout ))))

	.dataa(\inst4|data1[22]~189_combout ),
	.datab(\inst4|registers[29][22]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers[21][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~190 .lut_mask = 16'hDA8A;
defparam \inst4|data1[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneii_lcell_comb \inst4|data1[22]~198 (
// Equation(s):
// \inst4|data1[22]~198_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[22]~195_combout  & (\inst4|data1[22]~197_combout )) # (!\inst4|data1[22]~195_combout  & ((\inst4|data1[22]~190_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[22]~195_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[22]~197_combout ),
	.datac(\inst4|data1[22]~195_combout ),
	.datad(\inst4|data1[22]~190_combout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~198 .lut_mask = 16'hDAD0;
defparam \inst4|data1[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneii_lcell_comb \inst4|data1[22]~209 (
// Equation(s):
// \inst4|data1[22]~209_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[22]~198_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[22]~208_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|data1[22]~208_combout ),
	.datad(\inst4|data1[22]~198_combout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~209 .lut_mask = 16'hBA10;
defparam \inst4|data1[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N19
cycloneii_lcell_ff \inst4|registers[13][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][21]~regout ));

// Location: LCFF_X58_Y30_N19
cycloneii_lcell_ff \inst4|registers[14][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][21]~regout ));

// Location: LCFF_X60_Y29_N1
cycloneii_lcell_ff \inst4|registers[12][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][21]~regout ));

// Location: LCCOMB_X60_Y29_N0
cycloneii_lcell_comb \inst4|data2[21]~227 (
// Equation(s):
// \inst4|data2[21]~227_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[14][21]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[12][21]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[14][21]~regout ),
	.datac(\inst4|registers[12][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~227 .lut_mask = 16'hEE50;
defparam \inst4|data2[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneii_lcell_comb \inst4|data2[21]~228 (
// Equation(s):
// \inst4|data2[21]~228_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[21]~227_combout  & (\inst4|registers[15][21]~regout )) # (!\inst4|data2[21]~227_combout  & ((\inst4|registers[13][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[21]~227_combout ))))

	.dataa(\inst4|registers[15][21]~regout ),
	.datab(\inst4|registers[13][21]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[21]~227_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~228 .lut_mask = 16'hAFC0;
defparam \inst4|data2[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N17
cycloneii_lcell_ff \inst4|registers[2][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][21]~regout ));

// Location: LCFF_X56_Y22_N27
cycloneii_lcell_ff \inst4|registers[3][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][21]~regout ));

// Location: LCFF_X56_Y22_N23
cycloneii_lcell_ff \inst4|registers[1][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][21]~regout ));

// Location: LCCOMB_X56_Y22_N22
cycloneii_lcell_comb \inst4|data2[21]~224 (
// Equation(s):
// \inst4|data2[21]~224_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[1][21]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][21]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[0][21]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[1][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~224 .lut_mask = 16'hCCE2;
defparam \inst4|data2[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneii_lcell_comb \inst4|data2[21]~225 (
// Equation(s):
// \inst4|data2[21]~225_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[21]~224_combout  & ((\inst4|registers[3][21]~regout ))) # (!\inst4|data2[21]~224_combout  & (\inst4|registers[2][21]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[21]~224_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][21]~regout ),
	.datac(\inst4|registers[3][21]~regout ),
	.datad(\inst4|data2[21]~224_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~225 .lut_mask = 16'hF588;
defparam \inst4|data2[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneii_lcell_comb \inst4|data2[21]~226 (
// Equation(s):
// \inst4|data2[21]~226_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[21]~223_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[21]~225_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[21]~223_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|data2[21]~225_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~226 .lut_mask = 16'hCCB8;
defparam \inst4|data2[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneii_lcell_comb \inst4|data2[21]~229 (
// Equation(s):
// \inst4|data2[21]~229_combout  = (\inst4|data2[21]~226_combout  & (((\inst4|data2[21]~228_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[21]~226_combout  & (\inst4|data2[21]~221_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[21]~221_combout ),
	.datab(\inst4|data2[21]~228_combout ),
	.datac(\inst4|data2[21]~226_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~229 .lut_mask = 16'hCAF0;
defparam \inst4|data2[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N9
cycloneii_lcell_ff \inst4|registers[26][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][21]~regout ));

// Location: LCFF_X54_Y29_N1
cycloneii_lcell_ff \inst4|registers[18][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][21]~regout ));

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \inst4|data2[21]~210 (
// Equation(s):
// \inst4|data2[21]~210_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[26][21]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[18][21]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[26][21]~regout ),
	.datac(\inst4|registers[18][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~210 .lut_mask = 16'hEE50;
defparam \inst4|data2[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N29
cycloneii_lcell_ff \inst4|registers[22][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][21]~regout ));

// Location: LCCOMB_X51_Y30_N22
cycloneii_lcell_comb \inst4|data2[21]~211 (
// Equation(s):
// \inst4|data2[21]~211_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[21]~210_combout  & (\inst4|registers[30][21]~regout )) # (!\inst4|data2[21]~210_combout  & ((\inst4|registers[22][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[21]~210_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[21]~210_combout ),
	.datac(\inst4|registers[30][21]~regout ),
	.datad(\inst4|registers[22][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~211 .lut_mask = 16'hE6C4;
defparam \inst4|data2[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N9
cycloneii_lcell_ff \inst4|registers[27][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][21]~regout ));

// Location: LCFF_X60_Y21_N19
cycloneii_lcell_ff \inst4|registers[31][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][21]~regout ));

// Location: LCCOMB_X60_Y21_N18
cycloneii_lcell_comb \inst4|data2[21]~218 (
// Equation(s):
// \inst4|data2[21]~218_combout  = (\inst4|data2[21]~217_combout  & (((\inst4|registers[31][21]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[21]~217_combout  & (\inst4|registers[27][21]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[21]~217_combout ),
	.datab(\inst4|registers[27][21]~regout ),
	.datac(\inst4|registers[31][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~218 .lut_mask = 16'hE4AA;
defparam \inst4|data2[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneii_lcell_comb \inst4|data2[21]~219 (
// Equation(s):
// \inst4|data2[21]~219_combout  = (\inst4|data2[21]~216_combout  & (((\inst4|data2[21]~218_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[21]~216_combout  & (\inst4|data2[21]~211_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[21]~216_combout ),
	.datab(\inst4|data2[21]~211_combout ),
	.datac(\inst4|data2[21]~218_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~219 .lut_mask = 16'hE4AA;
defparam \inst4|data2[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneii_lcell_comb \inst4|data2[21]~230 (
// Equation(s):
// \inst4|data2[21]~230_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[21]~219_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[21]~229_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|data2[21]~229_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|data2[21]~219_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~230 .lut_mask = 16'hAE04;
defparam \inst4|data2[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~230_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 .lut_mask = 16'hFA0C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~230_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneii_lcell_comb \inst30|out[21]~10 (
// Equation(s):
// \inst30|out[21]~10_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[21]~230_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst4|data2[21]~230_combout ),
	.cin(gnd),
	.combout(\inst30|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[21]~10 .lut_mask = 16'hAFA0;
defparam \inst30|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneii_lcell_comb \inst6|Mux10~3 (
// Equation(s):
// \inst6|Mux10~3_combout  = (\inst6|Mux10~2_combout  & (((\inst4|data1[21]~230_combout  & \inst30|out[21]~10_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux10~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[21]~230_combout ) # 
// (\inst30|out[21]~10_combout ))))

	.dataa(\inst6|Mux10~2_combout ),
	.datab(\inst4|data1[21]~230_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[21]~10_combout ),
	.cin(gnd),
	.combout(\inst6|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneii_lcell_comb \inst3|out[21]~10 (
// Equation(s):
// \inst3|out[21]~10_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux10~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux10~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[21]~10 .lut_mask = 16'hCFC0;
defparam \inst3|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneii_lcell_comb \inst1|out[21]~17 (
// Equation(s):
// \inst1|out[21]~17_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~38_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[21]~10_combout ))

	.dataa(vcc),
	.datab(\inst36|Jal~combout ),
	.datac(\inst3|out[21]~10_combout ),
	.datad(\inst12|inst|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst1|out[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[21]~17 .lut_mask = 16'hFC30;
defparam \inst1|out[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N23
cycloneii_lcell_ff \inst4|registers[30][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][21]~regout ));

// Location: LCCOMB_X57_Y29_N28
cycloneii_lcell_comb \inst4|data1[21]~211 (
// Equation(s):
// \inst4|data1[21]~211_combout  = (\inst4|data1[21]~210_combout  & ((\inst4|registers[30][21]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[21]~210_combout  & (((\inst4|registers[22][21]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[21]~210_combout ),
	.datab(\inst4|registers[30][21]~regout ),
	.datac(\inst4|registers[22][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~211 .lut_mask = 16'hD8AA;
defparam \inst4|data1[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N25
cycloneii_lcell_ff \inst4|registers[21][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][21]~regout ));

// Location: LCFF_X50_Y27_N19
cycloneii_lcell_ff \inst4|registers[17][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][21]~regout ));

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \inst4|data1[21]~212 (
// Equation(s):
// \inst4|data1[21]~212_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[21][21]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[17][21]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[21][21]~regout ),
	.datac(\inst4|registers[17][21]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~212 .lut_mask = 16'hAAD8;
defparam \inst4|data1[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N25
cycloneii_lcell_ff \inst4|registers[29][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][21]~regout ));

// Location: LCFF_X58_Y27_N31
cycloneii_lcell_ff \inst4|registers[25][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][21]~regout ));

// Location: LCCOMB_X58_Y27_N24
cycloneii_lcell_comb \inst4|data1[21]~213 (
// Equation(s):
// \inst4|data1[21]~213_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[21]~212_combout  & (\inst4|registers[29][21]~regout )) # (!\inst4|data1[21]~212_combout  & ((\inst4|registers[25][21]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[21]~212_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[21]~212_combout ),
	.datac(\inst4|registers[29][21]~regout ),
	.datad(\inst4|registers[25][21]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~213 .lut_mask = 16'hE6C4;
defparam \inst4|data1[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneii_lcell_comb \inst4|data1[21]~216 (
// Equation(s):
// \inst4|data1[21]~216_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[21]~213_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[21]~215_combout ))))

	.dataa(\inst4|data1[21]~215_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[21]~213_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~216 .lut_mask = 16'hFC22;
defparam \inst4|data1[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneii_lcell_comb \inst4|data1[21]~219 (
// Equation(s):
// \inst4|data1[21]~219_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[21]~216_combout  & (\inst4|data1[21]~218_combout )) # (!\inst4|data1[21]~216_combout  & ((\inst4|data1[21]~211_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[21]~216_combout ))))

	.dataa(\inst4|data1[21]~218_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[21]~211_combout ),
	.datad(\inst4|data1[21]~216_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~219 .lut_mask = 16'hBBC0;
defparam \inst4|data1[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneii_lcell_comb \inst4|data1[21]~230 (
// Equation(s):
// \inst4|data1[21]~230_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[21]~219_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[21]~229_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst4|data1[21]~229_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[21]~219_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~230 .lut_mask = 16'hF202;
defparam \inst4|data1[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N29
cycloneii_lcell_ff \inst4|registers[24][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][20]~regout ));

// Location: LCFF_X61_Y26_N31
cycloneii_lcell_ff \inst4|registers[28][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][20]~regout ));

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \inst4|data2[20]~236 (
// Equation(s):
// \inst4|data2[20]~236_combout  = (\inst4|data2[20]~235_combout  & (((\inst4|registers[28][20]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[20]~235_combout  & (\inst4|registers[24][20]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[20]~235_combout ),
	.datab(\inst4|registers[24][20]~regout ),
	.datac(\inst4|registers[28][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~236 .lut_mask = 16'hE4AA;
defparam \inst4|data2[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneii_lcell_comb \inst4|data2[20]~237 (
// Equation(s):
// \inst4|data2[20]~237_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[20]~234_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[20]~236_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[20]~234_combout ),
	.datab(\inst4|data2[20]~236_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~237 .lut_mask = 16'hF0AC;
defparam \inst4|data2[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N27
cycloneii_lcell_ff \inst4|registers[29][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][20]~regout ));

// Location: LCFF_X63_Y27_N3
cycloneii_lcell_ff \inst4|registers[25][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][20]~regout ));

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \inst4|registers[17][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][20]~regout ));

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \inst4|data2[20]~231 (
// Equation(s):
// \inst4|data2[20]~231_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][20]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][20]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][20]~regout ),
	.datac(\inst4|registers[17][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~231 .lut_mask = 16'hAAD8;
defparam \inst4|data2[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneii_lcell_comb \inst4|data2[20]~232 (
// Equation(s):
// \inst4|data2[20]~232_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[20]~231_combout  & ((\inst4|registers[29][20]~regout ))) # (!\inst4|data2[20]~231_combout  & (\inst4|registers[21][20]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[20]~231_combout ))))

	.dataa(\inst4|registers[21][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[29][20]~regout ),
	.datad(\inst4|data2[20]~231_combout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~232 .lut_mask = 16'hF388;
defparam \inst4|data2[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneii_lcell_comb \inst4|data2[20]~240 (
// Equation(s):
// \inst4|data2[20]~240_combout  = (\inst4|data2[20]~237_combout  & ((\inst4|data2[20]~239_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[20]~237_combout  & (((\inst4|data2[20]~232_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[20]~239_combout ),
	.datab(\inst4|data2[20]~237_combout ),
	.datac(\inst4|data2[20]~232_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~240 .lut_mask = 16'hB8CC;
defparam \inst4|data2[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneii_lcell_comb \inst4|data2[20]~251 (
// Equation(s):
// \inst4|data2[20]~251_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[20]~240_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[20]~250_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|data2[20]~250_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\inst4|data2[20]~240_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~251 .lut_mask = 16'hF022;
defparam \inst4|data2[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneii_lcell_comb \inst30|out[20]~11 (
// Equation(s):
// \inst30|out[20]~11_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[20]~251_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[20]~251_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[20]~11 .lut_mask = 16'hFC0C;
defparam \inst30|out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \inst1|out[19]~19 (
// Equation(s):
// \inst1|out[19]~19_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~34_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[19]~12_combout ))

	.dataa(\inst3|out[19]~12_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst1|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[19]~19 .lut_mask = 16'hEE22;
defparam \inst1|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N9
cycloneii_lcell_ff \inst4|registers[31][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][19]~regout ));

// Location: LCFF_X54_Y25_N23
cycloneii_lcell_ff \inst4|registers[27][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][19]~regout ));

// Location: LCFF_X56_Y23_N1
cycloneii_lcell_ff \inst4|registers[23][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][19]~regout ));

// Location: LCCOMB_X56_Y23_N0
cycloneii_lcell_comb \inst4|data1[19]~259 (
// Equation(s):
// \inst4|data1[19]~259_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][19]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][19]~regout ))))

	.dataa(\inst4|registers[19][19]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~259 .lut_mask = 16'hFC22;
defparam \inst4|data1[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \inst4|data1[19]~260 (
// Equation(s):
// \inst4|data1[19]~260_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[19]~259_combout  & (\inst4|registers[31][19]~regout )) # (!\inst4|data1[19]~259_combout  & ((\inst4|registers[27][19]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[19]~259_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[31][19]~regout ),
	.datac(\inst4|registers[27][19]~regout ),
	.datad(\inst4|data1[19]~259_combout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~260 .lut_mask = 16'hDDA0;
defparam \inst4|data1[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N27
cycloneii_lcell_ff \inst4|registers[26][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][19]~regout ));

// Location: LCFF_X54_Y29_N7
cycloneii_lcell_ff \inst4|registers[18][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][19]~regout ));

// Location: LCCOMB_X54_Y30_N26
cycloneii_lcell_comb \inst4|data1[19]~252 (
// Equation(s):
// \inst4|data1[19]~252_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[18][19]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][19]~regout ),
	.datad(\inst4|registers[18][19]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~252 .lut_mask = 16'hD9C8;
defparam \inst4|data1[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y29_N1
cycloneii_lcell_ff \inst4|registers[22][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][19]~regout ));

// Location: LCCOMB_X56_Y29_N0
cycloneii_lcell_comb \inst4|data1[19]~253 (
// Equation(s):
// \inst4|data1[19]~253_combout  = (\inst4|data1[19]~252_combout  & ((\inst4|registers[30][19]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[19]~252_combout  & (((\inst4|registers[22][19]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[30][19]~regout ),
	.datab(\inst4|data1[19]~252_combout ),
	.datac(\inst4|registers[22][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~253 .lut_mask = 16'hB8CC;
defparam \inst4|data1[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneii_lcell_comb \inst4|data1[19]~261 (
// Equation(s):
// \inst4|data1[19]~261_combout  = (\inst4|data1[19]~258_combout  & (((\inst4|data1[19]~260_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|data1[19]~258_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[19]~253_combout ))))

	.dataa(\inst4|data1[19]~258_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[19]~260_combout ),
	.datad(\inst4|data1[19]~253_combout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~261 .lut_mask = 16'hE6A2;
defparam \inst4|data1[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneii_lcell_comb \inst4|data1[19]~272 (
// Equation(s):
// \inst4|data1[19]~272_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[19]~261_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[19]~271_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[19]~271_combout ),
	.datab(\inst4|data1[19]~261_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~272 .lut_mask = 16'hC0CA;
defparam \inst4|data1[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneii_lcell_comb \inst30|out[18]~13 (
// Equation(s):
// \inst30|out[18]~13_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[18]~293_combout ))

	.dataa(\inst4|data2[18]~293_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[18]~13 .lut_mask = 16'hEE22;
defparam \inst30|out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y22_N27
cycloneii_lcell_ff \inst4|registers[9][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][17]~regout ));

// Location: LCFF_X63_Y22_N5
cycloneii_lcell_ff \inst4|registers[8][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][17]~regout ));

// Location: LCCOMB_X63_Y22_N4
cycloneii_lcell_comb \inst4|data2[17]~304 (
// Equation(s):
// \inst4|data2[17]~304_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][17]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][17]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][17]~regout ),
	.datac(\inst4|registers[8][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~304 .lut_mask = 16'hEE50;
defparam \inst4|data2[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N17
cycloneii_lcell_ff \inst4|registers[11][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][17]~regout ));

// Location: LCFF_X60_Y24_N23
cycloneii_lcell_ff \inst4|registers[10][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][17]~regout ));

// Location: LCCOMB_X60_Y24_N16
cycloneii_lcell_comb \inst4|data2[17]~305 (
// Equation(s):
// \inst4|data2[17]~305_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[17]~304_combout  & (\inst4|registers[11][17]~regout )) # (!\inst4|data2[17]~304_combout  & ((\inst4|registers[10][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[17]~304_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[17]~304_combout ),
	.datac(\inst4|registers[11][17]~regout ),
	.datad(\inst4|registers[10][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~305 .lut_mask = 16'hE6C4;
defparam \inst4|data2[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N9
cycloneii_lcell_ff \inst4|registers[15][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[17]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][17]~regout ));

// Location: LCFF_X52_Y28_N23
cycloneii_lcell_ff \inst4|registers[13][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][17]~regout ));

// Location: LCFF_X52_Y30_N7
cycloneii_lcell_ff \inst4|registers[12][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][17]~regout ));

// Location: LCFF_X52_Y30_N13
cycloneii_lcell_ff \inst4|registers[14][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][17]~regout ));

// Location: LCCOMB_X52_Y30_N6
cycloneii_lcell_comb \inst4|data2[17]~311 (
// Equation(s):
// \inst4|data2[17]~311_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[14][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[12][17]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][17]~regout ),
	.datad(\inst4|registers[14][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~311 .lut_mask = 16'hBA98;
defparam \inst4|data2[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneii_lcell_comb \inst4|data2[17]~312 (
// Equation(s):
// \inst4|data2[17]~312_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[17]~311_combout  & (\inst4|registers[15][17]~regout )) # (!\inst4|data2[17]~311_combout  & ((\inst4|registers[13][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[17]~311_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[15][17]~regout ),
	.datac(\inst4|registers[13][17]~regout ),
	.datad(\inst4|data2[17]~311_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~312 .lut_mask = 16'hDDA0;
defparam \inst4|data2[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneii_lcell_comb \inst4|data2[17]~313 (
// Equation(s):
// \inst4|data2[17]~313_combout  = (\inst4|data2[17]~310_combout  & (((\inst4|data2[17]~312_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[17]~310_combout  & (\inst4|data2[17]~305_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[17]~310_combout ),
	.datab(\inst4|data2[17]~305_combout ),
	.datac(\inst4|data2[17]~312_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~313 .lut_mask = 16'hE4AA;
defparam \inst4|data2[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N31
cycloneii_lcell_ff \inst4|registers[27][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][17]~regout ));

// Location: LCFF_X51_Y25_N9
cycloneii_lcell_ff \inst4|registers[31][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][17]~regout ));

// Location: LCCOMB_X51_Y25_N8
cycloneii_lcell_comb \inst4|data2[17]~302 (
// Equation(s):
// \inst4|data2[17]~302_combout  = (\inst4|data2[17]~301_combout  & (((\inst4|registers[31][17]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[17]~301_combout  & (\inst4|registers[27][17]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[17]~301_combout ),
	.datab(\inst4|registers[27][17]~regout ),
	.datac(\inst4|registers[31][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~302 .lut_mask = 16'hE4AA;
defparam \inst4|data2[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \inst4|registers[20][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][17]~regout ));

// Location: LCFF_X62_Y27_N23
cycloneii_lcell_ff \inst4|registers[28][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][17]~regout ));

// Location: LCFF_X63_Y28_N27
cycloneii_lcell_ff \inst4|registers[24][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][17]~regout ));

// Location: LCFF_X63_Y28_N5
cycloneii_lcell_ff \inst4|registers[16][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][17]~regout ));

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \inst4|data2[17]~298 (
// Equation(s):
// \inst4|data2[17]~298_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][17]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][17]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][17]~regout ),
	.datac(\inst4|registers[16][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~298 .lut_mask = 16'hAAD8;
defparam \inst4|data2[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \inst4|data2[17]~299 (
// Equation(s):
// \inst4|data2[17]~299_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[17]~298_combout  & ((\inst4|registers[28][17]~regout ))) # (!\inst4|data2[17]~298_combout  & (\inst4|registers[20][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[17]~298_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][17]~regout ),
	.datac(\inst4|registers[28][17]~regout ),
	.datad(\inst4|data2[17]~298_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~299 .lut_mask = 16'hF588;
defparam \inst4|data2[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \inst4|data2[17]~300 (
// Equation(s):
// \inst4|data2[17]~300_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[17]~297_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[17]~299_combout )))))

	.dataa(\inst4|data2[17]~297_combout ),
	.datab(\inst4|data2[17]~299_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~300 .lut_mask = 16'hFA0C;
defparam \inst4|data2[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \inst4|data2[17]~303 (
// Equation(s):
// \inst4|data2[17]~303_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[17]~300_combout  & ((\inst4|data2[17]~302_combout ))) # (!\inst4|data2[17]~300_combout  & (\inst4|data2[17]~295_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[17]~300_combout ))))

	.dataa(\inst4|data2[17]~295_combout ),
	.datab(\inst4|data2[17]~302_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[17]~300_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~303 .lut_mask = 16'hCFA0;
defparam \inst4|data2[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \inst4|data2[17]~314 (
// Equation(s):
// \inst4|data2[17]~314_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[17]~303_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|data2[17]~313_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[17]~313_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[17]~303_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~314 .lut_mask = 16'hF404;
defparam \inst4|data2[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y42
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~314_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~314_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 .lut_mask = 16'hD8AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneii_lcell_comb \inst30|out[17]~14 (
// Equation(s):
// \inst30|out[17]~14_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[17]~314_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[17]~314_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[17]~14 .lut_mask = 16'hB8B8;
defparam \inst30|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneii_lcell_comb \inst6|Mux14~3 (
// Equation(s):
// \inst6|Mux14~3_combout  = (\inst6|Mux14~2_combout  & (((\inst4|data1[17]~314_combout  & \inst30|out[17]~14_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux14~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[17]~314_combout ) # 
// (\inst30|out[17]~14_combout ))))

	.dataa(\inst6|Mux14~2_combout ),
	.datab(\inst4|data1[17]~314_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[17]~14_combout ),
	.cin(gnd),
	.combout(\inst6|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
cycloneii_lcell_comb \inst3|out[17]~14 (
// Equation(s):
// \inst3|out[17]~14_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux14~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux14~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[17]~14 .lut_mask = 16'hCFC0;
defparam \inst3|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneii_lcell_comb \inst1|out[17]~21 (
// Equation(s):
// \inst1|out[17]~21_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~30_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[17]~14_combout ))

	.dataa(vcc),
	.datab(\inst3|out[17]~14_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst1|out[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[17]~21 .lut_mask = 16'hFC0C;
defparam \inst1|out[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N23
cycloneii_lcell_ff \inst4|registers[21][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][17]~regout ));

// Location: LCFF_X51_Y23_N17
cycloneii_lcell_ff \inst4|registers[17][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][17]~regout ));

// Location: LCCOMB_X51_Y23_N22
cycloneii_lcell_comb \inst4|data1[17]~296 (
// Equation(s):
// \inst4|data1[17]~296_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[21][17]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][17]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][17]~regout ),
	.datad(\inst4|registers[17][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~296 .lut_mask = 16'hD9C8;
defparam \inst4|data1[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \inst4|registers[25][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][17]~regout ));

// Location: LCFF_X51_Y27_N31
cycloneii_lcell_ff \inst4|registers[29][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][17]~regout ));

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \inst4|data1[17]~297 (
// Equation(s):
// \inst4|data1[17]~297_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[17]~296_combout  & ((\inst4|registers[29][17]~regout ))) # (!\inst4|data1[17]~296_combout  & (\inst4|registers[25][17]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[17]~296_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[17]~296_combout ),
	.datac(\inst4|registers[25][17]~regout ),
	.datad(\inst4|registers[29][17]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~297 .lut_mask = 16'hEC64;
defparam \inst4|data1[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \inst4|data1[17]~299 (
// Equation(s):
// \inst4|data1[17]~299_combout  = (\inst4|data1[17]~298_combout  & ((\inst4|registers[28][17]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[17]~298_combout  & (((\inst4|registers[20][17]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[17]~298_combout ),
	.datab(\inst4|registers[28][17]~regout ),
	.datac(\inst4|registers[20][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~299 .lut_mask = 16'hD8AA;
defparam \inst4|data1[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneii_lcell_comb \inst4|data1[17]~300 (
// Equation(s):
// \inst4|data1[17]~300_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[17]~297_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[17]~299_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[17]~297_combout ),
	.datac(\inst4|data1[17]~299_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~300 .lut_mask = 16'hAAD8;
defparam \inst4|data1[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N3
cycloneii_lcell_ff \inst4|registers[19][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][17]~regout ));

// Location: LCFF_X53_Y25_N25
cycloneii_lcell_ff \inst4|registers[23][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][17]~regout ));

// Location: LCCOMB_X53_Y25_N24
cycloneii_lcell_comb \inst4|data1[17]~301 (
// Equation(s):
// \inst4|data1[17]~301_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][17]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][17]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[19][17]~regout ),
	.datac(\inst4|registers[23][17]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~301 .lut_mask = 16'hFA44;
defparam \inst4|data1[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneii_lcell_comb \inst4|data1[17]~302 (
// Equation(s):
// \inst4|data1[17]~302_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[17]~301_combout  & (\inst4|registers[31][17]~regout )) # (!\inst4|data1[17]~301_combout  & ((\inst4|registers[27][17]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[17]~301_combout ))))

	.dataa(\inst4|registers[31][17]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][17]~regout ),
	.datad(\inst4|data1[17]~301_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~302 .lut_mask = 16'hBBC0;
defparam \inst4|data1[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneii_lcell_comb \inst4|data1[17]~303 (
// Equation(s):
// \inst4|data1[17]~303_combout  = (\inst4|data1[17]~300_combout  & (((\inst4|data1[17]~302_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[17]~300_combout  & (\inst4|data1[17]~295_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[17]~295_combout ),
	.datab(\inst4|data1[17]~300_combout ),
	.datac(\inst4|data1[17]~302_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~303 .lut_mask = 16'hE2CC;
defparam \inst4|data1[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneii_lcell_comb \inst4|data1[17]~314 (
// Equation(s):
// \inst4|data1[17]~314_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[17]~303_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[17]~313_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[17]~313_combout ),
	.datab(\inst4|data1[17]~303_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~314 .lut_mask = 16'hC0CA;
defparam \inst4|data1[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneii_lcell_comb \inst6|Mux15~4 (
// Equation(s):
// \inst6|Mux15~4_combout  = (\inst6|Add0~32_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~32_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneii_lcell_comb \inst6|Add1~30 (
// Equation(s):
// \inst6|Add1~30_combout  = (\inst4|data1[15]~356_combout  & ((\inst30|out[15]~16_combout  & (!\inst6|Add1~29 )) # (!\inst30|out[15]~16_combout  & (\inst6|Add1~29  & VCC)))) # (!\inst4|data1[15]~356_combout  & ((\inst30|out[15]~16_combout  & 
// ((\inst6|Add1~29 ) # (GND))) # (!\inst30|out[15]~16_combout  & (!\inst6|Add1~29 ))))
// \inst6|Add1~31  = CARRY((\inst4|data1[15]~356_combout  & (\inst30|out[15]~16_combout  & !\inst6|Add1~29 )) # (!\inst4|data1[15]~356_combout  & ((\inst30|out[15]~16_combout ) # (!\inst6|Add1~29 ))))

	.dataa(\inst4|data1[15]~356_combout ),
	.datab(\inst30|out[15]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~29 ),
	.combout(\inst6|Add1~30_combout ),
	.cout(\inst6|Add1~31 ));
// synopsys translate_off
defparam \inst6|Add1~30 .lut_mask = 16'h694D;
defparam \inst6|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneii_lcell_comb \inst6|Add1~32 (
// Equation(s):
// \inst6|Add1~32_combout  = ((\inst30|out[16]~15_combout  $ (\inst4|data1[16]~335_combout  $ (\inst6|Add1~31 )))) # (GND)
// \inst6|Add1~33  = CARRY((\inst30|out[16]~15_combout  & (\inst4|data1[16]~335_combout  & !\inst6|Add1~31 )) # (!\inst30|out[16]~15_combout  & ((\inst4|data1[16]~335_combout ) # (!\inst6|Add1~31 ))))

	.dataa(\inst30|out[16]~15_combout ),
	.datab(\inst4|data1[16]~335_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~31 ),
	.combout(\inst6|Add1~32_combout ),
	.cout(\inst6|Add1~33 ));
// synopsys translate_off
defparam \inst6|Add1~32 .lut_mask = 16'h964D;
defparam \inst6|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneii_lcell_comb \inst6|Mux15~2 (
// Equation(s):
// \inst6|Mux15~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Mux17~3_combout  & ((\inst6|Add1~32_combout )))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux15~4_combout )) # (!\inst6|Mux17~3_combout )))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux17~3_combout ),
	.datac(\inst6|Mux15~4_combout ),
	.datad(\inst6|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst6|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~2 .lut_mask = 16'hD951;
defparam \inst6|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N23
cycloneii_lcell_ff \inst4|registers[4][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][16]~regout ));

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \inst4|data2[16]~325 (
// Equation(s):
// \inst4|data2[16]~325_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[5][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[4][16]~regout )))))

	.dataa(\inst4|registers[5][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~325 .lut_mask = 16'hEE30;
defparam \inst4|data2[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneii_lcell_comb \inst4|data2[16]~326 (
// Equation(s):
// \inst4|data2[16]~326_combout  = (\inst4|data2[16]~325_combout  & (((\inst4|registers[7][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[16]~325_combout  & (\inst4|registers[6][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[6][16]~regout ),
	.datab(\inst4|data2[16]~325_combout ),
	.datac(\inst4|registers[7][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~326 .lut_mask = 16'hE2CC;
defparam \inst4|data2[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N27
cycloneii_lcell_ff \inst4|registers[12][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][16]~regout ));

// Location: LCCOMB_X57_Y30_N26
cycloneii_lcell_comb \inst4|data2[16]~332 (
// Equation(s):
// \inst4|data2[16]~332_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[13][16]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[12][16]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[13][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~332 .lut_mask = 16'hCCB8;
defparam \inst4|data2[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N31
cycloneii_lcell_ff \inst4|registers[15][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[16]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][16]~regout ));

// Location: LCCOMB_X58_Y30_N12
cycloneii_lcell_comb \inst4|data2[16]~333 (
// Equation(s):
// \inst4|data2[16]~333_combout  = (\inst4|data2[16]~332_combout  & (((\inst4|registers[15][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[16]~332_combout  & (\inst4|registers[14][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[14][16]~regout ),
	.datab(\inst4|data2[16]~332_combout ),
	.datac(\inst4|registers[15][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~333 .lut_mask = 16'hE2CC;
defparam \inst4|data2[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneii_lcell_comb \inst4|data2[16]~334 (
// Equation(s):
// \inst4|data2[16]~334_combout  = (\inst4|data2[16]~331_combout  & (((\inst4|data2[16]~333_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|data2[16]~331_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[16]~326_combout )))

	.dataa(\inst4|data2[16]~331_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|data2[16]~326_combout ),
	.datad(\inst4|data2[16]~333_combout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~334 .lut_mask = 16'hEA62;
defparam \inst4|data2[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N5
cycloneii_lcell_ff \inst4|registers[27][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][16]~regout ));

// Location: LCFF_X52_Y23_N23
cycloneii_lcell_ff \inst4|registers[19][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][16]~regout ));

// Location: LCCOMB_X52_Y23_N22
cycloneii_lcell_comb \inst4|data2[16]~322 (
// Equation(s):
// \inst4|data2[16]~322_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[27][16]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[19][16]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[27][16]~regout ),
	.datac(\inst4|registers[19][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~322 .lut_mask = 16'hEE50;
defparam \inst4|data2[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N1
cycloneii_lcell_ff \inst4|registers[31][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][16]~regout ));

// Location: LCFF_X53_Y23_N23
cycloneii_lcell_ff \inst4|registers[23][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][16]~regout ));

// Location: LCCOMB_X53_Y23_N0
cycloneii_lcell_comb \inst4|data2[16]~323 (
// Equation(s):
// \inst4|data2[16]~323_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[16]~322_combout  & (\inst4|registers[31][16]~regout )) # (!\inst4|data2[16]~322_combout  & ((\inst4|registers[23][16]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[16]~322_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[16]~322_combout ),
	.datac(\inst4|registers[31][16]~regout ),
	.datad(\inst4|registers[23][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~323 .lut_mask = 16'hE6C4;
defparam \inst4|data2[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N21
cycloneii_lcell_ff \inst4|registers[26][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][16]~regout ));

// Location: LCFF_X58_Y23_N9
cycloneii_lcell_ff \inst4|registers[30][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][16]~regout ));

// Location: LCCOMB_X58_Y23_N8
cycloneii_lcell_comb \inst4|data2[16]~318 (
// Equation(s):
// \inst4|data2[16]~318_combout  = (\inst4|data2[16]~317_combout  & (((\inst4|registers[30][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[16]~317_combout  & (\inst4|registers[26][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[16]~317_combout ),
	.datab(\inst4|registers[26][16]~regout ),
	.datac(\inst4|registers[30][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~318 .lut_mask = 16'hE4AA;
defparam \inst4|data2[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneii_lcell_comb \inst4|data2[16]~321 (
// Equation(s):
// \inst4|data2[16]~321_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[16]~318_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[16]~320_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[16]~320_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|data2[16]~318_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~321 .lut_mask = 16'hCCE2;
defparam \inst4|data2[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneii_lcell_comb \inst4|data2[16]~324 (
// Equation(s):
// \inst4|data2[16]~324_combout  = (\inst4|data2[16]~321_combout  & (((\inst4|data2[16]~323_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[16]~321_combout  & (\inst4|data2[16]~316_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[16]~316_combout ),
	.datab(\inst4|data2[16]~323_combout ),
	.datac(\inst4|data2[16]~321_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~324 .lut_mask = 16'hCAF0;
defparam \inst4|data2[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneii_lcell_comb \inst4|data2[16]~335 (
// Equation(s):
// \inst4|data2[16]~335_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[16]~324_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|data2[16]~334_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[16]~334_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[16]~324_combout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~335 .lut_mask = 16'hF404;
defparam \inst4|data2[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneii_lcell_comb \inst30|out[16]~15 (
// Equation(s):
// \inst30|out[16]~15_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[16]~335_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[16]~335_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[16]~15 .lut_mask = 16'hFC0C;
defparam \inst30|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneii_lcell_comb \inst6|Mux15~3 (
// Equation(s):
// \inst6|Mux15~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[16]~335_combout  & ((\inst30|out[16]~15_combout ) # (!\inst6|Mux15~2_combout ))) # (!\inst4|data1[16]~335_combout  & (!\inst6|Mux15~2_combout  & \inst30|out[16]~15_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux15~2_combout ))))

	.dataa(\inst4|data1[16]~335_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst6|Mux15~2_combout ),
	.datad(\inst30|out[16]~15_combout ),
	.cin(gnd),
	.combout(\inst6|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~3 .lut_mask = 16'hBC38;
defparam \inst6|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y20
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~335_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y22
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~335_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 .lut_mask = 16'hEE30;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 .lut_mask = 16'hCFA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneii_lcell_comb \inst3|out[16]~15 (
// Equation(s):
// \inst3|out[16]~15_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux15~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux15~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ),
	.cin(gnd),
	.combout(\inst3|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[16]~15 .lut_mask = 16'hFC0C;
defparam \inst3|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneii_lcell_comb \inst1|out[16]~22 (
// Equation(s):
// \inst1|out[16]~22_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~28_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[16]~15_combout ))

	.dataa(\inst36|Jal~combout ),
	.datab(\inst3|out[16]~15_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst1|out[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[16]~22 .lut_mask = 16'hEE44;
defparam \inst1|out[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N19
cycloneii_lcell_ff \inst4|registers[7][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][16]~regout ));

// Location: LCFF_X57_Y26_N17
cycloneii_lcell_ff \inst4|registers[6][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][16]~regout ));

// Location: LCFF_X56_Y26_N13
cycloneii_lcell_ff \inst4|registers[5][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][16]~regout ));

// Location: LCCOMB_X56_Y26_N12
cycloneii_lcell_comb \inst4|data1[16]~325 (
// Equation(s):
// \inst4|data1[16]~325_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][16]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][16]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][16]~regout ),
	.datac(\inst4|registers[5][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~325 .lut_mask = 16'hFA44;
defparam \inst4|data1[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneii_lcell_comb \inst4|data1[16]~326 (
// Equation(s):
// \inst4|data1[16]~326_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[16]~325_combout  & (\inst4|registers[7][16]~regout )) # (!\inst4|data1[16]~325_combout  & ((\inst4|registers[6][16]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[16]~325_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[7][16]~regout ),
	.datac(\inst4|registers[6][16]~regout ),
	.datad(\inst4|data1[16]~325_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~326 .lut_mask = 16'hDDA0;
defparam \inst4|data1[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N13
cycloneii_lcell_ff \inst4|registers[2][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][16]~regout ));

// Location: LCCOMB_X51_Y22_N12
cycloneii_lcell_comb \inst4|data1[16]~329 (
// Equation(s):
// \inst4|data1[16]~329_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[2][16]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[0][16]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[0][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers[2][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~329 .lut_mask = 16'hCCE2;
defparam \inst4|data1[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N9
cycloneii_lcell_ff \inst4|registers[3][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][16]~regout ));

// Location: LCCOMB_X58_Y22_N8
cycloneii_lcell_comb \inst4|data1[16]~330 (
// Equation(s):
// \inst4|data1[16]~330_combout  = (\inst4|data1[16]~329_combout  & (((\inst4|registers[3][16]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[16]~329_combout  & (\inst4|registers[1][16]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers[1][16]~regout ),
	.datab(\inst4|data1[16]~329_combout ),
	.datac(\inst4|registers[3][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~330 .lut_mask = 16'hE2CC;
defparam \inst4|data1[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneii_lcell_comb \inst4|data1[16]~331 (
// Equation(s):
// \inst4|data1[16]~331_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[16]~328_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[16]~330_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[16]~328_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[16]~330_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~331 .lut_mask = 16'hCCB8;
defparam \inst4|data1[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneii_lcell_comb \inst4|data1[16]~334 (
// Equation(s):
// \inst4|data1[16]~334_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[16]~331_combout  & (\inst4|data1[16]~333_combout )) # (!\inst4|data1[16]~331_combout  & ((\inst4|data1[16]~326_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[16]~331_combout ))))

	.dataa(\inst4|data1[16]~333_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|data1[16]~326_combout ),
	.datad(\inst4|data1[16]~331_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~334 .lut_mask = 16'hBBC0;
defparam \inst4|data1[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneii_lcell_comb \inst4|data1[16]~322 (
// Equation(s):
// \inst4|data1[16]~322_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][16]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][16]~regout ))))

	.dataa(\inst4|registers[19][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~322 .lut_mask = 16'hFC22;
defparam \inst4|data1[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \inst4|data1[16]~323 (
// Equation(s):
// \inst4|data1[16]~323_combout  = (\inst4|data1[16]~322_combout  & ((\inst4|registers[31][16]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[16]~322_combout  & (((\inst4|registers[23][16]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][16]~regout ),
	.datab(\inst4|data1[16]~322_combout ),
	.datac(\inst4|registers[23][16]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~323 .lut_mask = 16'hB8CC;
defparam \inst4|data1[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y22_N17
cycloneii_lcell_ff \inst4|registers[21][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][16]~regout ));

// Location: LCFF_X61_Y22_N27
cycloneii_lcell_ff \inst4|registers[25][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][16]~regout ));

// Location: LCFF_X52_Y22_N25
cycloneii_lcell_ff \inst4|registers[17][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][16]~regout ));

// Location: LCCOMB_X61_Y22_N26
cycloneii_lcell_comb \inst4|data1[16]~315 (
// Equation(s):
// \inst4|data1[16]~315_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers[25][16]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[17][16]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[25][16]~regout ),
	.datad(\inst4|registers[17][16]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~315 .lut_mask = 16'hB9A8;
defparam \inst4|data1[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneii_lcell_comb \inst4|data1[16]~316 (
// Equation(s):
// \inst4|data1[16]~316_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[16]~315_combout  & (\inst4|registers[29][16]~regout )) # (!\inst4|data1[16]~315_combout  & ((\inst4|registers[21][16]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[16]~315_combout ))))

	.dataa(\inst4|registers[29][16]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[21][16]~regout ),
	.datad(\inst4|data1[16]~315_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~316 .lut_mask = 16'hBBC0;
defparam \inst4|data1[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneii_lcell_comb \inst4|data1[16]~324 (
// Equation(s):
// \inst4|data1[16]~324_combout  = (\inst4|data1[16]~321_combout  & ((\inst4|data1[16]~323_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[16]~321_combout  & (((\inst4|data1[16]~316_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[16]~321_combout ),
	.datab(\inst4|data1[16]~323_combout ),
	.datac(\inst4|data1[16]~316_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~324 .lut_mask = 16'hD8AA;
defparam \inst4|data1[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneii_lcell_comb \inst4|data1[16]~335 (
// Equation(s):
// \inst4|data1[16]~335_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[16]~324_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[16]~334_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[16]~334_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[16]~324_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~335 .lut_mask = 16'hF404;
defparam \inst4|data1[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneii_lcell_comb \inst6|Add1~34 (
// Equation(s):
// \inst6|Add1~34_combout  = (\inst30|out[17]~14_combout  & ((\inst4|data1[17]~314_combout  & (!\inst6|Add1~33 )) # (!\inst4|data1[17]~314_combout  & ((\inst6|Add1~33 ) # (GND))))) # (!\inst30|out[17]~14_combout  & ((\inst4|data1[17]~314_combout  & 
// (\inst6|Add1~33  & VCC)) # (!\inst4|data1[17]~314_combout  & (!\inst6|Add1~33 ))))
// \inst6|Add1~35  = CARRY((\inst30|out[17]~14_combout  & ((!\inst6|Add1~33 ) # (!\inst4|data1[17]~314_combout ))) # (!\inst30|out[17]~14_combout  & (!\inst4|data1[17]~314_combout  & !\inst6|Add1~33 )))

	.dataa(\inst30|out[17]~14_combout ),
	.datab(\inst4|data1[17]~314_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~33 ),
	.combout(\inst6|Add1~34_combout ),
	.cout(\inst6|Add1~35 ));
// synopsys translate_off
defparam \inst6|Add1~34 .lut_mask = 16'h692B;
defparam \inst6|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneii_lcell_comb \inst6|Add1~36 (
// Equation(s):
// \inst6|Add1~36_combout  = ((\inst4|data1[18]~293_combout  $ (\inst30|out[18]~13_combout  $ (\inst6|Add1~35 )))) # (GND)
// \inst6|Add1~37  = CARRY((\inst4|data1[18]~293_combout  & ((!\inst6|Add1~35 ) # (!\inst30|out[18]~13_combout ))) # (!\inst4|data1[18]~293_combout  & (!\inst30|out[18]~13_combout  & !\inst6|Add1~35 )))

	.dataa(\inst4|data1[18]~293_combout ),
	.datab(\inst30|out[18]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~35 ),
	.combout(\inst6|Add1~36_combout ),
	.cout(\inst6|Add1~37 ));
// synopsys translate_off
defparam \inst6|Add1~36 .lut_mask = 16'h962B;
defparam \inst6|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneii_lcell_comb \inst6|Add1~38 (
// Equation(s):
// \inst6|Add1~38_combout  = (\inst30|out[19]~12_combout  & ((\inst4|data1[19]~272_combout  & (!\inst6|Add1~37 )) # (!\inst4|data1[19]~272_combout  & ((\inst6|Add1~37 ) # (GND))))) # (!\inst30|out[19]~12_combout  & ((\inst4|data1[19]~272_combout  & 
// (\inst6|Add1~37  & VCC)) # (!\inst4|data1[19]~272_combout  & (!\inst6|Add1~37 ))))
// \inst6|Add1~39  = CARRY((\inst30|out[19]~12_combout  & ((!\inst6|Add1~37 ) # (!\inst4|data1[19]~272_combout ))) # (!\inst30|out[19]~12_combout  & (!\inst4|data1[19]~272_combout  & !\inst6|Add1~37 )))

	.dataa(\inst30|out[19]~12_combout ),
	.datab(\inst4|data1[19]~272_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~37 ),
	.combout(\inst6|Add1~38_combout ),
	.cout(\inst6|Add1~39 ));
// synopsys translate_off
defparam \inst6|Add1~38 .lut_mask = 16'h692B;
defparam \inst6|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneii_lcell_comb \inst6|Add1~40 (
// Equation(s):
// \inst6|Add1~40_combout  = ((\inst4|data1[20]~251_combout  $ (\inst30|out[20]~11_combout  $ (\inst6|Add1~39 )))) # (GND)
// \inst6|Add1~41  = CARRY((\inst4|data1[20]~251_combout  & ((!\inst6|Add1~39 ) # (!\inst30|out[20]~11_combout ))) # (!\inst4|data1[20]~251_combout  & (!\inst30|out[20]~11_combout  & !\inst6|Add1~39 )))

	.dataa(\inst4|data1[20]~251_combout ),
	.datab(\inst30|out[20]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~39 ),
	.combout(\inst6|Add1~40_combout ),
	.cout(\inst6|Add1~41 ));
// synopsys translate_off
defparam \inst6|Add1~40 .lut_mask = 16'h962B;
defparam \inst6|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneii_lcell_comb \inst30|out[19]~12 (
// Equation(s):
// \inst30|out[19]~12_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[19]~272_combout ))

	.dataa(\inst4|data2[19]~272_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[19]~12 .lut_mask = 16'hFA0A;
defparam \inst30|out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneii_lcell_comb \inst6|Add0~30 (
// Equation(s):
// \inst6|Add0~30_combout  = (\inst4|data1[15]~356_combout  & ((\inst30|out[15]~16_combout  & (\inst6|Add0~29  & VCC)) # (!\inst30|out[15]~16_combout  & (!\inst6|Add0~29 )))) # (!\inst4|data1[15]~356_combout  & ((\inst30|out[15]~16_combout  & 
// (!\inst6|Add0~29 )) # (!\inst30|out[15]~16_combout  & ((\inst6|Add0~29 ) # (GND)))))
// \inst6|Add0~31  = CARRY((\inst4|data1[15]~356_combout  & (!\inst30|out[15]~16_combout  & !\inst6|Add0~29 )) # (!\inst4|data1[15]~356_combout  & ((!\inst6|Add0~29 ) # (!\inst30|out[15]~16_combout ))))

	.dataa(\inst4|data1[15]~356_combout ),
	.datab(\inst30|out[15]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~29 ),
	.combout(\inst6|Add0~30_combout ),
	.cout(\inst6|Add0~31 ));
// synopsys translate_off
defparam \inst6|Add0~30 .lut_mask = 16'h9617;
defparam \inst6|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneii_lcell_comb \inst6|Add0~36 (
// Equation(s):
// \inst6|Add0~36_combout  = ((\inst4|data1[18]~293_combout  $ (\inst30|out[18]~13_combout  $ (!\inst6|Add0~35 )))) # (GND)
// \inst6|Add0~37  = CARRY((\inst4|data1[18]~293_combout  & ((\inst30|out[18]~13_combout ) # (!\inst6|Add0~35 ))) # (!\inst4|data1[18]~293_combout  & (\inst30|out[18]~13_combout  & !\inst6|Add0~35 )))

	.dataa(\inst4|data1[18]~293_combout ),
	.datab(\inst30|out[18]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~35 ),
	.combout(\inst6|Add0~36_combout ),
	.cout(\inst6|Add0~37 ));
// synopsys translate_off
defparam \inst6|Add0~36 .lut_mask = 16'h698E;
defparam \inst6|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneii_lcell_comb \inst6|Add0~40 (
// Equation(s):
// \inst6|Add0~40_combout  = ((\inst30|out[20]~11_combout  $ (\inst4|data1[20]~251_combout  $ (!\inst6|Add0~39 )))) # (GND)
// \inst6|Add0~41  = CARRY((\inst30|out[20]~11_combout  & ((\inst4|data1[20]~251_combout ) # (!\inst6|Add0~39 ))) # (!\inst30|out[20]~11_combout  & (\inst4|data1[20]~251_combout  & !\inst6|Add0~39 )))

	.dataa(\inst30|out[20]~11_combout ),
	.datab(\inst4|data1[20]~251_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~39 ),
	.combout(\inst6|Add0~40_combout ),
	.cout(\inst6|Add0~41 ));
// synopsys translate_off
defparam \inst6|Add0~40 .lut_mask = 16'h698E;
defparam \inst6|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneii_lcell_comb \inst6|Mux11~4 (
// Equation(s):
// \inst6|Mux11~4_combout  = (\inst6|Add0~40_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst6|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~4 .lut_mask = 16'h1F00;
defparam \inst6|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneii_lcell_comb \inst6|Mux11~2 (
// Equation(s):
// \inst6|Mux11~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & (\inst6|Add1~40_combout )) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux11~4_combout ))))) # (!\inst6|Mux17~3_combout  & (!\inst6|Mux17~4_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Add1~40_combout ),
	.datad(\inst6|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~2 .lut_mask = 16'hB391;
defparam \inst6|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneii_lcell_comb \inst6|Mux11~3 (
// Equation(s):
// \inst6|Mux11~3_combout  = (\inst6|Mux11~2_combout  & (((\inst4|data1[20]~251_combout  & \inst30|out[20]~11_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux11~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[20]~251_combout ) # 
// (\inst30|out[20]~11_combout ))))

	.dataa(\inst4|data1[20]~251_combout ),
	.datab(\inst6|Mux11~2_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[20]~11_combout ),
	.cin(gnd),
	.combout(\inst6|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~251_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y6
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~251_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 .lut_mask = 16'hE4AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneii_lcell_comb \inst3|out[20]~11 (
// Equation(s):
// \inst3|out[20]~11_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux11~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux11~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ),
	.cin(gnd),
	.combout(\inst3|out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[20]~11 .lut_mask = 16'hFA50;
defparam \inst3|out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneii_lcell_comb \inst1|out[20]~18 (
// Equation(s):
// \inst1|out[20]~18_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~36_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[20]~11_combout ))

	.dataa(vcc),
	.datab(\inst36|Jal~combout ),
	.datac(\inst3|out[20]~11_combout ),
	.datad(\inst12|inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst1|out[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[20]~18 .lut_mask = 16'hFC30;
defparam \inst1|out[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N29
cycloneii_lcell_ff \inst4|registers[27][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][20]~regout ));

// Location: LCCOMB_X60_Y21_N28
cycloneii_lcell_comb \inst4|data1[20]~238 (
// Equation(s):
// \inst4|data1[20]~238_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][20]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][20]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~238 .lut_mask = 16'hCCE2;
defparam \inst4|data1[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y21_N25
cycloneii_lcell_ff \inst4|registers[23][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][20]~regout ));

// Location: LCCOMB_X59_Y21_N24
cycloneii_lcell_comb \inst4|data1[20]~239 (
// Equation(s):
// \inst4|data1[20]~239_combout  = (\inst4|data1[20]~238_combout  & ((\inst4|registers[31][20]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[20]~238_combout  & (((\inst4|registers[23][20]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][20]~regout ),
	.datab(\inst4|data1[20]~238_combout ),
	.datac(\inst4|registers[23][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~239 .lut_mask = 16'hB8CC;
defparam \inst4|data1[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N11
cycloneii_lcell_ff \inst4|registers[20][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][20]~regout ));

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \inst4|data1[20]~235 (
// Equation(s):
// \inst4|data1[20]~235_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][20]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][20]~regout ))))

	.dataa(\inst4|registers[16][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~235 .lut_mask = 16'hFC22;
defparam \inst4|data1[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \inst4|data1[20]~236 (
// Equation(s):
// \inst4|data1[20]~236_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[20]~235_combout  & ((\inst4|registers[28][20]~regout ))) # (!\inst4|data1[20]~235_combout  & (\inst4|registers[24][20]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[20]~235_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[20]~235_combout ),
	.datac(\inst4|registers[24][20]~regout ),
	.datad(\inst4|registers[28][20]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~236 .lut_mask = 16'hEC64;
defparam \inst4|data1[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N19
cycloneii_lcell_ff \inst4|registers[30][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][20]~regout ));

// Location: LCFF_X53_Y29_N1
cycloneii_lcell_ff \inst4|registers[26][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][20]~regout ));

// Location: LCFF_X54_Y29_N19
cycloneii_lcell_ff \inst4|registers[22][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][20]~regout ));

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \inst4|data1[20]~233 (
// Equation(s):
// \inst4|data1[20]~233_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][20]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][20]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[18][20]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][20]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~233 .lut_mask = 16'hCCE2;
defparam \inst4|data1[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \inst4|data1[20]~234 (
// Equation(s):
// \inst4|data1[20]~234_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[20]~233_combout  & (\inst4|registers[30][20]~regout )) # (!\inst4|data1[20]~233_combout  & ((\inst4|registers[26][20]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[20]~233_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[30][20]~regout ),
	.datac(\inst4|registers[26][20]~regout ),
	.datad(\inst4|data1[20]~233_combout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~234 .lut_mask = 16'hDDA0;
defparam \inst4|data1[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneii_lcell_comb \inst4|data1[20]~237 (
// Equation(s):
// \inst4|data1[20]~237_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[20]~234_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[20]~236_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[20]~236_combout ),
	.datac(\inst4|data1[20]~234_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~237 .lut_mask = 16'hFA44;
defparam \inst4|data1[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneii_lcell_comb \inst4|data1[20]~240 (
// Equation(s):
// \inst4|data1[20]~240_combout  = (\inst4|data1[20]~237_combout  & (((\inst4|data1[20]~239_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[20]~237_combout  & (\inst4|data1[20]~232_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[20]~232_combout ),
	.datab(\inst4|data1[20]~239_combout ),
	.datac(\inst4|data1[20]~237_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~240 .lut_mask = 16'hCAF0;
defparam \inst4|data1[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneii_lcell_comb \inst4|data1[20]~251 (
// Equation(s):
// \inst4|data1[20]~251_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[20]~240_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[20]~250_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[20]~250_combout ),
	.datab(\inst4|data1[20]~240_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~251 .lut_mask = 16'hC0CA;
defparam \inst4|data1[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneii_lcell_comb \inst6|Add0~44 (
// Equation(s):
// \inst6|Add0~44_combout  = ((\inst30|out[22]~9_combout  $ (\inst4|data1[22]~209_combout  $ (!\inst6|Add0~43 )))) # (GND)
// \inst6|Add0~45  = CARRY((\inst30|out[22]~9_combout  & ((\inst4|data1[22]~209_combout ) # (!\inst6|Add0~43 ))) # (!\inst30|out[22]~9_combout  & (\inst4|data1[22]~209_combout  & !\inst6|Add0~43 )))

	.dataa(\inst30|out[22]~9_combout ),
	.datab(\inst4|data1[22]~209_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~43 ),
	.combout(\inst6|Add0~44_combout ),
	.cout(\inst6|Add0~45 ));
// synopsys translate_off
defparam \inst6|Add0~44 .lut_mask = 16'h698E;
defparam \inst6|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneii_lcell_comb \inst6|Mux9~4 (
// Equation(s):
// \inst6|Mux9~4_combout  = (\inst6|Add0~44_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~44_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~4 .lut_mask = 16'h444C;
defparam \inst6|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneii_lcell_comb \inst6|Add1~44 (
// Equation(s):
// \inst6|Add1~44_combout  = ((\inst4|data1[22]~209_combout  $ (\inst30|out[22]~9_combout  $ (\inst6|Add1~43 )))) # (GND)
// \inst6|Add1~45  = CARRY((\inst4|data1[22]~209_combout  & ((!\inst6|Add1~43 ) # (!\inst30|out[22]~9_combout ))) # (!\inst4|data1[22]~209_combout  & (!\inst30|out[22]~9_combout  & !\inst6|Add1~43 )))

	.dataa(\inst4|data1[22]~209_combout ),
	.datab(\inst30|out[22]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~43 ),
	.combout(\inst6|Add1~44_combout ),
	.cout(\inst6|Add1~45 ));
// synopsys translate_off
defparam \inst6|Add1~44 .lut_mask = 16'h962B;
defparam \inst6|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneii_lcell_comb \inst6|Mux9~2 (
// Equation(s):
// \inst6|Mux9~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~44_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux9~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux9~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~44_combout ),
	.cin(gnd),
	.combout(\inst6|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~2 .lut_mask = 16'hE545;
defparam \inst6|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneii_lcell_comb \inst6|Mux9~3 (
// Equation(s):
// \inst6|Mux9~3_combout  = (\inst6|Mux9~2_combout  & (((\inst4|data1[22]~209_combout  & \inst30|out[22]~9_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux9~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[22]~209_combout ) # 
// (\inst30|out[22]~9_combout ))))

	.dataa(\inst4|data1[22]~209_combout ),
	.datab(\inst6|Mux9~2_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[22]~9_combout ),
	.cin(gnd),
	.combout(\inst6|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~209_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~209_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~209_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneii_lcell_comb \inst3|out[22]~9 (
// Equation(s):
// \inst3|out[22]~9_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux9~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux9~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ),
	.cin(gnd),
	.combout(\inst3|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[22]~9 .lut_mask = 16'hFA50;
defparam \inst3|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneii_lcell_comb \inst1|out[22]~16 (
// Equation(s):
// \inst1|out[22]~16_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~40_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[22]~9_combout ))

	.dataa(\inst36|Jal~combout ),
	.datab(vcc),
	.datac(\inst3|out[22]~9_combout ),
	.datad(\inst12|inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst1|out[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[22]~16 .lut_mask = 16'hFA50;
defparam \inst1|out[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N23
cycloneii_lcell_ff \inst4|registers[12][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][22]~regout ));

// Location: LCFF_X60_Y29_N13
cycloneii_lcell_ff \inst4|registers[13][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][22]~regout ));

// Location: LCCOMB_X60_Y29_N22
cycloneii_lcell_comb \inst4|data2[22]~206 (
// Equation(s):
// \inst4|data2[22]~206_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers[13][22]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][22]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][22]~regout ),
	.datad(\inst4|registers[13][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~206 .lut_mask = 16'hBA98;
defparam \inst4|data2[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N19
cycloneii_lcell_ff \inst4|registers[15][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][22]~regout ));

// Location: LCFF_X62_Y29_N25
cycloneii_lcell_ff \inst4|registers[14][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][22]~regout ));

// Location: LCCOMB_X62_Y29_N18
cycloneii_lcell_comb \inst4|data2[22]~207 (
// Equation(s):
// \inst4|data2[22]~207_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[22]~206_combout  & (\inst4|registers[15][22]~regout )) # (!\inst4|data2[22]~206_combout  & ((\inst4|registers[14][22]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[22]~206_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[22]~206_combout ),
	.datac(\inst4|registers[15][22]~regout ),
	.datad(\inst4|registers[14][22]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~207 .lut_mask = 16'hE6C4;
defparam \inst4|data2[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \inst4|data2[22]~199 (
// Equation(s):
// \inst4|data2[22]~199_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][22]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[4][22]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[5][22]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~199 .lut_mask = 16'hCCB8;
defparam \inst4|data2[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneii_lcell_comb \inst4|data2[22]~200 (
// Equation(s):
// \inst4|data2[22]~200_combout  = (\inst4|data2[22]~199_combout  & (((\inst4|registers[7][22]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[22]~199_combout  & (\inst4|registers[6][22]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[6][22]~regout ),
	.datab(\inst4|data2[22]~199_combout ),
	.datac(\inst4|registers[7][22]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~200 .lut_mask = 16'hE2CC;
defparam \inst4|data2[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneii_lcell_comb \inst4|data2[22]~208 (
// Equation(s):
// \inst4|data2[22]~208_combout  = (\inst4|data2[22]~205_combout  & ((\inst4|data2[22]~207_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[22]~205_combout  & (((\inst4|data2[22]~200_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[22]~205_combout ),
	.datab(\inst4|data2[22]~207_combout ),
	.datac(\inst4|data2[22]~200_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~208 .lut_mask = 16'hD8AA;
defparam \inst4|data2[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneii_lcell_comb \inst4|data2[22]~209 (
// Equation(s):
// \inst4|data2[22]~209_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[22]~198_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[22]~208_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[22]~198_combout ),
	.datab(\inst4|data2[22]~208_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~209 .lut_mask = 16'hAA0C;
defparam \inst4|data2[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneii_lcell_comb \inst30|out[22]~9 (
// Equation(s):
// \inst30|out[22]~9_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[22]~209_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[22]~209_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[22]~9 .lut_mask = 16'hFC0C;
defparam \inst30|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneii_lcell_comb \inst6|Add1~46 (
// Equation(s):
// \inst6|Add1~46_combout  = (\inst30|out[23]~8_combout  & ((\inst4|data1[23]~188_combout  & (!\inst6|Add1~45 )) # (!\inst4|data1[23]~188_combout  & ((\inst6|Add1~45 ) # (GND))))) # (!\inst30|out[23]~8_combout  & ((\inst4|data1[23]~188_combout  & 
// (\inst6|Add1~45  & VCC)) # (!\inst4|data1[23]~188_combout  & (!\inst6|Add1~45 ))))
// \inst6|Add1~47  = CARRY((\inst30|out[23]~8_combout  & ((!\inst6|Add1~45 ) # (!\inst4|data1[23]~188_combout ))) # (!\inst30|out[23]~8_combout  & (!\inst4|data1[23]~188_combout  & !\inst6|Add1~45 )))

	.dataa(\inst30|out[23]~8_combout ),
	.datab(\inst4|data1[23]~188_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~45 ),
	.combout(\inst6|Add1~46_combout ),
	.cout(\inst6|Add1~47 ));
// synopsys translate_off
defparam \inst6|Add1~46 .lut_mask = 16'h692B;
defparam \inst6|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneii_lcell_comb \inst6|Add1~48 (
// Equation(s):
// \inst6|Add1~48_combout  = ((\inst4|data1[24]~167_combout  $ (\inst30|out[24]~7_combout  $ (\inst6|Add1~47 )))) # (GND)
// \inst6|Add1~49  = CARRY((\inst4|data1[24]~167_combout  & ((!\inst6|Add1~47 ) # (!\inst30|out[24]~7_combout ))) # (!\inst4|data1[24]~167_combout  & (!\inst30|out[24]~7_combout  & !\inst6|Add1~47 )))

	.dataa(\inst4|data1[24]~167_combout ),
	.datab(\inst30|out[24]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~47 ),
	.combout(\inst6|Add1~48_combout ),
	.cout(\inst6|Add1~49 ));
// synopsys translate_off
defparam \inst6|Add1~48 .lut_mask = 16'h962B;
defparam \inst6|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneii_lcell_comb \inst6|Add1~50 (
// Equation(s):
// \inst6|Add1~50_combout  = (\inst4|data1[25]~146_combout  & ((\inst30|out[25]~6_combout  & (!\inst6|Add1~49 )) # (!\inst30|out[25]~6_combout  & (\inst6|Add1~49  & VCC)))) # (!\inst4|data1[25]~146_combout  & ((\inst30|out[25]~6_combout  & ((\inst6|Add1~49 ) 
// # (GND))) # (!\inst30|out[25]~6_combout  & (!\inst6|Add1~49 ))))
// \inst6|Add1~51  = CARRY((\inst4|data1[25]~146_combout  & (\inst30|out[25]~6_combout  & !\inst6|Add1~49 )) # (!\inst4|data1[25]~146_combout  & ((\inst30|out[25]~6_combout ) # (!\inst6|Add1~49 ))))

	.dataa(\inst4|data1[25]~146_combout ),
	.datab(\inst30|out[25]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~49 ),
	.combout(\inst6|Add1~50_combout ),
	.cout(\inst6|Add1~51 ));
// synopsys translate_off
defparam \inst6|Add1~50 .lut_mask = 16'h694D;
defparam \inst6|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneii_lcell_comb \inst6|Add1~52 (
// Equation(s):
// \inst6|Add1~52_combout  = ((\inst30|out[26]~5_combout  $ (\inst4|data1[26]~125_combout  $ (\inst6|Add1~51 )))) # (GND)
// \inst6|Add1~53  = CARRY((\inst30|out[26]~5_combout  & (\inst4|data1[26]~125_combout  & !\inst6|Add1~51 )) # (!\inst30|out[26]~5_combout  & ((\inst4|data1[26]~125_combout ) # (!\inst6|Add1~51 ))))

	.dataa(\inst30|out[26]~5_combout ),
	.datab(\inst4|data1[26]~125_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~51 ),
	.combout(\inst6|Add1~52_combout ),
	.cout(\inst6|Add1~53 ));
// synopsys translate_off
defparam \inst6|Add1~52 .lut_mask = 16'h964D;
defparam \inst6|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneii_lcell_comb \inst6|Add1~54 (
// Equation(s):
// \inst6|Add1~54_combout  = (\inst4|data1[27]~104_combout  & ((\inst30|out[27]~4_combout  & (!\inst6|Add1~53 )) # (!\inst30|out[27]~4_combout  & (\inst6|Add1~53  & VCC)))) # (!\inst4|data1[27]~104_combout  & ((\inst30|out[27]~4_combout  & ((\inst6|Add1~53 ) 
// # (GND))) # (!\inst30|out[27]~4_combout  & (!\inst6|Add1~53 ))))
// \inst6|Add1~55  = CARRY((\inst4|data1[27]~104_combout  & (\inst30|out[27]~4_combout  & !\inst6|Add1~53 )) # (!\inst4|data1[27]~104_combout  & ((\inst30|out[27]~4_combout ) # (!\inst6|Add1~53 ))))

	.dataa(\inst4|data1[27]~104_combout ),
	.datab(\inst30|out[27]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~53 ),
	.combout(\inst6|Add1~54_combout ),
	.cout(\inst6|Add1~55 ));
// synopsys translate_off
defparam \inst6|Add1~54 .lut_mask = 16'h694D;
defparam \inst6|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneii_lcell_comb \inst6|Add1~60 (
// Equation(s):
// \inst6|Add1~60_combout  = ((\inst30|out[30]~1_combout  $ (\inst4|data1[30]~41_combout  $ (\inst6|Add1~59 )))) # (GND)
// \inst6|Add1~61  = CARRY((\inst30|out[30]~1_combout  & (\inst4|data1[30]~41_combout  & !\inst6|Add1~59 )) # (!\inst30|out[30]~1_combout  & ((\inst4|data1[30]~41_combout ) # (!\inst6|Add1~59 ))))

	.dataa(\inst30|out[30]~1_combout ),
	.datab(\inst4|data1[30]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~59 ),
	.combout(\inst6|Add1~60_combout ),
	.cout(\inst6|Add1~61 ));
// synopsys translate_off
defparam \inst6|Add1~60 .lut_mask = 16'h964D;
defparam \inst6|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneii_lcell_comb \inst30|out[30]~1 (
// Equation(s):
// \inst30|out[30]~1_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[30]~41_combout ))

	.dataa(\inst36|OrigUla~combout ),
	.datab(\inst4|data2[30]~41_combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[30]~1 .lut_mask = 16'hEE44;
defparam \inst30|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneii_lcell_comb \inst30|out[29]~2 (
// Equation(s):
// \inst30|out[29]~2_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[29]~62_combout ))

	.dataa(\inst36|OrigUla~combout ),
	.datab(vcc),
	.datac(\inst4|data2[29]~62_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[29]~2 .lut_mask = 16'hFA50;
defparam \inst30|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N23
cycloneii_lcell_ff \inst4|registers[23][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][27]~regout ));

// Location: LCCOMB_X56_Y23_N22
cycloneii_lcell_comb \inst4|data1[27]~91 (
// Equation(s):
// \inst4|data1[27]~91_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][27]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][27]~regout ))))

	.dataa(\inst4|registers[19][27]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~91 .lut_mask = 16'hFC22;
defparam \inst4|data1[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneii_lcell_comb \inst4|data1[27]~92 (
// Equation(s):
// \inst4|data1[27]~92_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[27]~91_combout  & ((\inst4|registers[31][27]~regout ))) # (!\inst4|data1[27]~91_combout  & (\inst4|registers[27][27]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[27]~91_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[27]~91_combout ),
	.datac(\inst4|registers[27][27]~regout ),
	.datad(\inst4|registers[31][27]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~92 .lut_mask = 16'hEC64;
defparam \inst4|data1[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N1
cycloneii_lcell_ff \inst4|registers[29][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][27]~regout ));

// Location: LCFF_X58_Y27_N15
cycloneii_lcell_ff \inst4|registers[25][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][27]~regout ));

// Location: LCFF_X51_Y23_N1
cycloneii_lcell_ff \inst4|registers[17][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][27]~regout ));

// Location: LCFF_X56_Y23_N13
cycloneii_lcell_ff \inst4|registers[21][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][27]~regout ));

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \inst4|data1[27]~86 (
// Equation(s):
// \inst4|data1[27]~86_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[21][27]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[17][27]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[17][27]~regout ),
	.datac(\inst4|registers[21][27]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~86 .lut_mask = 16'hAAE4;
defparam \inst4|data1[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneii_lcell_comb \inst4|data1[27]~87 (
// Equation(s):
// \inst4|data1[27]~87_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[27]~86_combout  & (\inst4|registers[29][27]~regout )) # (!\inst4|data1[27]~86_combout  & ((\inst4|registers[25][27]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[27]~86_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[29][27]~regout ),
	.datac(\inst4|registers[25][27]~regout ),
	.datad(\inst4|data1[27]~86_combout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~87 .lut_mask = 16'hDDA0;
defparam \inst4|data1[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneii_lcell_comb \inst4|data1[27]~90 (
// Equation(s):
// \inst4|data1[27]~90_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[27]~87_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[27]~89_combout ))))

	.dataa(\inst4|data1[27]~89_combout ),
	.datab(\inst4|data1[27]~87_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~90 .lut_mask = 16'hFC0A;
defparam \inst4|data1[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \inst4|data1[27]~93 (
// Equation(s):
// \inst4|data1[27]~93_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[27]~90_combout  & ((\inst4|data1[27]~92_combout ))) # (!\inst4|data1[27]~90_combout  & (\inst4|data1[27]~85_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[27]~90_combout ))))

	.dataa(\inst4|data1[27]~85_combout ),
	.datab(\inst4|data1[27]~92_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[27]~90_combout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~93 .lut_mask = 16'hCFA0;
defparam \inst4|data1[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneii_lcell_comb \inst4|data1[27]~104 (
// Equation(s):
// \inst4|data1[27]~104_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[27]~93_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[27]~103_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst4|data1[27]~103_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|data1[27]~93_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~104 .lut_mask = 16'hF022;
defparam \inst4|data1[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneii_lcell_comb \inst30|out[26]~5 (
// Equation(s):
// \inst30|out[26]~5_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[26]~125_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[26]~125_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[26]~5 .lut_mask = 16'hFC0C;
defparam \inst30|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N25
cycloneii_lcell_ff \inst4|registers[2][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][23]~regout ));

// Location: LCFF_X56_Y22_N15
cycloneii_lcell_ff \inst4|registers[3][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][23]~regout ));

// Location: LCFF_X56_Y22_N19
cycloneii_lcell_ff \inst4|registers[1][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][23]~regout ));

// Location: LCFF_X57_Y22_N3
cycloneii_lcell_ff \inst4|registers[0][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][23]~regout ));

// Location: LCCOMB_X57_Y22_N2
cycloneii_lcell_comb \inst4|data2[23]~182 (
// Equation(s):
// \inst4|data2[23]~182_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[1][23]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[0][23]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[1][23]~regout ),
	.datac(\inst4|registers[0][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~182 .lut_mask = 16'hEE50;
defparam \inst4|data2[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneii_lcell_comb \inst4|data2[23]~183 (
// Equation(s):
// \inst4|data2[23]~183_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[23]~182_combout  & ((\inst4|registers[3][23]~regout ))) # (!\inst4|data2[23]~182_combout  & (\inst4|registers[2][23]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[23]~182_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][23]~regout ),
	.datac(\inst4|registers[3][23]~regout ),
	.datad(\inst4|data2[23]~182_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~183 .lut_mask = 16'hF588;
defparam \inst4|data2[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \inst4|data2[23]~180 (
// Equation(s):
// \inst4|data2[23]~180_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][23]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][23]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[6][23]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~180 .lut_mask = 16'hCCB8;
defparam \inst4|data2[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \inst4|data2[23]~181 (
// Equation(s):
// \inst4|data2[23]~181_combout  = (\inst4|data2[23]~180_combout  & (((\inst4|registers[7][23]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[23]~180_combout  & (\inst4|registers[5][23]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[5][23]~regout ),
	.datab(\inst4|data2[23]~180_combout ),
	.datac(\inst4|registers[7][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~181 .lut_mask = 16'hE2CC;
defparam \inst4|data2[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneii_lcell_comb \inst4|data2[23]~184 (
// Equation(s):
// \inst4|data2[23]~184_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # (\inst4|data2[23]~181_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[23]~183_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[23]~183_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[23]~181_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~184 .lut_mask = 16'hAEA4;
defparam \inst4|data2[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N1
cycloneii_lcell_ff \inst4|registers[14][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][23]~regout ));

// Location: LCFF_X52_Y29_N19
cycloneii_lcell_ff \inst4|registers[12][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][23]~regout ));

// Location: LCCOMB_X52_Y29_N18
cycloneii_lcell_comb \inst4|data2[23]~185 (
// Equation(s):
// \inst4|data2[23]~185_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[14][23]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[12][23]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][23]~regout ),
	.datac(\inst4|registers[12][23]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~185 .lut_mask = 16'hAAD8;
defparam \inst4|data2[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneii_lcell_comb \inst4|data2[23]~186 (
// Equation(s):
// \inst4|data2[23]~186_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[23]~185_combout  & (\inst4|registers[15][23]~regout )) # (!\inst4|data2[23]~185_combout  & ((\inst4|registers[13][23]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[23]~185_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[23]~185_combout ),
	.datac(\inst4|registers[15][23]~regout ),
	.datad(\inst4|registers[13][23]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~186 .lut_mask = 16'hE6C4;
defparam \inst4|data2[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneii_lcell_comb \inst4|data2[23]~187 (
// Equation(s):
// \inst4|data2[23]~187_combout  = (\inst4|data2[23]~184_combout  & (((\inst4|data2[23]~186_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[23]~184_combout  & (\inst4|data2[23]~179_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst4|data2[23]~179_combout ),
	.datab(\inst4|data2[23]~184_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[23]~186_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~187 .lut_mask = 16'hEC2C;
defparam \inst4|data2[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneii_lcell_comb \inst4|data2[23]~188 (
// Equation(s):
// \inst4|data2[23]~188_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[23]~177_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|data2[23]~187_combout ))))

	.dataa(\inst4|data2[23]~177_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\inst4|data2[23]~187_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~188 .lut_mask = 16'hAA30;
defparam \inst4|data2[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneii_lcell_comb \inst30|out[23]~8 (
// Equation(s):
// \inst30|out[23]~8_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[23]~188_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst4|data2[23]~188_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[23]~8 .lut_mask = 16'hACAC;
defparam \inst30|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneii_lcell_comb \inst6|Add0~46 (
// Equation(s):
// \inst6|Add0~46_combout  = (\inst4|data1[23]~188_combout  & ((\inst30|out[23]~8_combout  & (\inst6|Add0~45  & VCC)) # (!\inst30|out[23]~8_combout  & (!\inst6|Add0~45 )))) # (!\inst4|data1[23]~188_combout  & ((\inst30|out[23]~8_combout  & (!\inst6|Add0~45 
// )) # (!\inst30|out[23]~8_combout  & ((\inst6|Add0~45 ) # (GND)))))
// \inst6|Add0~47  = CARRY((\inst4|data1[23]~188_combout  & (!\inst30|out[23]~8_combout  & !\inst6|Add0~45 )) # (!\inst4|data1[23]~188_combout  & ((!\inst6|Add0~45 ) # (!\inst30|out[23]~8_combout ))))

	.dataa(\inst4|data1[23]~188_combout ),
	.datab(\inst30|out[23]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~45 ),
	.combout(\inst6|Add0~46_combout ),
	.cout(\inst6|Add0~47 ));
// synopsys translate_off
defparam \inst6|Add0~46 .lut_mask = 16'h9617;
defparam \inst6|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneii_lcell_comb \inst6|Add0~48 (
// Equation(s):
// \inst6|Add0~48_combout  = ((\inst4|data1[24]~167_combout  $ (\inst30|out[24]~7_combout  $ (!\inst6|Add0~47 )))) # (GND)
// \inst6|Add0~49  = CARRY((\inst4|data1[24]~167_combout  & ((\inst30|out[24]~7_combout ) # (!\inst6|Add0~47 ))) # (!\inst4|data1[24]~167_combout  & (\inst30|out[24]~7_combout  & !\inst6|Add0~47 )))

	.dataa(\inst4|data1[24]~167_combout ),
	.datab(\inst30|out[24]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~47 ),
	.combout(\inst6|Add0~48_combout ),
	.cout(\inst6|Add0~49 ));
// synopsys translate_off
defparam \inst6|Add0~48 .lut_mask = 16'h698E;
defparam \inst6|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneii_lcell_comb \inst6|Add0~52 (
// Equation(s):
// \inst6|Add0~52_combout  = ((\inst4|data1[26]~125_combout  $ (\inst30|out[26]~5_combout  $ (!\inst6|Add0~51 )))) # (GND)
// \inst6|Add0~53  = CARRY((\inst4|data1[26]~125_combout  & ((\inst30|out[26]~5_combout ) # (!\inst6|Add0~51 ))) # (!\inst4|data1[26]~125_combout  & (\inst30|out[26]~5_combout  & !\inst6|Add0~51 )))

	.dataa(\inst4|data1[26]~125_combout ),
	.datab(\inst30|out[26]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~51 ),
	.combout(\inst6|Add0~52_combout ),
	.cout(\inst6|Add0~53 ));
// synopsys translate_off
defparam \inst6|Add0~52 .lut_mask = 16'h698E;
defparam \inst6|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneii_lcell_comb \inst6|Mux1~4 (
// Equation(s):
// \inst6|Mux1~4_combout  = (\inst6|Add0~60_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst6|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~4 .lut_mask = 16'h5700;
defparam \inst6|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneii_lcell_comb \inst6|Mux1~2 (
// Equation(s):
// \inst6|Mux1~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & (\inst6|Add1~60_combout )) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux1~4_combout ))))) # (!\inst6|Mux17~3_combout  & (!\inst6|Mux17~4_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Add1~60_combout ),
	.datad(\inst6|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~2 .lut_mask = 16'hB391;
defparam \inst6|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneii_lcell_comb \inst6|Mux1~3 (
// Equation(s):
// \inst6|Mux1~3_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[30]~1_combout  & ((\inst4|data1[30]~41_combout ) # (!\inst6|Mux1~2_combout ))) # (!\inst30|out[30]~1_combout  & (\inst4|data1[30]~41_combout  & !\inst6|Mux1~2_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux1~2_combout ))))

	.dataa(\inst30|out[30]~1_combout ),
	.datab(\inst4|data1[30]~41_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst6|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~3 .lut_mask = 16'h8FE0;
defparam \inst6|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneii_lcell_comb \inst1|out[30]~2 (
// Equation(s):
// \inst1|out[30]~2_combout  = (\inst1|out[30]~1_combout  & (((\inst36|Jal~combout ) # (\inst6|Mux1~3_combout )))) # (!\inst1|out[30]~1_combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout  & (!\inst36|Jal~combout )))

	.dataa(\inst1|out[30]~1_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst6|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst1|out[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[30]~2 .lut_mask = 16'hAEA4;
defparam \inst1|out[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N27
cycloneii_lcell_ff \inst4|registers[8][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][30]~regout ));

// Location: LCFF_X62_Y24_N17
cycloneii_lcell_ff \inst4|registers[10][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][30]~regout ));

// Location: LCCOMB_X62_Y24_N16
cycloneii_lcell_comb \inst4|data1[30]~33 (
// Equation(s):
// \inst4|data1[30]~33_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][30]~regout ),
	.datac(\inst4|registers[10][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~33 .lut_mask = 16'hFA44;
defparam \inst4|data1[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N9
cycloneii_lcell_ff \inst4|registers[9][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][30]~regout ));

// Location: LCFF_X62_Y23_N11
cycloneii_lcell_ff \inst4|registers[11][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][30]~regout ));

// Location: LCCOMB_X62_Y23_N8
cycloneii_lcell_comb \inst4|data1[30]~34 (
// Equation(s):
// \inst4|data1[30]~34_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[30]~33_combout  & ((\inst4|registers[11][30]~regout ))) # (!\inst4|data1[30]~33_combout  & (\inst4|registers[9][30]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[30]~33_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[30]~33_combout ),
	.datac(\inst4|registers[9][30]~regout ),
	.datad(\inst4|registers[11][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~34 .lut_mask = 16'hEC64;
defparam \inst4|data1[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneii_lcell_comb \inst4|data1[30]~37 (
// Equation(s):
// \inst4|data1[30]~37_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[30]~34_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|data1[30]~36_combout ))))

	.dataa(\inst4|data1[30]~36_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|data1[30]~34_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~37 .lut_mask = 16'hF2C2;
defparam \inst4|data1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N27
cycloneii_lcell_ff \inst4|registers[4][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][30]~regout ));

// Location: LCFF_X54_Y26_N25
cycloneii_lcell_ff \inst4|registers[5][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][30]~regout ));

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \inst4|data1[30]~31 (
// Equation(s):
// \inst4|data1[30]~31_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][30]~regout ),
	.datac(\inst4|registers[5][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~31 .lut_mask = 16'hFA44;
defparam \inst4|data1[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N9
cycloneii_lcell_ff \inst4|registers[6][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][30]~regout ));

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \inst4|data1[30]~32 (
// Equation(s):
// \inst4|data1[30]~32_combout  = (\inst4|data1[30]~31_combout  & ((\inst4|registers[7][30]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[30]~31_combout  & (((\inst4|registers[6][30]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[7][30]~regout ),
	.datab(\inst4|data1[30]~31_combout ),
	.datac(\inst4|registers[6][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~32 .lut_mask = 16'hB8CC;
defparam \inst4|data1[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneii_lcell_comb \inst4|data1[30]~40 (
// Equation(s):
// \inst4|data1[30]~40_combout  = (\inst4|data1[30]~37_combout  & ((\inst4|data1[30]~39_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[30]~37_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|data1[30]~32_combout ))))

	.dataa(\inst4|data1[30]~39_combout ),
	.datab(\inst4|data1[30]~37_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[30]~32_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~40 .lut_mask = 16'hBC8C;
defparam \inst4|data1[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N27
cycloneii_lcell_ff \inst4|registers[19][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][30]~regout ));

// Location: LCFF_X54_Y23_N9
cycloneii_lcell_ff \inst4|registers[27][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][30]~regout ));

// Location: LCCOMB_X54_Y23_N8
cycloneii_lcell_comb \inst4|data1[30]~28 (
// Equation(s):
// \inst4|data1[30]~28_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[19][30]~regout ),
	.datac(\inst4|registers[27][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~28 .lut_mask = 16'hFA44;
defparam \inst4|data1[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneii_lcell_comb \inst4|data1[30]~29 (
// Equation(s):
// \inst4|data1[30]~29_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[30]~28_combout  & (\inst4|registers[31][30]~regout )) # (!\inst4|data1[30]~28_combout  & ((\inst4|registers[23][30]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[30]~28_combout ))))

	.dataa(\inst4|registers[31][30]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[23][30]~regout ),
	.datad(\inst4|data1[30]~28_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~29 .lut_mask = 16'hBBC0;
defparam \inst4|data1[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N17
cycloneii_lcell_ff \inst4|registers[26][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][30]~regout ));

// Location: LCCOMB_X59_Y29_N16
cycloneii_lcell_comb \inst4|data1[30]~24 (
// Equation(s):
// \inst4|data1[30]~24_combout  = (\inst4|data1[30]~23_combout  & (((\inst4|registers[30][30]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[30]~23_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[26][30]~regout )))

	.dataa(\inst4|data1[30]~23_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][30]~regout ),
	.datad(\inst4|registers[30][30]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~24 .lut_mask = 16'hEA62;
defparam \inst4|data1[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneii_lcell_comb \inst4|data1[30]~25 (
// Equation(s):
// \inst4|data1[30]~25_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][30]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][30]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][30]~regout ),
	.datac(\inst4|registers[20][30]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~25 .lut_mask = 16'hFA44;
defparam \inst4|data1[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \inst4|data1[30]~26 (
// Equation(s):
// \inst4|data1[30]~26_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[30]~25_combout  & (\inst4|registers[28][30]~regout )) # (!\inst4|data1[30]~25_combout  & ((\inst4|registers[24][30]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[30]~25_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[28][30]~regout ),
	.datac(\inst4|registers[24][30]~regout ),
	.datad(\inst4|data1[30]~25_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~26 .lut_mask = 16'hDDA0;
defparam \inst4|data1[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneii_lcell_comb \inst4|data1[30]~27 (
// Equation(s):
// \inst4|data1[30]~27_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[30]~24_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[30]~26_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[30]~24_combout ),
	.datac(\inst4|data1[30]~26_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~27 .lut_mask = 16'hAAD8;
defparam \inst4|data1[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneii_lcell_comb \inst4|data1[30]~30 (
// Equation(s):
// \inst4|data1[30]~30_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[30]~27_combout  & ((\inst4|data1[30]~29_combout ))) # (!\inst4|data1[30]~27_combout  & (\inst4|data1[30]~22_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[30]~27_combout ))))

	.dataa(\inst4|data1[30]~22_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|data1[30]~29_combout ),
	.datad(\inst4|data1[30]~27_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~30 .lut_mask = 16'hF388;
defparam \inst4|data1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneii_lcell_comb \inst4|data1[30]~41 (
// Equation(s):
// \inst4|data1[30]~41_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[30]~30_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[30]~40_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|data1[30]~40_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|data1[30]~30_combout ),
	.cin(gnd),
	.combout(\inst4|data1[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~41 .lut_mask = 16'hAE04;
defparam \inst4|data1[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneii_lcell_comb \inst6|Add1~62 (
// Equation(s):
// \inst6|Add1~62_combout  = \inst4|data1[31]~20_combout  $ (\inst6|Add1~61  $ (!\inst30|out[31]~0_combout ))

	.dataa(vcc),
	.datab(\inst4|data1[31]~20_combout ),
	.datac(vcc),
	.datad(\inst30|out[31]~0_combout ),
	.cin(\inst6|Add1~61 ),
	.combout(\inst6|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add1~62 .lut_mask = 16'h3CC3;
defparam \inst6|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneii_lcell_comb \inst6|Mux0~12 (
// Equation(s):
// \inst6|Mux0~12_combout  = (\inst6|Add1~62_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(vcc),
	.datac(\inst6|Add1~62_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~12 .lut_mask = 16'h50F0;
defparam \inst6|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneii_lcell_comb \inst6|Mux0~14 (
// Equation(s):
// \inst6|Mux0~14_combout  = (\inst36|OpULA [1] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst30|out[0]~31_combout ) # (\inst4|data1[0]~671_combout ))))

	.dataa(\inst30|out[0]~31_combout ),
	.datab(\inst36|OpULA [1]),
	.datac(\inst4|data1[0]~671_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~14 .lut_mask = 16'hC800;
defparam \inst6|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneii_lcell_comb \inst6|Mux31~0 (
// Equation(s):
// \inst6|Mux31~0_combout  = (\inst5|ULAopcode[0]~0_combout  & (((\inst6|Mux0~14_combout ) # (\inst5|ULAopcode [2])))) # (!\inst5|ULAopcode[0]~0_combout  & (\inst6|Mux0~10_combout  & ((!\inst5|ULAopcode [2]))))

	.dataa(\inst6|Mux0~10_combout ),
	.datab(\inst5|ULAopcode[0]~0_combout ),
	.datac(\inst6|Mux0~14_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux31~0 .lut_mask = 16'hCCE2;
defparam \inst6|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneii_lcell_comb \inst6|Mux31~1 (
// Equation(s):
// \inst6|Mux31~1_combout  = (\inst6|Mux31~0_combout  & (((\inst6|Mux0~12_combout ) # (!\inst5|ULAopcode [2])))) # (!\inst6|Mux31~0_combout  & (\inst6|Mux0~13_combout  & ((\inst5|ULAopcode [2]))))

	.dataa(\inst6|Mux0~13_combout ),
	.datab(\inst6|Mux0~12_combout ),
	.datac(\inst6|Mux31~0_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux31~1 .lut_mask = 16'hCAF0;
defparam \inst6|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N3
cycloneii_lcell_ff \inst4|registers[14][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][0]~regout ));

// Location: LCFF_X60_Y28_N21
cycloneii_lcell_ff \inst4|registers[15][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][0]~regout ));

// Location: LCFF_X60_Y29_N15
cycloneii_lcell_ff \inst4|registers[13][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][0]~regout ));

// Location: LCCOMB_X60_Y29_N8
cycloneii_lcell_comb \inst4|data2[0]~668 (
// Equation(s):
// \inst4|data2[0]~668_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers[13][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[12][0]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[12][0]~regout ),
	.datad(\inst4|registers[13][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~668 .lut_mask = 16'hBA98;
defparam \inst4|data2[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneii_lcell_comb \inst4|data2[0]~669 (
// Equation(s):
// \inst4|data2[0]~669_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[0]~668_combout  & ((\inst4|registers[15][0]~regout ))) # (!\inst4|data2[0]~668_combout  & (\inst4|registers[14][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[0]~668_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[14][0]~regout ),
	.datac(\inst4|registers[15][0]~regout ),
	.datad(\inst4|data2[0]~668_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~669 .lut_mask = 16'hF588;
defparam \inst4|data2[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N15
cycloneii_lcell_ff \inst4|registers[3][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][0]~regout ));

// Location: LCFF_X57_Y22_N5
cycloneii_lcell_ff \inst4|registers[2][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][0]~regout ));

// Location: LCFF_X57_Y22_N7
cycloneii_lcell_ff \inst4|registers[0][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][0]~regout ));

// Location: LCCOMB_X57_Y22_N6
cycloneii_lcell_comb \inst4|data2[0]~665 (
// Equation(s):
// \inst4|data2[0]~665_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[2][0]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[0][0]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[2][0]~regout ),
	.datac(\inst4|registers[0][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~665 .lut_mask = 16'hAAD8;
defparam \inst4|data2[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneii_lcell_comb \inst4|data2[0]~666 (
// Equation(s):
// \inst4|data2[0]~666_combout  = (\inst4|data2[0]~665_combout  & (((\inst4|registers[3][0]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[0]~665_combout  & (\inst4|registers[1][0]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[1][0]~regout ),
	.datab(\inst4|registers[3][0]~regout ),
	.datac(\inst4|data2[0]~665_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~666 .lut_mask = 16'hCAF0;
defparam \inst4|data2[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N23
cycloneii_lcell_ff \inst4|registers[11][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][0]~regout ));

// Location: LCFF_X61_Y23_N5
cycloneii_lcell_ff \inst4|registers[9][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][0]~regout ));

// Location: LCCOMB_X61_Y23_N22
cycloneii_lcell_comb \inst4|data2[0]~664 (
// Equation(s):
// \inst4|data2[0]~664_combout  = (\inst4|data2[0]~663_combout  & (((\inst4|registers[11][0]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|data2[0]~663_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][0]~regout ))))

	.dataa(\inst4|data2[0]~663_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[11][0]~regout ),
	.datad(\inst4|registers[9][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~664 .lut_mask = 16'hE6A2;
defparam \inst4|data2[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneii_lcell_comb \inst4|data2[0]~667 (
// Equation(s):
// \inst4|data2[0]~667_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[0]~664_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[0]~666_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[0]~666_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[0]~664_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~667 .lut_mask = 16'hF4A4;
defparam \inst4|data2[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N7
cycloneii_lcell_ff \inst4|registers[7][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][0]~regout ));

// Location: LCFF_X54_Y26_N5
cycloneii_lcell_ff \inst4|registers[4][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][0]~regout ));

// Location: LCFF_X54_Y26_N3
cycloneii_lcell_ff \inst4|registers[5][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][0]~regout ));

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \inst4|data2[0]~661 (
// Equation(s):
// \inst4|data2[0]~661_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[5][0]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[4][0]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[4][0]~regout ),
	.datad(\inst4|registers[5][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~661_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~661 .lut_mask = 16'hDC98;
defparam \inst4|data2[0]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \inst4|data2[0]~662 (
// Equation(s):
// \inst4|data2[0]~662_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[0]~661_combout  & ((\inst4|registers[7][0]~regout ))) # (!\inst4|data2[0]~661_combout  & (\inst4|registers[6][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[0]~661_combout ))))

	.dataa(\inst4|registers[6][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[7][0]~regout ),
	.datad(\inst4|data2[0]~661_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~662 .lut_mask = 16'hF388;
defparam \inst4|data2[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneii_lcell_comb \inst4|data2[0]~670 (
// Equation(s):
// \inst4|data2[0]~670_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[0]~667_combout  & (\inst4|data2[0]~669_combout )) # (!\inst4|data2[0]~667_combout  & ((\inst4|data2[0]~662_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[0]~667_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[0]~669_combout ),
	.datac(\inst4|data2[0]~667_combout ),
	.datad(\inst4|data2[0]~662_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~670 .lut_mask = 16'hDAD0;
defparam \inst4|data2[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N3
cycloneii_lcell_ff \inst4|registers[20][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][0]~regout ));

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \inst4|registers[16][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][0]~regout ));

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \inst4|data2[0]~655 (
// Equation(s):
// \inst4|data2[0]~655_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[20][0]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[16][0]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][0]~regout ),
	.datac(\inst4|registers[16][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[0]~655_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~655 .lut_mask = 16'hAAD8;
defparam \inst4|data2[0]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N13
cycloneii_lcell_ff \inst4|registers[28][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][0]~regout ));

// Location: LCFF_X61_Y28_N19
cycloneii_lcell_ff \inst4|registers[24][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][0]~regout ));

// Location: LCCOMB_X61_Y28_N12
cycloneii_lcell_comb \inst4|data2[0]~656 (
// Equation(s):
// \inst4|data2[0]~656_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[0]~655_combout  & (\inst4|registers[28][0]~regout )) # (!\inst4|data2[0]~655_combout  & ((\inst4|registers[24][0]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[0]~655_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|data2[0]~655_combout ),
	.datac(\inst4|registers[28][0]~regout ),
	.datad(\inst4|registers[24][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~656_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~656 .lut_mask = 16'hE6C4;
defparam \inst4|data2[0]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneii_lcell_comb \inst4|data2[0]~657 (
// Equation(s):
// \inst4|data2[0]~657_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[0]~654_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[0]~656_combout )))))

	.dataa(\inst4|data2[0]~654_combout ),
	.datab(\inst4|data2[0]~656_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[0]~657_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~657 .lut_mask = 16'hFA0C;
defparam \inst4|data2[0]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N21
cycloneii_lcell_ff \inst4|registers[19][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[19][0]~regout ));

// Location: LCCOMB_X52_Y23_N20
cycloneii_lcell_comb \inst4|data2[0]~658 (
// Equation(s):
// \inst4|data2[0]~658_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][0]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[19][0]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[27][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[19][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[0]~658_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~658 .lut_mask = 16'hCCB8;
defparam \inst4|data2[0]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N23
cycloneii_lcell_ff \inst4|registers[31][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][0]~regout ));

// Location: LCFF_X56_Y23_N15
cycloneii_lcell_ff \inst4|registers[23][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][0]~regout ));

// Location: LCCOMB_X60_Y31_N22
cycloneii_lcell_comb \inst4|data2[0]~659 (
// Equation(s):
// \inst4|data2[0]~659_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[0]~658_combout  & (\inst4|registers[31][0]~regout )) # (!\inst4|data2[0]~658_combout  & ((\inst4|registers[23][0]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[0]~658_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[0]~658_combout ),
	.datac(\inst4|registers[31][0]~regout ),
	.datad(\inst4|registers[23][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~659_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~659 .lut_mask = 16'hE6C4;
defparam \inst4|data2[0]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneii_lcell_comb \inst4|data2[0]~660 (
// Equation(s):
// \inst4|data2[0]~660_combout  = (\inst4|data2[0]~657_combout  & (((\inst4|data2[0]~659_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[0]~657_combout  & (\inst4|data2[0]~652_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|data2[0]~652_combout ),
	.datab(\inst4|data2[0]~657_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|data2[0]~659_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~660_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~660 .lut_mask = 16'hEC2C;
defparam \inst4|data2[0]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneii_lcell_comb \inst4|data2[0]~671 (
// Equation(s):
// \inst4|data2[0]~671_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[0]~660_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[0]~670_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|data2[0]~670_combout ),
	.datac(\inst4|data2[0]~660_combout ),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~671 .lut_mask = 16'hA0E4;
defparam \inst4|data2[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~671_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y44
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~671_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y46
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~671_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneii_lcell_comb \inst1|out[0]~38 (
// Equation(s):
// \inst1|out[0]~38_combout  = (!\inst36|Jal~combout  & ((\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux31~1_combout ))))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux31~1_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ),
	.cin(gnd),
	.combout(\inst1|out[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[0]~38 .lut_mask = 16'h0E04;
defparam \inst1|out[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N9
cycloneii_lcell_ff \inst4|registers[12][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][0]~regout ));

// Location: LCCOMB_X60_Y29_N14
cycloneii_lcell_comb \inst4|data1[0]~668 (
// Equation(s):
// \inst4|data1[0]~668_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][0]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][0]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[12][0]~regout ),
	.datac(\inst4|registers[13][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~668 .lut_mask = 16'hAAE4;
defparam \inst4|data1[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneii_lcell_comb \inst4|data1[0]~669 (
// Equation(s):
// \inst4|data1[0]~669_combout  = (\inst4|data1[0]~668_combout  & ((\inst4|registers[15][0]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[0]~668_combout  & (((\inst4|registers[14][0]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[15][0]~regout ),
	.datab(\inst4|data1[0]~668_combout ),
	.datac(\inst4|registers[14][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~669 .lut_mask = 16'hB8CC;
defparam \inst4|data1[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \inst4|data1[0]~661 (
// Equation(s):
// \inst4|data1[0]~661_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][0]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][0]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][0]~regout ),
	.datac(\inst4|registers[5][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[0]~661_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~661 .lut_mask = 16'hFA44;
defparam \inst4|data1[0]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N21
cycloneii_lcell_ff \inst4|registers[6][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][0]~regout ));

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \inst4|data1[0]~662 (
// Equation(s):
// \inst4|data1[0]~662_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[0]~661_combout  & ((\inst4|registers[7][0]~regout ))) # (!\inst4|data1[0]~661_combout  & (\inst4|registers[6][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[0]~661_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[0]~661_combout ),
	.datac(\inst4|registers[6][0]~regout ),
	.datad(\inst4|registers[7][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~662 .lut_mask = 16'hEC64;
defparam \inst4|data1[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneii_lcell_comb \inst4|data1[0]~670 (
// Equation(s):
// \inst4|data1[0]~670_combout  = (\inst4|data1[0]~667_combout  & ((\inst4|data1[0]~669_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[0]~667_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|data1[0]~662_combout ))))

	.dataa(\inst4|data1[0]~667_combout ),
	.datab(\inst4|data1[0]~669_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|data1[0]~662_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~670 .lut_mask = 16'hDA8A;
defparam \inst4|data1[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \inst4|data1[0]~655 (
// Equation(s):
// \inst4|data1[0]~655_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers[20][0]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[16][0]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[20][0]~regout ),
	.datad(\inst4|registers[16][0]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~655_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~655 .lut_mask = 16'hB9A8;
defparam \inst4|data1[0]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneii_lcell_comb \inst4|data1[0]~656 (
// Equation(s):
// \inst4|data1[0]~656_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[0]~655_combout  & (\inst4|registers[28][0]~regout )) # (!\inst4|data1[0]~655_combout  & ((\inst4|registers[24][0]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[0]~655_combout ))))

	.dataa(\inst4|registers[28][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][0]~regout ),
	.datad(\inst4|data1[0]~655_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~656_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~656 .lut_mask = 16'hBBC0;
defparam \inst4|data1[0]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneii_lcell_comb \inst4|data1[0]~657 (
// Equation(s):
// \inst4|data1[0]~657_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[0]~654_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[0]~656_combout )))))

	.dataa(\inst4|data1[0]~654_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[0]~656_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~657_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~657 .lut_mask = 16'hE3E0;
defparam \inst4|data1[0]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N11
cycloneii_lcell_ff \inst4|registers[27][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][0]~regout ));

// Location: LCCOMB_X52_Y23_N10
cycloneii_lcell_comb \inst4|data1[0]~658 (
// Equation(s):
// \inst4|data1[0]~658_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[27][0]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][0]~regout ))))

	.dataa(\inst4|registers[19][0]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[27][0]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[0]~658_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~658 .lut_mask = 16'hFC22;
defparam \inst4|data1[0]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneii_lcell_comb \inst4|data1[0]~659 (
// Equation(s):
// \inst4|data1[0]~659_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[0]~658_combout  & (\inst4|registers[31][0]~regout )) # (!\inst4|data1[0]~658_combout  & ((\inst4|registers[23][0]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|data1[0]~658_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[31][0]~regout ),
	.datac(\inst4|registers[23][0]~regout ),
	.datad(\inst4|data1[0]~658_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~659_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~659 .lut_mask = 16'hDDA0;
defparam \inst4|data1[0]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneii_lcell_comb \inst4|data1[0]~660 (
// Equation(s):
// \inst4|data1[0]~660_combout  = (\inst4|data1[0]~657_combout  & (((\inst4|data1[0]~659_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[0]~657_combout  & (\inst4|data1[0]~652_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst4|data1[0]~652_combout ),
	.datab(\inst4|data1[0]~657_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|data1[0]~659_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~660_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~660 .lut_mask = 16'hEC2C;
defparam \inst4|data1[0]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneii_lcell_comb \inst4|data1[0]~671 (
// Equation(s):
// \inst4|data1[0]~671_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[0]~660_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[0]~670_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[0]~670_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[0]~660_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~671 .lut_mask = 16'hF404;
defparam \inst4|data1[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneii_lcell_comb \inst6|Add0~2 (
// Equation(s):
// \inst6|Add0~2_combout  = (\inst4|data1[1]~650_combout  & ((\inst30|out[1]~30_combout  & (\inst6|Add0~1  & VCC)) # (!\inst30|out[1]~30_combout  & (!\inst6|Add0~1 )))) # (!\inst4|data1[1]~650_combout  & ((\inst30|out[1]~30_combout  & (!\inst6|Add0~1 )) # 
// (!\inst30|out[1]~30_combout  & ((\inst6|Add0~1 ) # (GND)))))
// \inst6|Add0~3  = CARRY((\inst4|data1[1]~650_combout  & (!\inst30|out[1]~30_combout  & !\inst6|Add0~1 )) # (!\inst4|data1[1]~650_combout  & ((!\inst6|Add0~1 ) # (!\inst30|out[1]~30_combout ))))

	.dataa(\inst4|data1[1]~650_combout ),
	.datab(\inst30|out[1]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~1 ),
	.combout(\inst6|Add0~2_combout ),
	.cout(\inst6|Add0~3 ));
// synopsys translate_off
defparam \inst6|Add0~2 .lut_mask = 16'h9617;
defparam \inst6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneii_lcell_comb \inst6|Add0~6 (
// Equation(s):
// \inst6|Add0~6_combout  = (\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout  & (\inst6|Add0~5  & VCC)) # (!\inst30|out[3]~28_combout  & (!\inst6|Add0~5 )))) # (!\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout  & (!\inst6|Add0~5 )) # 
// (!\inst30|out[3]~28_combout  & ((\inst6|Add0~5 ) # (GND)))))
// \inst6|Add0~7  = CARRY((\inst4|data1[3]~608_combout  & (!\inst30|out[3]~28_combout  & !\inst6|Add0~5 )) # (!\inst4|data1[3]~608_combout  & ((!\inst6|Add0~5 ) # (!\inst30|out[3]~28_combout ))))

	.dataa(\inst4|data1[3]~608_combout ),
	.datab(\inst30|out[3]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~5 ),
	.combout(\inst6|Add0~6_combout ),
	.cout(\inst6|Add0~7 ));
// synopsys translate_off
defparam \inst6|Add0~6 .lut_mask = 16'h9617;
defparam \inst6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneii_lcell_comb \inst6|Add0~8 (
// Equation(s):
// \inst6|Add0~8_combout  = ((\inst30|out[4]~27_combout  $ (\inst4|data1[4]~587_combout  $ (!\inst6|Add0~7 )))) # (GND)
// \inst6|Add0~9  = CARRY((\inst30|out[4]~27_combout  & ((\inst4|data1[4]~587_combout ) # (!\inst6|Add0~7 ))) # (!\inst30|out[4]~27_combout  & (\inst4|data1[4]~587_combout  & !\inst6|Add0~7 )))

	.dataa(\inst30|out[4]~27_combout ),
	.datab(\inst4|data1[4]~587_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~7 ),
	.combout(\inst6|Add0~8_combout ),
	.cout(\inst6|Add0~9 ));
// synopsys translate_off
defparam \inst6|Add0~8 .lut_mask = 16'h698E;
defparam \inst6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneii_lcell_comb \inst6|Add0~12 (
// Equation(s):
// \inst6|Add0~12_combout  = ((\inst4|data1[6]~545_combout  $ (\inst30|out[6]~25_combout  $ (!\inst6|Add0~11 )))) # (GND)
// \inst6|Add0~13  = CARRY((\inst4|data1[6]~545_combout  & ((\inst30|out[6]~25_combout ) # (!\inst6|Add0~11 ))) # (!\inst4|data1[6]~545_combout  & (\inst30|out[6]~25_combout  & !\inst6|Add0~11 )))

	.dataa(\inst4|data1[6]~545_combout ),
	.datab(\inst30|out[6]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~11 ),
	.combout(\inst6|Add0~12_combout ),
	.cout(\inst6|Add0~13 ));
// synopsys translate_off
defparam \inst6|Add0~12 .lut_mask = 16'h698E;
defparam \inst6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneii_lcell_comb \inst6|Mux24~4 (
// Equation(s):
// \inst6|Mux24~4_combout  = (\inst6|Add0~14_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst6|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~4 .lut_mask = 16'h5700;
defparam \inst6|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneii_lcell_comb \inst6|Mux24~2 (
// Equation(s):
// \inst6|Mux24~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~14_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux24~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux24~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst6|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~2 .lut_mask = 16'hE545;
defparam \inst6|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneii_lcell_comb \inst6|Mux24~3 (
// Equation(s):
// \inst6|Mux24~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[7]~524_combout  & ((\inst30|out[7]~24_combout ) # (!\inst6|Mux24~2_combout ))) # (!\inst4|data1[7]~524_combout  & (!\inst6|Mux24~2_combout  & \inst30|out[7]~24_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux24~2_combout ))))

	.dataa(\inst4|data1[7]~524_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst6|Mux24~2_combout ),
	.datad(\inst30|out[7]~24_combout ),
	.cin(gnd),
	.combout(\inst6|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~3 .lut_mask = 16'hBC38;
defparam \inst6|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~545_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~545_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 .lut_mask = 16'hEA4A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneii_lcell_comb \inst3|out[6]~25 (
// Equation(s):
// \inst3|out[6]~25_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux25~3_combout ))

	.dataa(\inst6|Mux25~3_combout ),
	.datab(\inst36|MemparaReg~combout ),
	.datac(vcc),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.cin(gnd),
	.combout(\inst3|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[6]~25 .lut_mask = 16'hEE22;
defparam \inst3|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneii_lcell_comb \inst1|out[6]~32 (
// Equation(s):
// \inst1|out[6]~32_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~8_combout )) # (!\inst36|Jal~combout  & ((\inst3|out[6]~25_combout )))

	.dataa(\inst36|Jal~combout ),
	.datab(\inst12|inst|Add0~8_combout ),
	.datac(vcc),
	.datad(\inst3|out[6]~25_combout ),
	.cin(gnd),
	.combout(\inst1|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[6]~32 .lut_mask = 16'hDD88;
defparam \inst1|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N29
cycloneii_lcell_ff \inst4|registers[27][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][6]~regout ));

// Location: LCCOMB_X52_Y25_N28
cycloneii_lcell_comb \inst4|data1[6]~532 (
// Equation(s):
// \inst4|data1[6]~532_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][6]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][6]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~532 .lut_mask = 16'hCCE2;
defparam \inst4|data1[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N27
cycloneii_lcell_ff \inst4|registers[23][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][6]~regout ));

// Location: LCCOMB_X52_Y25_N26
cycloneii_lcell_comb \inst4|data1[6]~533 (
// Equation(s):
// \inst4|data1[6]~533_combout  = (\inst4|data1[6]~532_combout  & ((\inst4|registers[31][6]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[6]~532_combout  & (((\inst4|registers[23][6]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][6]~regout ),
	.datab(\inst4|data1[6]~532_combout ),
	.datac(\inst4|registers[23][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~533 .lut_mask = 16'hB8CC;
defparam \inst4|data1[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneii_lcell_comb \inst4|data1[6]~525 (
// Equation(s):
// \inst4|data1[6]~525_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers[25][6]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][6]~regout ))))

	.dataa(\inst4|registers[17][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[25][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~525 .lut_mask = 16'hFC22;
defparam \inst4|data1[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N17
cycloneii_lcell_ff \inst4|registers[21][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][6]~regout ));

// Location: LCCOMB_X52_Y24_N16
cycloneii_lcell_comb \inst4|data1[6]~526 (
// Equation(s):
// \inst4|data1[6]~526_combout  = (\inst4|data1[6]~525_combout  & ((\inst4|registers[29][6]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[6]~525_combout  & (((\inst4|registers[21][6]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[29][6]~regout ),
	.datab(\inst4|data1[6]~525_combout ),
	.datac(\inst4|registers[21][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~526 .lut_mask = 16'hB8CC;
defparam \inst4|data1[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneii_lcell_comb \inst4|data1[6]~534 (
// Equation(s):
// \inst4|data1[6]~534_combout  = (\inst4|data1[6]~531_combout  & ((\inst4|data1[6]~533_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[6]~531_combout  & (((\inst4|data1[6]~526_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[6]~531_combout ),
	.datab(\inst4|data1[6]~533_combout ),
	.datac(\inst4|data1[6]~526_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~534 .lut_mask = 16'hD8AA;
defparam \inst4|data1[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N23
cycloneii_lcell_ff \inst4|registers[13][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][6]~regout ));

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \inst4|data1[6]~542 (
// Equation(s):
// \inst4|data1[6]~542_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][6]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][6]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[12][6]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~542 .lut_mask = 16'hCCE2;
defparam \inst4|data1[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N17
cycloneii_lcell_ff \inst4|registers[14][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][6]~regout ));

// Location: LCFF_X63_Y30_N17
cycloneii_lcell_ff \inst4|registers[15][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[6]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][6]~regout ));

// Location: LCCOMB_X52_Y29_N16
cycloneii_lcell_comb \inst4|data1[6]~543 (
// Equation(s):
// \inst4|data1[6]~543_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[6]~542_combout  & ((\inst4|registers[15][6]~regout ))) # (!\inst4|data1[6]~542_combout  & (\inst4|registers[14][6]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[6]~542_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|data1[6]~542_combout ),
	.datac(\inst4|registers[14][6]~regout ),
	.datad(\inst4|registers[15][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~543 .lut_mask = 16'hEC64;
defparam \inst4|data1[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N23
cycloneii_lcell_ff \inst4|registers[8][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][6]~regout ));

// Location: LCFF_X62_Y24_N3
cycloneii_lcell_ff \inst4|registers[10][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][6]~regout ));

// Location: LCCOMB_X62_Y24_N2
cycloneii_lcell_comb \inst4|data1[6]~537 (
// Equation(s):
// \inst4|data1[6]~537_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[10][6]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[8][6]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[8][6]~regout ),
	.datac(\inst4|registers[10][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~537 .lut_mask = 16'hFA44;
defparam \inst4|data1[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N25
cycloneii_lcell_ff \inst4|registers[9][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][6]~regout ));

// Location: LCFF_X62_Y23_N19
cycloneii_lcell_ff \inst4|registers[11][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][6]~regout ));

// Location: LCCOMB_X62_Y23_N24
cycloneii_lcell_comb \inst4|data1[6]~538 (
// Equation(s):
// \inst4|data1[6]~538_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[6]~537_combout  & ((\inst4|registers[11][6]~regout ))) # (!\inst4|data1[6]~537_combout  & (\inst4|registers[9][6]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[6]~537_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[6]~537_combout ),
	.datac(\inst4|registers[9][6]~regout ),
	.datad(\inst4|registers[11][6]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~538 .lut_mask = 16'hEC64;
defparam \inst4|data1[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N5
cycloneii_lcell_ff \inst4|registers[1][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][6]~regout ));

// Location: LCFF_X51_Y24_N27
cycloneii_lcell_ff \inst4|registers[3][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][6]~regout ));

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \inst4|data1[6]~540 (
// Equation(s):
// \inst4|data1[6]~540_combout  = (\inst4|data1[6]~539_combout  & (((\inst4|registers[3][6]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[6]~539_combout  & (\inst4|registers[1][6]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[6]~539_combout ),
	.datab(\inst4|registers[1][6]~regout ),
	.datac(\inst4|registers[3][6]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~540 .lut_mask = 16'hE4AA;
defparam \inst4|data1[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneii_lcell_comb \inst4|data1[6]~541 (
// Equation(s):
// \inst4|data1[6]~541_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[6]~538_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[6]~540_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[6]~538_combout ),
	.datac(\inst4|data1[6]~540_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~541 .lut_mask = 16'hAAD8;
defparam \inst4|data1[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneii_lcell_comb \inst4|data1[6]~544 (
// Equation(s):
// \inst4|data1[6]~544_combout  = (\inst4|data1[6]~541_combout  & (((\inst4|data1[6]~543_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[6]~541_combout  & (\inst4|data1[6]~536_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[6]~536_combout ),
	.datab(\inst4|data1[6]~543_combout ),
	.datac(\inst4|data1[6]~541_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~544 .lut_mask = 16'hCAF0;
defparam \inst4|data1[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneii_lcell_comb \inst4|data1[6]~545 (
// Equation(s):
// \inst4|data1[6]~545_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[6]~534_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[6]~544_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|data1[6]~534_combout ),
	.datad(\inst4|data1[6]~544_combout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~545 .lut_mask = 16'hD1C0;
defparam \inst4|data1[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneii_lcell_comb \inst6|Mux25~4 (
// Equation(s):
// \inst6|Mux25~4_combout  = (\inst6|Add0~12_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~12_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~4 .lut_mask = 16'h444C;
defparam \inst6|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneii_lcell_comb \inst6|Mux25~2 (
// Equation(s):
// \inst6|Mux25~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~12_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux25~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux25~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst6|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~2 .lut_mask = 16'hE545;
defparam \inst6|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneii_lcell_comb \inst6|Mux25~3 (
// Equation(s):
// \inst6|Mux25~3_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[6]~25_combout  & ((\inst4|data1[6]~545_combout ) # (!\inst6|Mux25~2_combout ))) # (!\inst30|out[6]~25_combout  & (\inst4|data1[6]~545_combout  & !\inst6|Mux25~2_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux25~2_combout ))))

	.dataa(\inst30|out[6]~25_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[6]~545_combout ),
	.datad(\inst6|Mux25~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~3 .lut_mask = 16'hB3C8;
defparam \inst6|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~587_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~587_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~587_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~587_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 .lut_mask = 16'hF588;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneii_lcell_comb \inst3|out[4]~27 (
// Equation(s):
// \inst3|out[4]~27_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux27~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux27~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ),
	.cin(gnd),
	.combout(\inst3|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[4]~27 .lut_mask = 16'hFC0C;
defparam \inst3|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneii_lcell_comb \inst1|out[4]~34 (
// Equation(s):
// \inst1|out[4]~34_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~4_combout )) # (!\inst36|Jal~combout  & ((\inst3|out[4]~27_combout )))

	.dataa(\inst36|Jal~combout ),
	.datab(vcc),
	.datac(\inst12|inst|Add0~4_combout ),
	.datad(\inst3|out[4]~27_combout ),
	.cin(gnd),
	.combout(\inst1|out[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[4]~34 .lut_mask = 16'hF5A0;
defparam \inst1|out[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N1
cycloneii_lcell_ff \inst4|registers[17][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][4]~regout ));

// Location: LCFF_X57_Y25_N19
cycloneii_lcell_ff \inst4|registers[25][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][4]~regout ));

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \inst4|data1[4]~567 (
// Equation(s):
// \inst4|data1[4]~567_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][4]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][4]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][4]~regout ),
	.datac(\inst4|registers[25][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~567 .lut_mask = 16'hAAE4;
defparam \inst4|data1[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N31
cycloneii_lcell_ff \inst4|registers[21][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][4]~regout ));

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \inst4|data1[4]~568 (
// Equation(s):
// \inst4|data1[4]~568_combout  = (\inst4|data1[4]~567_combout  & ((\inst4|registers[29][4]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[4]~567_combout  & (((\inst4|registers[21][4]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[29][4]~regout ),
	.datab(\inst4|data1[4]~567_combout ),
	.datac(\inst4|registers[21][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~568 .lut_mask = 16'hB8CC;
defparam \inst4|data1[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N15
cycloneii_lcell_ff \inst4|registers[30][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][4]~regout ));

// Location: LCFF_X53_Y29_N21
cycloneii_lcell_ff \inst4|registers[26][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][4]~regout ));

// Location: LCFF_X53_Y30_N27
cycloneii_lcell_ff \inst4|registers[18][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][4]~regout ));

// Location: LCFF_X53_Y30_N9
cycloneii_lcell_ff \inst4|registers[22][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][4]~regout ));

// Location: LCCOMB_X53_Y30_N8
cycloneii_lcell_comb \inst4|data1[4]~569 (
// Equation(s):
// \inst4|data1[4]~569_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][4]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][4]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers[18][4]~regout ),
	.datac(\inst4|registers[22][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~569 .lut_mask = 16'hAAE4;
defparam \inst4|data1[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \inst4|data1[4]~570 (
// Equation(s):
// \inst4|data1[4]~570_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[4]~569_combout  & (\inst4|registers[30][4]~regout )) # (!\inst4|data1[4]~569_combout  & ((\inst4|registers[26][4]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[4]~569_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[30][4]~regout ),
	.datac(\inst4|registers[26][4]~regout ),
	.datad(\inst4|data1[4]~569_combout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~570 .lut_mask = 16'hDDA0;
defparam \inst4|data1[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneii_lcell_comb \inst4|data1[4]~573 (
// Equation(s):
// \inst4|data1[4]~573_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[4]~570_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[4]~572_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[4]~572_combout ),
	.datab(\inst4|data1[4]~570_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~573 .lut_mask = 16'hF0CA;
defparam \inst4|data1[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneii_lcell_comb \inst4|data1[4]~576 (
// Equation(s):
// \inst4|data1[4]~576_combout  = (\inst4|data1[4]~573_combout  & ((\inst4|data1[4]~575_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[4]~573_combout  & (((\inst4|data1[4]~568_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[4]~575_combout ),
	.datab(\inst4|data1[4]~568_combout ),
	.datac(\inst4|data1[4]~573_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~576 .lut_mask = 16'hACF0;
defparam \inst4|data1[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N21
cycloneii_lcell_ff \inst4|registers[6][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][4]~regout ));

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \inst4|data1[4]~578 (
// Equation(s):
// \inst4|data1[4]~578_combout  = (\inst4|data1[4]~577_combout  & ((\inst4|registers[7][4]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[4]~577_combout  & (((\inst4|registers[6][4]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|data1[4]~577_combout ),
	.datab(\inst4|registers[7][4]~regout ),
	.datac(\inst4|registers[6][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~578 .lut_mask = 16'hD8AA;
defparam \inst4|data1[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N27
cycloneii_lcell_ff \inst4|registers[15][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[4]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][4]~regout ));

// Location: LCFF_X52_Y29_N11
cycloneii_lcell_ff \inst4|registers[14][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][4]~regout ));

// Location: LCFF_X52_Y29_N29
cycloneii_lcell_ff \inst4|registers[12][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][4]~regout ));

// Location: LCFF_X53_Y27_N1
cycloneii_lcell_ff \inst4|registers[13][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][4]~regout ));

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \inst4|data1[4]~584 (
// Equation(s):
// \inst4|data1[4]~584_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[13][4]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][4]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][4]~regout ),
	.datac(\inst4|registers[13][4]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~584 .lut_mask = 16'hFA44;
defparam \inst4|data1[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneii_lcell_comb \inst4|data1[4]~585 (
// Equation(s):
// \inst4|data1[4]~585_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[4]~584_combout  & (\inst4|registers[15][4]~regout )) # (!\inst4|data1[4]~584_combout  & ((\inst4|registers[14][4]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[4]~584_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[15][4]~regout ),
	.datac(\inst4|registers[14][4]~regout ),
	.datad(\inst4|data1[4]~584_combout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~585 .lut_mask = 16'hDDA0;
defparam \inst4|data1[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneii_lcell_comb \inst4|data1[4]~586 (
// Equation(s):
// \inst4|data1[4]~586_combout  = (\inst4|data1[4]~583_combout  & (((\inst4|data1[4]~585_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[4]~583_combout  & (\inst4|data1[4]~578_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[4]~583_combout ),
	.datab(\inst4|data1[4]~578_combout ),
	.datac(\inst4|data1[4]~585_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~586 .lut_mask = 16'hE4AA;
defparam \inst4|data1[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneii_lcell_comb \inst4|data1[4]~587 (
// Equation(s):
// \inst4|data1[4]~587_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[4]~576_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[4]~586_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|data1[4]~576_combout ),
	.datad(\inst4|data1[4]~586_combout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~587 .lut_mask = 16'hD1C0;
defparam \inst4|data1[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneii_lcell_comb \inst6|Mux27~4 (
// Equation(s):
// \inst6|Mux27~4_combout  = (\inst6|Add0~8_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~8_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~4 .lut_mask = 16'h444C;
defparam \inst6|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneii_lcell_comb \inst6|Mux27~2 (
// Equation(s):
// \inst6|Mux27~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~8_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux27~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux27~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst6|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~2 .lut_mask = 16'hE545;
defparam \inst6|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneii_lcell_comb \inst30|out[4]~27 (
// Equation(s):
// \inst30|out[4]~27_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[4]~587_combout ))

	.dataa(\inst4|data2[4]~587_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\inst30|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[4]~27 .lut_mask = 16'hFA0A;
defparam \inst30|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneii_lcell_comb \inst6|Mux27~3 (
// Equation(s):
// \inst6|Mux27~3_combout  = (\inst6|Mux0~6_combout  & ((\inst6|Mux27~2_combout  & (\inst30|out[4]~27_combout  & \inst4|data1[4]~587_combout )) # (!\inst6|Mux27~2_combout  & ((\inst30|out[4]~27_combout ) # (\inst4|data1[4]~587_combout ))))) # 
// (!\inst6|Mux0~6_combout  & (\inst6|Mux27~2_combout ))

	.dataa(\inst6|Mux0~6_combout ),
	.datab(\inst6|Mux27~2_combout ),
	.datac(\inst30|out[4]~27_combout ),
	.datad(\inst4|data1[4]~587_combout ),
	.cin(gnd),
	.combout(\inst6|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~3 .lut_mask = 16'hE664;
defparam \inst6|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~650_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 .lut_mask = 16'hFC0A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~650_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 .lut_mask = 16'hBC8C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneii_lcell_comb \inst1|out[1]~37 (
// Equation(s):
// \inst1|out[1]~37_combout  = (!\inst36|Jal~combout  & ((\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ),
	.cin(gnd),
	.combout(\inst1|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[1]~37 .lut_mask = 16'h0E02;
defparam \inst1|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N7
cycloneii_lcell_ff \inst4|registers[7][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][1]~regout ));

// Location: LCFF_X54_Y28_N19
cycloneii_lcell_ff \inst4|registers[4][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][1]~regout ));

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \inst4|data2[1]~642 (
// Equation(s):
// \inst4|data2[1]~642_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[6][1]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[4][1]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[6][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[4][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~642 .lut_mask = 16'hCCB8;
defparam \inst4|data2[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneii_lcell_comb \inst4|data2[1]~643 (
// Equation(s):
// \inst4|data2[1]~643_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[1]~642_combout  & ((\inst4|registers[7][1]~regout ))) # (!\inst4|data2[1]~642_combout  & (\inst4|registers[5][1]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[1]~642_combout ))))

	.dataa(\inst4|registers[5][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[7][1]~regout ),
	.datad(\inst4|data2[1]~642_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~643 .lut_mask = 16'hF388;
defparam \inst4|data2[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N9
cycloneii_lcell_ff \inst4|registers[2][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[2][1]~regout ));

// Location: LCFF_X54_Y31_N27
cycloneii_lcell_ff \inst4|registers[3][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][1]~regout ));

// Location: LCCOMB_X54_Y31_N26
cycloneii_lcell_comb \inst4|data2[1]~645 (
// Equation(s):
// \inst4|data2[1]~645_combout  = (\inst4|data2[1]~644_combout  & (((\inst4|registers[3][1]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[1]~644_combout  & (\inst4|registers[2][1]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[1]~644_combout ),
	.datab(\inst4|registers[2][1]~regout ),
	.datac(\inst4|registers[3][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~645 .lut_mask = 16'hE4AA;
defparam \inst4|data2[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneii_lcell_comb \inst4|data2[1]~646 (
// Equation(s):
// \inst4|data2[1]~646_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[1]~643_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|data2[1]~645_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[1]~643_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[1]~645_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~646 .lut_mask = 16'hADA8;
defparam \inst4|data2[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N29
cycloneii_lcell_ff \inst4|registers[10][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][1]~regout ));

// Location: LCFF_X59_Y23_N15
cycloneii_lcell_ff \inst4|registers[11][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][1]~regout ));

// Location: LCCOMB_X59_Y23_N14
cycloneii_lcell_comb \inst4|data2[1]~641 (
// Equation(s):
// \inst4|data2[1]~641_combout  = (\inst4|data2[1]~640_combout  & (((\inst4|registers[11][1]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[1]~640_combout  & (\inst4|registers[10][1]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[1]~640_combout ),
	.datab(\inst4|registers[10][1]~regout ),
	.datac(\inst4|registers[11][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~641 .lut_mask = 16'hE4AA;
defparam \inst4|data2[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \inst4|data2[1]~649 (
// Equation(s):
// \inst4|data2[1]~649_combout  = (\inst4|data2[1]~646_combout  & ((\inst4|data2[1]~648_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[1]~646_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|data2[1]~641_combout ))))

	.dataa(\inst4|data2[1]~648_combout ),
	.datab(\inst4|data2[1]~646_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[1]~641_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~649 .lut_mask = 16'hBC8C;
defparam \inst4|data2[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneii_lcell_comb \inst4|data2[1]~650 (
// Equation(s):
// \inst4|data2[1]~650_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[1]~639_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[1]~649_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[1]~639_combout ),
	.datab(\inst4|data2[1]~649_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~650 .lut_mask = 16'hAA0C;
defparam \inst4|data2[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneii_lcell_comb \inst30|out[1]~30 (
// Equation(s):
// \inst30|out[1]~30_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[1]~650_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[1]~650_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst30|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[1]~30 .lut_mask = 16'hFC0C;
defparam \inst30|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneii_lcell_comb \inst30|out[0]~31 (
// Equation(s):
// \inst30|out[0]~31_combout  = (\inst36|OrigUla~combout  & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[0]~671_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\inst4|data2[0]~671_combout ),
	.cin(gnd),
	.combout(\inst30|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[0]~31 .lut_mask = 16'hF3C0;
defparam \inst30|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneii_lcell_comb \inst6|Add1~2 (
// Equation(s):
// \inst6|Add1~2_combout  = (\inst4|data1[1]~650_combout  & ((\inst30|out[1]~30_combout  & (!\inst6|Add1~1 )) # (!\inst30|out[1]~30_combout  & (\inst6|Add1~1  & VCC)))) # (!\inst4|data1[1]~650_combout  & ((\inst30|out[1]~30_combout  & ((\inst6|Add1~1 ) # 
// (GND))) # (!\inst30|out[1]~30_combout  & (!\inst6|Add1~1 ))))
// \inst6|Add1~3  = CARRY((\inst4|data1[1]~650_combout  & (\inst30|out[1]~30_combout  & !\inst6|Add1~1 )) # (!\inst4|data1[1]~650_combout  & ((\inst30|out[1]~30_combout ) # (!\inst6|Add1~1 ))))

	.dataa(\inst4|data1[1]~650_combout ),
	.datab(\inst30|out[1]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~1 ),
	.combout(\inst6|Add1~2_combout ),
	.cout(\inst6|Add1~3 ));
// synopsys translate_off
defparam \inst6|Add1~2 .lut_mask = 16'h694D;
defparam \inst6|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneii_lcell_comb \inst6|Add1~4 (
// Equation(s):
// \inst6|Add1~4_combout  = ((\inst4|data1[2]~629_combout  $ (\inst30|out[2]~29_combout  $ (\inst6|Add1~3 )))) # (GND)
// \inst6|Add1~5  = CARRY((\inst4|data1[2]~629_combout  & ((!\inst6|Add1~3 ) # (!\inst30|out[2]~29_combout ))) # (!\inst4|data1[2]~629_combout  & (!\inst30|out[2]~29_combout  & !\inst6|Add1~3 )))

	.dataa(\inst4|data1[2]~629_combout ),
	.datab(\inst30|out[2]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~3 ),
	.combout(\inst6|Add1~4_combout ),
	.cout(\inst6|Add1~5 ));
// synopsys translate_off
defparam \inst6|Add1~4 .lut_mask = 16'h962B;
defparam \inst6|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneii_lcell_comb \inst6|Mux28~4 (
// Equation(s):
// \inst6|Mux28~4_combout  = (\inst6|Add0~6_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\inst6|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst6|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~4 .lut_mask = 16'h1F00;
defparam \inst6|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneii_lcell_comb \inst6|Mux28~2 (
// Equation(s):
// \inst6|Mux28~2_combout  = (\inst6|Mux17~4_combout  & (\inst6|Mux17~3_combout  & (\inst6|Add1~6_combout ))) # (!\inst6|Mux17~4_combout  & (((\inst6|Mux28~4_combout )) # (!\inst6|Mux17~3_combout )))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux17~3_combout ),
	.datac(\inst6|Add1~6_combout ),
	.datad(\inst6|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~2 .lut_mask = 16'hD591;
defparam \inst6|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneii_lcell_comb \inst6|Mux28~3 (
// Equation(s):
// \inst6|Mux28~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[3]~608_combout  & ((\inst30|out[3]~28_combout ) # (!\inst6|Mux28~2_combout ))) # (!\inst4|data1[3]~608_combout  & (!\inst6|Mux28~2_combout  & \inst30|out[3]~28_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux28~2_combout ))))

	.dataa(\inst4|data1[3]~608_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst6|Mux28~2_combout ),
	.datad(\inst30|out[3]~28_combout ),
	.cin(gnd),
	.combout(\inst6|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~3 .lut_mask = 16'hBC38;
defparam \inst6|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~629_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 .lut_mask = 16'hFC22;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~629_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 .lut_mask = 16'hBCB0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneii_lcell_comb \inst3|out[2]~29 (
// Equation(s):
// \inst3|out[2]~29_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux29~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux29~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.cin(gnd),
	.combout(\inst3|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[2]~29 .lut_mask = 16'hFA50;
defparam \inst3|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneii_lcell_comb \inst1|out[2]~36 (
// Equation(s):
// \inst1|out[2]~36_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~0_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[2]~29_combout ))

	.dataa(vcc),
	.datab(\inst36|Jal~combout ),
	.datac(\inst3|out[2]~29_combout ),
	.datad(\inst12|inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst1|out[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[2]~36 .lut_mask = 16'hFC30;
defparam \inst1|out[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \inst4|registers[13][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][2]~regout ));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \inst4|data1[2]~626 (
// Equation(s):
// \inst4|data1[2]~626_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers[13][2]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[12][2]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[12][2]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~626 .lut_mask = 16'hCCE2;
defparam \inst4|data1[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneii_lcell_comb \inst4|data1[2]~627 (
// Equation(s):
// \inst4|data1[2]~627_combout  = (\inst4|data1[2]~626_combout  & ((\inst4|registers[15][2]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[2]~626_combout  & (((\inst4|registers[14][2]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[15][2]~regout ),
	.datab(\inst4|data1[2]~626_combout ),
	.datac(\inst4|registers[14][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~627 .lut_mask = 16'hB8CC;
defparam \inst4|data1[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneii_lcell_comb \inst4|data1[2]~622 (
// Equation(s):
// \inst4|data1[2]~622_combout  = (\inst4|data1[2]~621_combout  & ((\inst4|registers[11][2]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[2]~621_combout  & (((\inst4|registers[9][2]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[2]~621_combout ),
	.datab(\inst4|registers[11][2]~regout ),
	.datac(\inst4|registers[9][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~622 .lut_mask = 16'hD8AA;
defparam \inst4|data1[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N19
cycloneii_lcell_ff \inst4|registers[1][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][2]~regout ));

// Location: LCFF_X56_Y22_N1
cycloneii_lcell_ff \inst4|registers[3][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][2]~regout ));

// Location: LCCOMB_X56_Y22_N0
cycloneii_lcell_comb \inst4|data1[2]~624 (
// Equation(s):
// \inst4|data1[2]~624_combout  = (\inst4|data1[2]~623_combout  & (((\inst4|registers[3][2]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[2]~623_combout  & (\inst4|registers[1][2]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[2]~623_combout ),
	.datab(\inst4|registers[1][2]~regout ),
	.datac(\inst4|registers[3][2]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~624 .lut_mask = 16'hE4AA;
defparam \inst4|data1[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneii_lcell_comb \inst4|data1[2]~625 (
// Equation(s):
// \inst4|data1[2]~625_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[2]~622_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[2]~624_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|data1[2]~622_combout ),
	.datac(\inst4|data1[2]~624_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~625 .lut_mask = 16'hAAD8;
defparam \inst4|data1[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneii_lcell_comb \inst4|data1[2]~628 (
// Equation(s):
// \inst4|data1[2]~628_combout  = (\inst4|data1[2]~625_combout  & (((\inst4|data1[2]~627_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[2]~625_combout  & (\inst4|data1[2]~620_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[2]~620_combout ),
	.datab(\inst4|data1[2]~627_combout ),
	.datac(\inst4|data1[2]~625_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~628 .lut_mask = 16'hCAF0;
defparam \inst4|data1[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneii_lcell_comb \inst4|data1[2]~629 (
// Equation(s):
// \inst4|data1[2]~629_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[2]~618_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & 
// \inst4|data1[2]~628_combout ))))

	.dataa(\inst4|data1[2]~618_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[2]~628_combout ),
	.cin(gnd),
	.combout(\inst4|data1[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~629 .lut_mask = 16'hA3A0;
defparam \inst4|data1[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneii_lcell_comb \inst6|Mux29~3 (
// Equation(s):
// \inst6|Mux29~3_combout  = (\inst6|Mux29~2_combout  & (((\inst4|data1[2]~629_combout  & \inst30|out[2]~29_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux29~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[2]~629_combout ) # 
// (\inst30|out[2]~29_combout ))))

	.dataa(\inst6|Mux29~2_combout ),
	.datab(\inst4|data1[2]~629_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[2]~29_combout ),
	.cin(gnd),
	.combout(\inst6|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~461_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~461_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// !\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 .lut_mask = 16'hF0AC;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 .lut_mask = 16'hCAF0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneii_lcell_comb \inst3|out[10]~21 (
// Equation(s):
// \inst3|out[10]~21_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux21~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[10]~21 .lut_mask = 16'hCFC0;
defparam \inst3|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneii_lcell_comb \inst1|out[10]~28 (
// Equation(s):
// \inst1|out[10]~28_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~16_combout )) # (!\inst36|Jal~combout  & ((\inst3|out[10]~21_combout )))

	.dataa(\inst36|Jal~combout ),
	.datab(\inst12|inst|Add0~16_combout ),
	.datac(vcc),
	.datad(\inst3|out[10]~21_combout ),
	.cin(gnd),
	.combout(\inst1|out[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[10]~28 .lut_mask = 16'hDD88;
defparam \inst1|out[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N23
cycloneii_lcell_ff \inst4|registers[4][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[4][10]~regout ));

// Location: LCFF_X54_Y26_N29
cycloneii_lcell_ff \inst4|registers[5][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][10]~regout ));

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \inst4|data1[10]~451 (
// Equation(s):
// \inst4|data1[10]~451_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[5][10]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[4][10]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[4][10]~regout ),
	.datac(\inst4|registers[5][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~451 .lut_mask = 16'hFA44;
defparam \inst4|data1[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \inst4|data1[10]~452 (
// Equation(s):
// \inst4|data1[10]~452_combout  = (\inst4|data1[10]~451_combout  & ((\inst4|registers[7][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[10]~451_combout  & (((\inst4|registers[6][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[7][10]~regout ),
	.datab(\inst4|data1[10]~451_combout ),
	.datac(\inst4|registers[6][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~452 .lut_mask = 16'hB8CC;
defparam \inst4|data1[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \inst4|data1[10]~458 (
// Equation(s):
// \inst4|data1[10]~458_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers[13][10]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers[12][10]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[13][10]~regout ),
	.datad(\inst4|registers[12][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~458 .lut_mask = 16'hD9C8;
defparam \inst4|data1[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N11
cycloneii_lcell_ff \inst4|registers[14][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][10]~regout ));

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \inst4|data1[10]~459 (
// Equation(s):
// \inst4|data1[10]~459_combout  = (\inst4|data1[10]~458_combout  & ((\inst4|registers[15][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|data1[10]~458_combout  & (((\inst4|registers[14][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers[15][10]~regout ),
	.datab(\inst4|data1[10]~458_combout ),
	.datac(\inst4|registers[14][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~459 .lut_mask = 16'hB8CC;
defparam \inst4|data1[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \inst4|data1[10]~460 (
// Equation(s):
// \inst4|data1[10]~460_combout  = (\inst4|data1[10]~457_combout  & (((\inst4|data1[10]~459_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[10]~457_combout  & (\inst4|data1[10]~452_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[10]~457_combout ),
	.datab(\inst4|data1[10]~452_combout ),
	.datac(\inst4|data1[10]~459_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~460 .lut_mask = 16'hE4AA;
defparam \inst4|data1[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneii_lcell_comb \inst4|data1[10]~448 (
// Equation(s):
// \inst4|data1[10]~448_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][10]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][10]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][10]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~448 .lut_mask = 16'hCCE2;
defparam \inst4|data1[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneii_lcell_comb \inst4|data1[10]~449 (
// Equation(s):
// \inst4|data1[10]~449_combout  = (\inst4|data1[10]~448_combout  & ((\inst4|registers[31][10]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[10]~448_combout  & (((\inst4|registers[23][10]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][10]~regout ),
	.datab(\inst4|data1[10]~448_combout ),
	.datac(\inst4|registers[23][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~449 .lut_mask = 16'hB8CC;
defparam \inst4|data1[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
cycloneii_lcell_comb \inst4|data1[10]~441 (
// Equation(s):
// \inst4|data1[10]~441_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[25][10]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[17][10]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[17][10]~regout ),
	.datac(\inst4|registers[25][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~441 .lut_mask = 16'hAAE4;
defparam \inst4|data1[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneii_lcell_comb \inst4|data1[10]~442 (
// Equation(s):
// \inst4|data1[10]~442_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[10]~441_combout  & ((\inst4|registers[29][10]~regout ))) # (!\inst4|data1[10]~441_combout  & (\inst4|registers[21][10]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[10]~441_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|data1[10]~441_combout ),
	.datac(\inst4|registers[21][10]~regout ),
	.datad(\inst4|registers[29][10]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~442 .lut_mask = 16'hEC64;
defparam \inst4|data1[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N21
cycloneii_lcell_ff \inst4|registers[24][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][10]~regout ));

// Location: LCFF_X60_Y26_N5
cycloneii_lcell_ff \inst4|registers[16][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][10]~regout ));

// Location: LCFF_X62_Y28_N23
cycloneii_lcell_ff \inst4|registers[20][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][10]~regout ));

// Location: LCCOMB_X62_Y28_N22
cycloneii_lcell_comb \inst4|data1[10]~445 (
// Equation(s):
// \inst4|data1[10]~445_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[20][10]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[16][10]~regout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers[16][10]~regout ),
	.datac(\inst4|registers[20][10]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~445 .lut_mask = 16'hFA44;
defparam \inst4|data1[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \inst4|data1[10]~446 (
// Equation(s):
// \inst4|data1[10]~446_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[10]~445_combout  & (\inst4|registers[28][10]~regout )) # (!\inst4|data1[10]~445_combout  & ((\inst4|registers[24][10]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[10]~445_combout ))))

	.dataa(\inst4|registers[28][10]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[24][10]~regout ),
	.datad(\inst4|data1[10]~445_combout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~446 .lut_mask = 16'hBBC0;
defparam \inst4|data1[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \inst4|data1[10]~447 (
// Equation(s):
// \inst4|data1[10]~447_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[10]~444_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[10]~446_combout )))))

	.dataa(\inst4|data1[10]~444_combout ),
	.datab(\inst4|data1[10]~446_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~447 .lut_mask = 16'hFA0C;
defparam \inst4|data1[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \inst4|data1[10]~450 (
// Equation(s):
// \inst4|data1[10]~450_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[10]~447_combout  & (\inst4|data1[10]~449_combout )) # (!\inst4|data1[10]~447_combout  & ((\inst4|data1[10]~442_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[10]~447_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|data1[10]~449_combout ),
	.datac(\inst4|data1[10]~442_combout ),
	.datad(\inst4|data1[10]~447_combout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~450 .lut_mask = 16'hDDA0;
defparam \inst4|data1[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \inst4|data1[10]~461 (
// Equation(s):
// \inst4|data1[10]~461_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[10]~450_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|data1[10]~460_combout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|data1[10]~460_combout ),
	.datad(\inst4|data1[10]~450_combout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~461 .lut_mask = 16'hBA10;
defparam \inst4|data1[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneii_lcell_comb \inst6|Add0~22 (
// Equation(s):
// \inst6|Add0~22_combout  = (\inst4|data1[11]~440_combout  & ((\inst30|out[11]~20_combout  & (\inst6|Add0~21  & VCC)) # (!\inst30|out[11]~20_combout  & (!\inst6|Add0~21 )))) # (!\inst4|data1[11]~440_combout  & ((\inst30|out[11]~20_combout  & 
// (!\inst6|Add0~21 )) # (!\inst30|out[11]~20_combout  & ((\inst6|Add0~21 ) # (GND)))))
// \inst6|Add0~23  = CARRY((\inst4|data1[11]~440_combout  & (!\inst30|out[11]~20_combout  & !\inst6|Add0~21 )) # (!\inst4|data1[11]~440_combout  & ((!\inst6|Add0~21 ) # (!\inst30|out[11]~20_combout ))))

	.dataa(\inst4|data1[11]~440_combout ),
	.datab(\inst30|out[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~21 ),
	.combout(\inst6|Add0~22_combout ),
	.cout(\inst6|Add0~23 ));
// synopsys translate_off
defparam \inst6|Add0~22 .lut_mask = 16'h9617;
defparam \inst6|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneii_lcell_comb \inst6|Mux20~4 (
// Equation(s):
// \inst6|Mux20~4_combout  = (\inst6|Add0~22_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst6|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~4 .lut_mask = 16'h5700;
defparam \inst6|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneii_lcell_comb \inst6|Mux20~2 (
// Equation(s):
// \inst6|Mux20~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~22_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux20~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux20~4_combout ),
	.datac(\inst6|Add1~22_combout ),
	.datad(\inst6|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~2 .lut_mask = 16'hA0DD;
defparam \inst6|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneii_lcell_comb \inst6|Mux20~3 (
// Equation(s):
// \inst6|Mux20~3_combout  = (\inst6|Mux20~2_combout  & (((\inst4|data1[11]~440_combout  & \inst30|out[11]~20_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux20~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[11]~440_combout ) # 
// (\inst30|out[11]~20_combout ))))

	.dataa(\inst4|data1[11]~440_combout ),
	.datab(\inst6|Mux20~2_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[11]~20_combout ),
	.cin(gnd),
	.combout(\inst6|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneii_lcell_comb \inst3|out[11]~20 (
// Equation(s):
// \inst3|out[11]~20_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux20~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux20~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[11]~20 .lut_mask = 16'hAFA0;
defparam \inst3|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneii_lcell_comb \inst1|out[11]~27 (
// Equation(s):
// \inst1|out[11]~27_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~18_combout )) # (!\inst36|Jal~combout  & ((\inst3|out[11]~20_combout )))

	.dataa(\inst12|inst|Add0~18_combout ),
	.datab(vcc),
	.datac(\inst3|out[11]~20_combout ),
	.datad(\inst36|Jal~combout ),
	.cin(gnd),
	.combout(\inst1|out[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[11]~27 .lut_mask = 16'hAAF0;
defparam \inst1|out[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N31
cycloneii_lcell_ff \inst4|registers[26][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][11]~regout ));

// Location: LCFF_X53_Y24_N1
cycloneii_lcell_ff \inst4|registers[18][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][11]~regout ));

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \inst4|data2[11]~420 (
// Equation(s):
// \inst4|data2[11]~420_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][11]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][11]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[26][11]~regout ),
	.datac(\inst4|registers[18][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~420 .lut_mask = 16'hAAD8;
defparam \inst4|data2[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N15
cycloneii_lcell_ff \inst4|registers[30][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][11]~regout ));

// Location: LCCOMB_X54_Y30_N14
cycloneii_lcell_comb \inst4|data2[11]~421 (
// Equation(s):
// \inst4|data2[11]~421_combout  = (\inst4|data2[11]~420_combout  & (((\inst4|registers[30][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[11]~420_combout  & (\inst4|registers[22][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[22][11]~regout ),
	.datab(\inst4|data2[11]~420_combout ),
	.datac(\inst4|registers[30][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~421 .lut_mask = 16'hE2CC;
defparam \inst4|data2[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N19
cycloneii_lcell_ff \inst4|registers[31][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][11]~regout ));

// Location: LCFF_X52_Y25_N25
cycloneii_lcell_ff \inst4|registers[27][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][11]~regout ));

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \inst4|data2[11]~428 (
// Equation(s):
// \inst4|data2[11]~428_combout  = (\inst4|data2[11]~427_combout  & (((\inst4|registers[31][11]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[11]~427_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][11]~regout ))))

	.dataa(\inst4|data2[11]~427_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][11]~regout ),
	.datad(\inst4|registers[27][11]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~428 .lut_mask = 16'hE6A2;
defparam \inst4|data2[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \inst4|data2[11]~429 (
// Equation(s):
// \inst4|data2[11]~429_combout  = (\inst4|data2[11]~426_combout  & (((\inst4|data2[11]~428_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[11]~426_combout  & (\inst4|data2[11]~421_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst4|data2[11]~426_combout ),
	.datab(\inst4|data2[11]~421_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|data2[11]~428_combout ),
	.cin(gnd),
	.combout(\inst4|data2[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~429 .lut_mask = 16'hEA4A;
defparam \inst4|data2[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N23
cycloneii_lcell_ff \inst4|registers[1][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][11]~regout ));

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \inst4|data2[11]~434 (
// Equation(s):
// \inst4|data2[11]~434_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[1][11]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[0][11]~regout ))))

	.dataa(\inst4|registers[0][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers[1][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~434 .lut_mask = 16'hFC22;
defparam \inst4|data2[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N27
cycloneii_lcell_ff \inst4|registers[3][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[3][11]~regout ));

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \inst4|data2[11]~435 (
// Equation(s):
// \inst4|data2[11]~435_combout  = (\inst4|data2[11]~434_combout  & (((\inst4|registers[3][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[11]~434_combout  & (\inst4|registers[2][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[2][11]~regout ),
	.datab(\inst4|data2[11]~434_combout ),
	.datac(\inst4|registers[3][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~435 .lut_mask = 16'hE2CC;
defparam \inst4|data2[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \inst4|data2[11]~436 (
// Equation(s):
// \inst4|data2[11]~436_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[11]~433_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[11]~435_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[11]~433_combout ),
	.datab(\inst4|data2[11]~435_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~436 .lut_mask = 16'hF0AC;
defparam \inst4|data2[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y23_N25
cycloneii_lcell_ff \inst4|registers[8][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][11]~regout ));

// Location: LCCOMB_X60_Y23_N24
cycloneii_lcell_comb \inst4|data2[11]~430 (
// Equation(s):
// \inst4|data2[11]~430_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[9][11]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers[8][11]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[9][11]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[8][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~430 .lut_mask = 16'hCCB8;
defparam \inst4|data2[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N31
cycloneii_lcell_ff \inst4|registers[11][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][11]~regout ));

// Location: LCCOMB_X59_Y23_N30
cycloneii_lcell_comb \inst4|data2[11]~431 (
// Equation(s):
// \inst4|data2[11]~431_combout  = (\inst4|data2[11]~430_combout  & (((\inst4|registers[11][11]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[11]~430_combout  & (\inst4|registers[10][11]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[10][11]~regout ),
	.datab(\inst4|data2[11]~430_combout ),
	.datac(\inst4|registers[11][11]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~431 .lut_mask = 16'hE2CC;
defparam \inst4|data2[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \inst4|data2[11]~439 (
// Equation(s):
// \inst4|data2[11]~439_combout  = (\inst4|data2[11]~436_combout  & ((\inst4|data2[11]~438_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[11]~436_combout  & (((\inst4|data2[11]~431_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[11]~438_combout ),
	.datab(\inst4|data2[11]~436_combout ),
	.datac(\inst4|data2[11]~431_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~439 .lut_mask = 16'hB8CC;
defparam \inst4|data2[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
cycloneii_lcell_comb \inst4|data2[11]~440 (
// Equation(s):
// \inst4|data2[11]~440_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[11]~429_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[11]~439_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|data2[11]~429_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|data2[11]~439_combout ),
	.cin(gnd),
	.combout(\inst4|data2[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~440 .lut_mask = 16'hC5C0;
defparam \inst4|data2[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneii_lcell_comb \inst30|out[11]~20 (
// Equation(s):
// \inst30|out[11]~20_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[11]~440_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[11]~440_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst30|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[11]~20 .lut_mask = 16'hFC0C;
defparam \inst30|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneii_lcell_comb \inst6|Mux16~4 (
// Equation(s):
// \inst6|Mux16~4_combout  = (\inst6|Add0~30_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst6|Add0~30_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst6|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~4 .lut_mask = 16'h0C4C;
defparam \inst6|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneii_lcell_comb \inst6|Mux16~2 (
// Equation(s):
// \inst6|Mux16~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & (\inst6|Add1~30_combout )) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux16~4_combout ))))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Add1~30_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Mux16~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~2 .lut_mask = 16'h8F85;
defparam \inst6|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneii_lcell_comb \inst6|Mux16~3 (
// Equation(s):
// \inst6|Mux16~3_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[15]~16_combout  & ((\inst4|data1[15]~356_combout ) # (!\inst6|Mux16~2_combout ))) # (!\inst30|out[15]~16_combout  & (\inst4|data1[15]~356_combout  & !\inst6|Mux16~2_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux16~2_combout ))))

	.dataa(\inst30|out[15]~16_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[15]~356_combout ),
	.datad(\inst6|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~3 .lut_mask = 16'hB3C8;
defparam \inst6|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout  = (\inst6|Mux17~6_combout  & !\inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 .lut_mask = 16'h00AA;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~356_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~356_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~356_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 .lut_mask = 16'hACF0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneii_lcell_comb \inst3|out[15]~16 (
// Equation(s):
// \inst3|out[15]~16_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux16~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[15]~16 .lut_mask = 16'hCFC0;
defparam \inst3|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneii_lcell_comb \inst1|out[15]~23 (
// Equation(s):
// \inst1|out[15]~23_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~26_combout )) # (!\inst36|Jal~combout  & ((\inst3|out[15]~16_combout )))

	.dataa(\inst12|inst|Add0~26_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(\inst3|out[15]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|out[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[15]~23 .lut_mask = 16'hB8B8;
defparam \inst1|out[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N29
cycloneii_lcell_ff \inst4|registers[31][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][15]~regout ));

// Location: LCCOMB_X54_Y23_N28
cycloneii_lcell_comb \inst4|data2[15]~343 (
// Equation(s):
// \inst4|data2[15]~343_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[23][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[19][15]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[23][15]~regout ),
	.datac(\inst4|registers[19][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~343 .lut_mask = 16'hEE50;
defparam \inst4|data2[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneii_lcell_comb \inst4|data2[15]~344 (
// Equation(s):
// \inst4|data2[15]~344_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[15]~343_combout  & ((\inst4|registers[31][15]~regout ))) # (!\inst4|data2[15]~343_combout  & (\inst4|registers[27][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[15]~343_combout ))))

	.dataa(\inst4|registers[27][15]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][15]~regout ),
	.datad(\inst4|data2[15]~343_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~344 .lut_mask = 16'hF388;
defparam \inst4|data2[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N1
cycloneii_lcell_ff \inst4|registers[30][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][15]~regout ));

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \inst4|data2[15]~337 (
// Equation(s):
// \inst4|data2[15]~337_combout  = (\inst4|data2[15]~336_combout  & (((\inst4|registers[30][15]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[15]~336_combout  & (\inst4|registers[22][15]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|data2[15]~336_combout ),
	.datab(\inst4|registers[22][15]~regout ),
	.datac(\inst4|registers[30][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~337 .lut_mask = 16'hE4AA;
defparam \inst4|data2[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N31
cycloneii_lcell_ff \inst4|registers[20][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][15]~regout ));

// Location: LCFF_X62_Y28_N17
cycloneii_lcell_ff \inst4|registers[28][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][15]~regout ));

// Location: LCFF_X63_Y28_N31
cycloneii_lcell_ff \inst4|registers[24][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][15]~regout ));

// Location: LCFF_X63_Y28_N25
cycloneii_lcell_ff \inst4|registers[16][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][15]~regout ));

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \inst4|data2[15]~340 (
// Equation(s):
// \inst4|data2[15]~340_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[24][15]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[16][15]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[24][15]~regout ),
	.datac(\inst4|registers[16][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~340 .lut_mask = 16'hAAD8;
defparam \inst4|data2[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneii_lcell_comb \inst4|data2[15]~341 (
// Equation(s):
// \inst4|data2[15]~341_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[15]~340_combout  & ((\inst4|registers[28][15]~regout ))) # (!\inst4|data2[15]~340_combout  & (\inst4|registers[20][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[15]~340_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[20][15]~regout ),
	.datac(\inst4|registers[28][15]~regout ),
	.datad(\inst4|data2[15]~340_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~341 .lut_mask = 16'hF588;
defparam \inst4|data2[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \inst4|data2[15]~342 (
// Equation(s):
// \inst4|data2[15]~342_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[15]~339_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[15]~341_combout )))))

	.dataa(\inst4|data2[15]~339_combout ),
	.datab(\inst4|data2[15]~341_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~342 .lut_mask = 16'hFA0C;
defparam \inst4|data2[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \inst4|data2[15]~345 (
// Equation(s):
// \inst4|data2[15]~345_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[15]~342_combout  & (\inst4|data2[15]~344_combout )) # (!\inst4|data2[15]~342_combout  & ((\inst4|data2[15]~337_combout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[15]~342_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[15]~344_combout ),
	.datac(\inst4|data2[15]~337_combout ),
	.datad(\inst4|data2[15]~342_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~345 .lut_mask = 16'hDDA0;
defparam \inst4|data2[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N21
cycloneii_lcell_ff \inst4|registers[10][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][15]~regout ));

// Location: LCFF_X60_Y24_N11
cycloneii_lcell_ff \inst4|registers[11][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][15]~regout ));

// Location: LCFF_X63_Y22_N19
cycloneii_lcell_ff \inst4|registers[9][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][15]~regout ));

// Location: LCFF_X63_Y22_N13
cycloneii_lcell_ff \inst4|registers[8][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][15]~regout ));

// Location: LCCOMB_X63_Y22_N12
cycloneii_lcell_comb \inst4|data2[15]~346 (
// Equation(s):
// \inst4|data2[15]~346_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][15]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][15]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][15]~regout ),
	.datac(\inst4|registers[8][15]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~346 .lut_mask = 16'hEE50;
defparam \inst4|data2[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneii_lcell_comb \inst4|data2[15]~347 (
// Equation(s):
// \inst4|data2[15]~347_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[15]~346_combout  & ((\inst4|registers[11][15]~regout ))) # (!\inst4|data2[15]~346_combout  & (\inst4|registers[10][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[15]~346_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][15]~regout ),
	.datac(\inst4|registers[11][15]~regout ),
	.datad(\inst4|data2[15]~346_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~347 .lut_mask = 16'hF588;
defparam \inst4|data2[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N19
cycloneii_lcell_ff \inst4|registers[12][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][15]~regout ));

// Location: LCCOMB_X52_Y30_N18
cycloneii_lcell_comb \inst4|data2[15]~353 (
// Equation(s):
// \inst4|data2[15]~353_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers[14][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[12][15]~regout )))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[12][15]~regout ),
	.datad(\inst4|registers[14][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~353 .lut_mask = 16'hBA98;
defparam \inst4|data2[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneii_lcell_comb \inst4|data2[15]~354 (
// Equation(s):
// \inst4|data2[15]~354_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[15]~353_combout  & ((\inst4|registers[15][15]~regout ))) # (!\inst4|data2[15]~353_combout  & (\inst4|registers[13][15]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[15]~353_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[15]~353_combout ),
	.datac(\inst4|registers[13][15]~regout ),
	.datad(\inst4|registers[15][15]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~354 .lut_mask = 16'hEC64;
defparam \inst4|data2[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneii_lcell_comb \inst4|data2[15]~355 (
// Equation(s):
// \inst4|data2[15]~355_combout  = (\inst4|data2[15]~352_combout  & (((\inst4|data2[15]~354_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[15]~352_combout  & (\inst4|data2[15]~347_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst4|data2[15]~352_combout ),
	.datab(\inst4|data2[15]~347_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|data2[15]~354_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~355 .lut_mask = 16'hEA4A;
defparam \inst4|data2[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneii_lcell_comb \inst4|data2[15]~356 (
// Equation(s):
// \inst4|data2[15]~356_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[15]~345_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|data2[15]~355_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|data2[15]~345_combout ),
	.datad(\inst4|data2[15]~355_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~356 .lut_mask = 16'hD1C0;
defparam \inst4|data2[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneii_lcell_comb \inst30|out[15]~16 (
// Equation(s):
// \inst30|out[15]~16_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[15]~356_combout ))

	.dataa(\inst36|OrigUla~combout ),
	.datab(vcc),
	.datac(\inst4|data2[15]~356_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[15]~16 .lut_mask = 16'hFA50;
defparam \inst30|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneii_lcell_comb \inst6|Equal0~5 (
// Equation(s):
// \inst6|Equal0~5_combout  = (!\inst6|Add1~24_combout  & (!\inst6|Add1~30_combout  & (!\inst6|Add1~28_combout  & !\inst6|Add1~26_combout )))

	.dataa(\inst6|Add1~24_combout ),
	.datab(\inst6|Add1~30_combout ),
	.datac(\inst6|Add1~28_combout ),
	.datad(\inst6|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~5 .lut_mask = 16'h0001;
defparam \inst6|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneii_lcell_comb \inst6|Equal0~6 (
// Equation(s):
// \inst6|Equal0~6_combout  = (!\inst6|Add1~22_combout  & (!\inst6|Add1~20_combout  & (!\inst6|Add1~18_combout  & !\inst6|Add1~16_combout )))

	.dataa(\inst6|Add1~22_combout ),
	.datab(\inst6|Add1~20_combout ),
	.datac(\inst6|Add1~18_combout ),
	.datad(\inst6|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~6 .lut_mask = 16'h0001;
defparam \inst6|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneii_lcell_comb \inst6|Equal0~8 (
// Equation(s):
// \inst6|Equal0~8_combout  = (!\inst6|Add1~0_combout  & (!\inst6|Add1~4_combout  & (!\inst6|Add1~6_combout  & !\inst6|Add1~2_combout )))

	.dataa(\inst6|Add1~0_combout ),
	.datab(\inst6|Add1~4_combout ),
	.datac(\inst6|Add1~6_combout ),
	.datad(\inst6|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~8 .lut_mask = 16'h0001;
defparam \inst6|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneii_lcell_comb \inst6|Equal0~9 (
// Equation(s):
// \inst6|Equal0~9_combout  = (\inst6|Equal0~7_combout  & (\inst6|Equal0~5_combout  & (\inst6|Equal0~6_combout  & \inst6|Equal0~8_combout )))

	.dataa(\inst6|Equal0~7_combout ),
	.datab(\inst6|Equal0~5_combout ),
	.datac(\inst6|Equal0~6_combout ),
	.datad(\inst6|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~9 .lut_mask = 16'h8000;
defparam \inst6|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneii_lcell_comb \inst36|BNE (
// Equation(s):
// \inst36|BNE~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~5_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|BNE~combout )))

	.dataa(\inst36|Decoder0~5_combout ),
	.datab(vcc),
	.datac(\inst36|BNE~combout ),
	.datad(\inst36|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst36|BNE~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|BNE .lut_mask = 16'hAAF0;
defparam \inst36|BNE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneii_lcell_comb \inst6|Equal0~1 (
// Equation(s):
// \inst6|Equal0~1_combout  = (!\inst6|Add1~48_combout  & (!\inst6|Add1~54_combout  & (!\inst6|Add1~52_combout  & !\inst6|Add1~50_combout )))

	.dataa(\inst6|Add1~48_combout ),
	.datab(\inst6|Add1~54_combout ),
	.datac(\inst6|Add1~52_combout ),
	.datad(\inst6|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~1 .lut_mask = 16'h0001;
defparam \inst6|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneii_lcell_comb \inst6|Equal0~2 (
// Equation(s):
// \inst6|Equal0~2_combout  = (!\inst6|Add1~42_combout  & (!\inst6|Add1~40_combout  & (!\inst6|Add1~44_combout  & !\inst6|Add1~46_combout )))

	.dataa(\inst6|Add1~42_combout ),
	.datab(\inst6|Add1~40_combout ),
	.datac(\inst6|Add1~44_combout ),
	.datad(\inst6|Add1~46_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~2 .lut_mask = 16'h0001;
defparam \inst6|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneii_lcell_comb \inst6|Equal0~3 (
// Equation(s):
// \inst6|Equal0~3_combout  = (!\inst6|Add1~32_combout  & (!\inst6|Add1~38_combout  & (!\inst6|Add1~36_combout  & !\inst6|Add1~34_combout )))

	.dataa(\inst6|Add1~32_combout ),
	.datab(\inst6|Add1~38_combout ),
	.datac(\inst6|Add1~36_combout ),
	.datad(\inst6|Add1~34_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~3 .lut_mask = 16'h0001;
defparam \inst6|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneii_lcell_comb \inst6|Equal0~4 (
// Equation(s):
// \inst6|Equal0~4_combout  = (\inst6|Equal0~0_combout  & (\inst6|Equal0~1_combout  & (\inst6|Equal0~2_combout  & \inst6|Equal0~3_combout )))

	.dataa(\inst6|Equal0~0_combout ),
	.datab(\inst6|Equal0~1_combout ),
	.datac(\inst6|Equal0~2_combout ),
	.datad(\inst6|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~4 .lut_mask = 16'h8000;
defparam \inst6|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneii_lcell_comb \inst~0 (
// Equation(s):
// \inst~0_combout  = (\inst6|Equal0~9_combout  & ((\inst6|Equal0~4_combout  & (\inst36|OpULA [0])) # (!\inst6|Equal0~4_combout  & ((\inst36|BNE~combout ))))) # (!\inst6|Equal0~9_combout  & (((\inst36|BNE~combout ))))

	.dataa(\inst36|OpULA [0]),
	.datab(\inst6|Equal0~9_combout ),
	.datac(\inst36|BNE~combout ),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst~0 .lut_mask = 16'hB8F0;
defparam \inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneii_lcell_comb \inst9|out[3]~30 (
// Equation(s):
// \inst9|out[3]~30_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~2_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~2_combout )))

	.dataa(\inst11|inst2|Add0~2_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst9|out[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[3]~30 .lut_mask = 16'hBB88;
defparam \inst9|out[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y31_N25
cycloneii_lcell_ff \inst24|PC[3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[3]~30_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [3]));

// Location: LCCOMB_X63_Y38_N16
cycloneii_lcell_comb \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(vcc),
	.datac(\inst31|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hAFA0;
defparam \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y38_N17
cycloneii_lcell_ff \inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst31|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X62_Y31_N0
cycloneii_lcell_comb \inst9|out[2]~31 (
// Equation(s):
// \inst9|out[2]~31_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~0_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~0_combout )))

	.dataa(\inst~0_combout ),
	.datab(\inst11|inst2|Add0~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[2]~31 .lut_mask = 16'hDD88;
defparam \inst9|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N1
cycloneii_lcell_ff \inst24|PC[2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[2]~31_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [2]));

// Location: LCCOMB_X57_Y21_N20
cycloneii_lcell_comb \inst36|WideOr6~0 (
// Equation(s):
// \inst36|WideOr6~0_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27])) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27])))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr6~0 .lut_mask = 16'hDB5C;
defparam \inst36|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N2
cycloneii_lcell_comb \inst36|Decoder0~1 (
// Equation(s):
// \inst36|Decoder0~1_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29] & \inst36|Decoder0~0_combout )

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(vcc),
	.datac(\inst36|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst36|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~1 .lut_mask = 16'h5050;
defparam \inst36|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N22
cycloneii_lcell_comb \inst36|WideOr6~1 (
// Equation(s):
// \inst36|WideOr6~1_combout  = (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\inst36|Decoder0~1_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31] & !\inst36|WideOr6~0_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\inst36|WideOr6~0_combout ),
	.datad(\inst36|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr6~1 .lut_mask = 16'h5501;
defparam \inst36|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneii_lcell_comb \inst36|EscreveReg (
// Equation(s):
// \inst36|EscreveReg~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr6~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|EscreveReg~combout )))

	.dataa(vcc),
	.datab(\inst36|WideOr6~1_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|EscreveReg~combout ),
	.cin(gnd),
	.combout(\inst36|EscreveReg~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|EscreveReg .lut_mask = 16'hCFC0;
defparam \inst36|EscreveReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N17
cycloneii_lcell_ff \inst4|registers[1][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][31]~regout ));

// Location: LCFF_X58_Y22_N25
cycloneii_lcell_ff \inst4|registers[1][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][30]~regout ));

// Location: LCFF_X53_Y31_N5
cycloneii_lcell_ff \inst4|registers[1][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][27]~regout ));

// Location: LCCOMB_X51_Y30_N28
cycloneii_lcell_comb \inst1|out[25]~11 (
// Equation(s):
// \inst1|out[25]~11_combout  = (\inst36|Jal~combout  & (\inst12|inst|Add0~46_combout )) # (!\inst36|Jal~combout  & ((!\inst36|MemparaReg~combout )))

	.dataa(\inst12|inst|Add0~46_combout ),
	.datab(\inst36|Jal~combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|out[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[25]~11 .lut_mask = 16'h8B8B;
defparam \inst1|out[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N1
cycloneii_lcell_ff \inst4|registers[27][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][25]~regout ));

// Location: LCFF_X60_Y21_N27
cycloneii_lcell_ff \inst4|registers[31][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][25]~regout ));

// Location: LCCOMB_X60_Y21_N0
cycloneii_lcell_comb \inst4|data1[25]~134 (
// Equation(s):
// \inst4|data1[25]~134_combout  = (\inst4|data1[25]~133_combout  & (((\inst4|registers[31][25]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|data1[25]~133_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[27][25]~regout )))

	.dataa(\inst4|data1[25]~133_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][25]~regout ),
	.datad(\inst4|registers[31][25]~regout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~134 .lut_mask = 16'hEA62;
defparam \inst4|data1[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N11
cycloneii_lcell_ff \inst4|registers[28][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][25]~regout ));

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \inst4|registers[20][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][25]~regout ));

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \inst4|data1[25]~131 (
// Equation(s):
// \inst4|data1[25]~131_combout  = (\inst4|data1[25]~130_combout  & ((\inst4|registers[28][25]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[25]~130_combout  & (((\inst4|registers[20][25]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[25]~130_combout ),
	.datab(\inst4|registers[28][25]~regout ),
	.datac(\inst4|registers[20][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~131 .lut_mask = 16'hD8AA;
defparam \inst4|data1[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneii_lcell_comb \inst4|data1[25]~132 (
// Equation(s):
// \inst4|data1[25]~132_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|data1[25]~129_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[25]~131_combout )))))

	.dataa(\inst4|data1[25]~129_combout ),
	.datab(\inst4|data1[25]~131_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~132 .lut_mask = 16'hFA0C;
defparam \inst4|data1[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneii_lcell_comb \inst4|data1[25]~135 (
// Equation(s):
// \inst4|data1[25]~135_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[25]~132_combout  & ((\inst4|data1[25]~134_combout ))) # (!\inst4|data1[25]~132_combout  & (\inst4|data1[25]~127_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[25]~132_combout ))))

	.dataa(\inst4|data1[25]~127_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[25]~134_combout ),
	.datad(\inst4|data1[25]~132_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~135 .lut_mask = 16'hF388;
defparam \inst4|data1[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N17
cycloneii_lcell_ff \inst4|registers[7][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][25]~regout ));

// Location: LCFF_X57_Y28_N23
cycloneii_lcell_ff \inst4|registers[5][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[5][25]~regout ));

// Location: LCFF_X57_Y24_N21
cycloneii_lcell_ff \inst4|registers[6][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][25]~regout ));

// Location: LCCOMB_X57_Y24_N20
cycloneii_lcell_comb \inst4|data1[25]~138 (
// Equation(s):
// \inst4|data1[25]~138_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers[6][25]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[4][25]~regout ))))

	.dataa(\inst4|registers[4][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers[6][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|data1[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~138 .lut_mask = 16'hFC22;
defparam \inst4|data1[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneii_lcell_comb \inst4|data1[25]~139 (
// Equation(s):
// \inst4|data1[25]~139_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[25]~138_combout  & (\inst4|registers[7][25]~regout )) # (!\inst4|data1[25]~138_combout  & ((\inst4|registers[5][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[25]~138_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[7][25]~regout ),
	.datac(\inst4|registers[5][25]~regout ),
	.datad(\inst4|data1[25]~138_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~139 .lut_mask = 16'hDDA0;
defparam \inst4|data1[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneii_lcell_comb \inst4|data1[25]~142 (
// Equation(s):
// \inst4|data1[25]~142_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|data1[25]~139_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|data1[25]~141_combout ))))

	.dataa(\inst4|data1[25]~141_combout ),
	.datab(\inst4|data1[25]~139_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~142 .lut_mask = 16'hFC0A;
defparam \inst4|data1[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N23
cycloneii_lcell_ff \inst4|registers[15][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][25]~regout ));

// Location: LCFF_X60_Y29_N11
cycloneii_lcell_ff \inst4|registers[13][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[13][25]~regout ));

// Location: LCFF_X60_Y29_N29
cycloneii_lcell_ff \inst4|registers[12][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][25]~regout ));

// Location: LCFF_X61_Y29_N29
cycloneii_lcell_ff \inst4|registers[14][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][25]~regout ));

// Location: LCCOMB_X61_Y29_N28
cycloneii_lcell_comb \inst4|data1[25]~143 (
// Equation(s):
// \inst4|data1[25]~143_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers[14][25]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers[12][25]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers[12][25]~regout ),
	.datac(\inst4|registers[14][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~143 .lut_mask = 16'hAAE4;
defparam \inst4|data1[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneii_lcell_comb \inst4|data1[25]~144 (
// Equation(s):
// \inst4|data1[25]~144_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[25]~143_combout  & (\inst4|registers[15][25]~regout )) # (!\inst4|data1[25]~143_combout  & ((\inst4|registers[13][25]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|data1[25]~143_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers[15][25]~regout ),
	.datac(\inst4|registers[13][25]~regout ),
	.datad(\inst4|data1[25]~143_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~144 .lut_mask = 16'hDDA0;
defparam \inst4|data1[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneii_lcell_comb \inst4|data1[25]~145 (
// Equation(s):
// \inst4|data1[25]~145_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[25]~142_combout  & ((\inst4|data1[25]~144_combout ))) # (!\inst4|data1[25]~142_combout  & (\inst4|data1[25]~137_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[25]~142_combout ))))

	.dataa(\inst4|data1[25]~137_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|data1[25]~142_combout ),
	.datad(\inst4|data1[25]~144_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~145 .lut_mask = 16'hF838;
defparam \inst4|data1[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneii_lcell_comb \inst4|data1[25]~146 (
// Equation(s):
// \inst4|data1[25]~146_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[25]~135_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|data1[25]~145_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|data1[25]~135_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|data1[25]~145_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~146 .lut_mask = 16'hC5C0;
defparam \inst4|data1[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneii_lcell_comb \inst6|Mux6~3 (
// Equation(s):
// \inst6|Mux6~3_combout  = (\inst6|Mux6~2_combout  & (((\inst4|data1[25]~146_combout  & \inst30|out[25]~6_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux6~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[25]~146_combout ) # 
// (\inst30|out[25]~6_combout ))))

	.dataa(\inst6|Mux6~2_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst4|data1[25]~146_combout ),
	.datad(\inst30|out[25]~6_combout ),
	.cin(gnd),
	.combout(\inst6|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~3 .lut_mask = 16'hE662;
defparam \inst6|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
cycloneii_lcell_comb \inst1|out[25]~12 (
// Equation(s):
// \inst1|out[25]~12_combout  = (\inst1|out[25]~11_combout  & (((\inst36|Jal~combout ) # (\inst6|Mux6~3_combout )))) # (!\inst1|out[25]~11_combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout  & (!\inst36|Jal~combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ),
	.datab(\inst1|out[25]~11_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst6|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst1|out[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[25]~12 .lut_mask = 16'hCEC2;
defparam \inst1|out[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N23
cycloneii_lcell_ff \inst4|registers[1][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][25]~regout ));

// Location: LCFF_X56_Y22_N9
cycloneii_lcell_ff \inst4|registers[1][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][24]~regout ));

// Location: LCFF_X56_Y22_N29
cycloneii_lcell_ff \inst4|registers[1][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][22]~regout ));

// Location: LCFF_X56_Y22_N17
cycloneii_lcell_ff \inst4|registers[1][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][20]~regout ));

// Location: LCFF_X56_Y22_N11
cycloneii_lcell_ff \inst4|registers[1][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][19]~regout ));

// Location: LCCOMB_X57_Y33_N16
cycloneii_lcell_comb \inst6|Mux13~4 (
// Equation(s):
// \inst6|Mux13~4_combout  = (\inst6|Add0~36_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~36_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~4 .lut_mask = 16'h444C;
defparam \inst6|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneii_lcell_comb \inst6|Mux13~2 (
// Equation(s):
// \inst6|Mux13~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~36_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux13~4_combout )))) # (!\inst6|Mux17~3_combout  & (!\inst6|Mux17~4_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Mux13~4_combout ),
	.datad(\inst6|Add1~36_combout ),
	.cin(gnd),
	.combout(\inst6|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~2 .lut_mask = 16'hB931;
defparam \inst6|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneii_lcell_comb \inst6|Mux13~3 (
// Equation(s):
// \inst6|Mux13~3_combout  = (\inst6|Mux13~2_combout  & (((\inst4|data1[18]~293_combout  & \inst30|out[18]~13_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux13~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[18]~293_combout ) # 
// (\inst30|out[18]~13_combout ))))

	.dataa(\inst4|data1[18]~293_combout ),
	.datab(\inst6|Mux13~2_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[18]~13_combout ),
	.cin(gnd),
	.combout(\inst6|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneii_lcell_comb \inst3|out[18]~13 (
// Equation(s):
// \inst3|out[18]~13_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux13~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux13~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[18]~13 .lut_mask = 16'hAFA0;
defparam \inst3|out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneii_lcell_comb \inst1|out[18]~20 (
// Equation(s):
// \inst1|out[18]~20_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~32_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[18]~13_combout ))

	.dataa(vcc),
	.datab(\inst3|out[18]~13_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst1|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[18]~20 .lut_mask = 16'hFC0C;
defparam \inst1|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N23
cycloneii_lcell_ff \inst4|registers[1][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][18]~regout ));

// Location: LCFF_X50_Y28_N25
cycloneii_lcell_ff \inst4|registers[1][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][17]~regout ));

// Location: LCFF_X58_Y22_N17
cycloneii_lcell_ff \inst4|registers[1][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][16]~regout ));

// Location: LCFF_X58_Y22_N19
cycloneii_lcell_ff \inst4|registers[1][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][14]~regout ));

// Location: LCFF_X50_Y28_N21
cycloneii_lcell_ff \inst4|registers[1][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][13]~regout ));

// Location: LCFF_X51_Y24_N3
cycloneii_lcell_ff \inst4|registers[1][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][8]~regout ));

// Location: LCFF_X50_Y28_N5
cycloneii_lcell_ff \inst4|registers[1][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][5]~regout ));

// Location: LCFF_X58_Y22_N7
cycloneii_lcell_ff \inst4|registers[1][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][4]~regout ));

// Location: LCCOMB_X61_Y31_N0
cycloneii_lcell_comb \inst3|out[3]~28 (
// Equation(s):
// \inst3|out[3]~28_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux28~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.datab(\inst36|MemparaReg~combout ),
	.datac(vcc),
	.datad(\inst6|Mux28~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[3]~28 .lut_mask = 16'hBB88;
defparam \inst3|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneii_lcell_comb \inst1|out[3]~35 (
// Equation(s):
// \inst1|out[3]~35_combout  = (\inst36|Jal~combout  & ((\inst12|inst|Add0~2_combout ))) # (!\inst36|Jal~combout  & (\inst3|out[3]~28_combout ))

	.dataa(vcc),
	.datab(\inst3|out[3]~28_combout ),
	.datac(\inst36|Jal~combout ),
	.datad(\inst12|inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst1|out[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[3]~35 .lut_mask = 16'hFC0C;
defparam \inst1|out[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \inst4|registers[1][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][3]~regout ));

// Location: LCFF_X53_Y31_N9
cycloneii_lcell_ff \inst4|registers[1][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[1]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][1]~regout ));

// Location: LCFF_X60_Y30_N25
cycloneii_lcell_ff \inst4|registers[1][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[0]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[1][0]~regout ));

// Location: M4K_X37_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 .lut_mask = 16'hFC0A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 .lut_mask = 16'hBCB0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneii_lcell_comb \inst6|Mux0~7 (
// Equation(s):
// \inst6|Mux0~7_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[31]~20_combout  & ((\inst5|ULAopcode[0]~0_combout ) # (\inst30|out[31]~0_combout ))) # (!\inst4|data1[31]~20_combout  & (\inst5|ULAopcode[0]~0_combout  & \inst30|out[31]~0_combout ))))

	.dataa(\inst4|data1[31]~20_combout ),
	.datab(\inst5|ULAopcode[0]~0_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[31]~0_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~7 .lut_mask = 16'hE080;
defparam \inst6|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneii_lcell_comb \inst6|Mux0~9 (
// Equation(s):
// \inst6|Mux0~9_combout  = (\inst6|Mux0~8_combout ) # ((!\inst5|ULAopcode[0]~0_combout  & (\inst6|Mux0~12_combout  & \inst5|ULAopcode [2])))

	.dataa(\inst6|Mux0~8_combout ),
	.datab(\inst5|ULAopcode[0]~0_combout ),
	.datac(\inst6|Mux0~12_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~9 .lut_mask = 16'hBAAA;
defparam \inst6|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneii_lcell_comb \inst3|out[31]~0 (
// Equation(s):
// \inst3|out[31]~0_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout )) # (!\inst36|MemparaReg~combout  & (((\inst6|Mux0~7_combout ) # (\inst6|Mux0~9_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ),
	.datab(\inst6|Mux0~7_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux0~9_combout ),
	.cin(gnd),
	.combout(\inst3|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[31]~0 .lut_mask = 16'hAFAC;
defparam \inst3|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneii_lcell_comb \inst3|out[30]~1 (
// Equation(s):
// \inst3|out[30]~1_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux1~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[30]~1 .lut_mask = 16'hCFC0;
defparam \inst3|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneii_lcell_comb \inst6|Mux2~3 (
// Equation(s):
// \inst6|Mux2~3_combout  = (\inst6|Mux2~2_combout  & (((\inst4|data1[29]~62_combout  & \inst30|out[29]~2_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux2~2_combout  & (\inst6|Mux0~6_combout  & ((\inst4|data1[29]~62_combout ) # 
// (\inst30|out[29]~2_combout ))))

	.dataa(\inst6|Mux2~2_combout ),
	.datab(\inst4|data1[29]~62_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst30|out[29]~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
cycloneii_lcell_comb \inst3|out[29]~2 (
// Equation(s):
// \inst3|out[29]~2_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux2~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ),
	.datac(\inst6|Mux2~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[29]~2 .lut_mask = 16'hD8D8;
defparam \inst3|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneii_lcell_comb \inst3|out[28]~3 (
// Equation(s):
// \inst3|out[28]~3_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux3~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ),
	.datab(\inst6|Mux3~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[28]~3 .lut_mask = 16'hACAC;
defparam \inst3|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneii_lcell_comb \inst6|Mux4~2 (
// Equation(s):
// \inst6|Mux4~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Add1~54_combout  & \inst6|Mux17~3_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux4~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux4~4_combout ),
	.datab(\inst6|Mux17~4_combout ),
	.datac(\inst6|Add1~54_combout ),
	.datad(\inst6|Mux17~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~2 .lut_mask = 16'hE233;
defparam \inst6|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneii_lcell_comb \inst6|Mux4~3 (
// Equation(s):
// \inst6|Mux4~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[27]~104_combout  & ((\inst30|out[27]~4_combout ) # (!\inst6|Mux4~2_combout ))) # (!\inst4|data1[27]~104_combout  & (\inst30|out[27]~4_combout  & !\inst6|Mux4~2_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux4~2_combout ))))

	.dataa(\inst4|data1[27]~104_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst30|out[27]~4_combout ),
	.datad(\inst6|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~3 .lut_mask = 16'hB3C8;
defparam \inst6|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneii_lcell_comb \inst3|out[27]~4 (
// Equation(s):
// \inst3|out[27]~4_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux4~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ),
	.datab(vcc),
	.datac(\inst6|Mux4~3_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[27]~4 .lut_mask = 16'hAAF0;
defparam \inst3|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneii_lcell_comb \inst6|Mux5~4 (
// Equation(s):
// \inst6|Mux5~4_combout  = (\inst6|Add0~52_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst6|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst6|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~4 .lut_mask = 16'h5700;
defparam \inst6|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneii_lcell_comb \inst6|Mux5~2 (
// Equation(s):
// \inst6|Mux5~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & (\inst6|Add1~52_combout )) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux5~4_combout ))))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Add1~52_combout ),
	.datab(\inst6|Mux5~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~2 .lut_mask = 16'hA0CF;
defparam \inst6|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneii_lcell_comb \inst6|Mux5~3 (
// Equation(s):
// \inst6|Mux5~3_combout  = (\inst6|Mux0~6_combout  & ((\inst4|data1[26]~125_combout  & ((\inst30|out[26]~5_combout ) # (!\inst6|Mux5~2_combout ))) # (!\inst4|data1[26]~125_combout  & (!\inst6|Mux5~2_combout  & \inst30|out[26]~5_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux5~2_combout ))))

	.dataa(\inst4|data1[26]~125_combout ),
	.datab(\inst6|Mux0~6_combout ),
	.datac(\inst6|Mux5~2_combout ),
	.datad(\inst30|out[26]~5_combout ),
	.cin(gnd),
	.combout(\inst6|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~3 .lut_mask = 16'hBC38;
defparam \inst6|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneii_lcell_comb \inst3|out[26]~5 (
// Equation(s):
// \inst3|out[26]~5_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux5~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux5~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ),
	.cin(gnd),
	.combout(\inst3|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[26]~5 .lut_mask = 16'hFA50;
defparam \inst3|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N3
cycloneii_lcell_ff \inst4|registers[25][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[25][25]~regout ));

// Location: LCFF_X58_Y27_N21
cycloneii_lcell_ff \inst4|registers[29][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][25]~regout ));

// Location: LCFF_X51_Y23_N27
cycloneii_lcell_ff \inst4|registers[17][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][25]~regout ));

// Location: LCCOMB_X51_Y23_N26
cycloneii_lcell_comb \inst4|data2[25]~128 (
// Equation(s):
// \inst4|data2[25]~128_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[21][25]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers[17][25]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[21][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers[17][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~128 .lut_mask = 16'hCCB8;
defparam \inst4|data2[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \inst4|data2[25]~129 (
// Equation(s):
// \inst4|data2[25]~129_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|data2[25]~128_combout  & ((\inst4|registers[29][25]~regout ))) # (!\inst4|data2[25]~128_combout  & (\inst4|registers[25][25]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|data2[25]~128_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[25][25]~regout ),
	.datac(\inst4|registers[29][25]~regout ),
	.datad(\inst4|data2[25]~128_combout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~129 .lut_mask = 16'hF588;
defparam \inst4|data2[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N1
cycloneii_lcell_ff \inst4|registers[24][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][25]~regout ));

// Location: LCFF_X62_Y25_N27
cycloneii_lcell_ff \inst4|registers[16][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][25]~regout ));

// Location: LCCOMB_X62_Y25_N26
cycloneii_lcell_comb \inst4|data2[25]~130 (
// Equation(s):
// \inst4|data2[25]~130_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][25]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][25]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][25]~regout ),
	.datac(\inst4|registers[16][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~130 .lut_mask = 16'hEE50;
defparam \inst4|data2[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \inst4|data2[25]~131 (
// Equation(s):
// \inst4|data2[25]~131_combout  = (\inst4|data2[25]~130_combout  & (((\inst4|registers[28][25]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[25]~130_combout  & (\inst4|registers[20][25]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[20][25]~regout ),
	.datab(\inst4|data2[25]~130_combout ),
	.datac(\inst4|registers[28][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~131 .lut_mask = 16'hE2CC;
defparam \inst4|data2[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneii_lcell_comb \inst4|data2[25]~132 (
// Equation(s):
// \inst4|data2[25]~132_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[25]~129_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[25]~131_combout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|data2[25]~129_combout ),
	.datac(\inst4|data2[25]~131_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~132 .lut_mask = 16'hAAD8;
defparam \inst4|data2[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N5
cycloneii_lcell_ff \inst4|registers[18][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][25]~regout ));

// Location: LCCOMB_X54_Y29_N4
cycloneii_lcell_comb \inst4|data2[25]~126 (
// Equation(s):
// \inst4|data2[25]~126_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][25]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][25]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[26][25]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~126 .lut_mask = 16'hCCB8;
defparam \inst4|data2[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N19
cycloneii_lcell_ff \inst4|registers[30][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][25]~regout ));

// Location: LCCOMB_X54_Y30_N18
cycloneii_lcell_comb \inst4|data2[25]~127 (
// Equation(s):
// \inst4|data2[25]~127_combout  = (\inst4|data2[25]~126_combout  & (((\inst4|registers[30][25]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[25]~126_combout  & (\inst4|registers[22][25]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[22][25]~regout ),
	.datab(\inst4|data2[25]~126_combout ),
	.datac(\inst4|registers[30][25]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~127 .lut_mask = 16'hE2CC;
defparam \inst4|data2[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneii_lcell_comb \inst4|data2[25]~135 (
// Equation(s):
// \inst4|data2[25]~135_combout  = (\inst4|data2[25]~132_combout  & ((\inst4|data2[25]~134_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[25]~132_combout  & (((\inst4|data2[25]~127_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[25]~134_combout ),
	.datab(\inst4|data2[25]~132_combout ),
	.datac(\inst4|data2[25]~127_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~135 .lut_mask = 16'hB8CC;
defparam \inst4|data2[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneii_lcell_comb \inst4|data2[25]~146 (
// Equation(s):
// \inst4|data2[25]~146_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[25]~135_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[25]~145_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[25]~145_combout ),
	.datab(\inst4|data2[25]~135_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~146 .lut_mask = 16'hCC0A;
defparam \inst4|data2[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~146_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~146_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~146_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~146_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 .lut_mask = 16'hEC64;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
cycloneii_lcell_comb \inst3|out[25]~6 (
// Equation(s):
// \inst3|out[25]~6_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux6~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ),
	.datad(\inst6|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[25]~6 .lut_mask = 16'hF5A0;
defparam \inst3|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneii_lcell_comb \inst6|Mux7~4 (
// Equation(s):
// \inst6|Mux7~4_combout  = (\inst6|Add0~48_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~48_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~4 .lut_mask = 16'h444C;
defparam \inst6|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneii_lcell_comb \inst6|Mux7~2 (
// Equation(s):
// \inst6|Mux7~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~48_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux7~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux7~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~48_combout ),
	.cin(gnd),
	.combout(\inst6|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~2 .lut_mask = 16'hE545;
defparam \inst6|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N25
cycloneii_lcell_ff \inst4|registers[26][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[26][24]~regout ));

// Location: LCFF_X54_Y29_N23
cycloneii_lcell_ff \inst4|registers[22][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][24]~regout ));

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \inst4|data1[24]~149 (
// Equation(s):
// \inst4|data1[24]~149_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers[22][24]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[18][24]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers[18][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers[22][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|data1[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~149 .lut_mask = 16'hCCE2;
defparam \inst4|data1[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneii_lcell_comb \inst4|data1[24]~150 (
// Equation(s):
// \inst4|data1[24]~150_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[24]~149_combout  & (\inst4|registers[30][24]~regout )) # (!\inst4|data1[24]~149_combout  & ((\inst4|registers[26][24]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[24]~149_combout ))))

	.dataa(\inst4|registers[30][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[26][24]~regout ),
	.datad(\inst4|data1[24]~149_combout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~150 .lut_mask = 16'hBBC0;
defparam \inst4|data1[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneii_lcell_comb \inst4|data1[24]~153 (
// Equation(s):
// \inst4|data1[24]~153_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[24]~150_combout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|data1[24]~152_combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[24]~152_combout ),
	.datab(\inst4|data1[24]~150_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~153 .lut_mask = 16'hF0CA;
defparam \inst4|data1[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneii_lcell_comb \inst4|data1[24]~154 (
// Equation(s):
// \inst4|data1[24]~154_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers[27][24]~regout ) # (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers[19][24]~regout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[19][24]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~154 .lut_mask = 16'hCCE2;
defparam \inst4|data1[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N11
cycloneii_lcell_ff \inst4|registers[23][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][24]~regout ));

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \inst4|data1[24]~155 (
// Equation(s):
// \inst4|data1[24]~155_combout  = (\inst4|data1[24]~154_combout  & ((\inst4|registers[31][24]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[24]~154_combout  & (((\inst4|registers[23][24]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers[31][24]~regout ),
	.datab(\inst4|data1[24]~154_combout ),
	.datac(\inst4|registers[23][24]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~155 .lut_mask = 16'hB8CC;
defparam \inst4|data1[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneii_lcell_comb \inst4|data1[24]~156 (
// Equation(s):
// \inst4|data1[24]~156_combout  = (\inst4|data1[24]~153_combout  & (((\inst4|data1[24]~155_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|data1[24]~153_combout  & (\inst4|data1[24]~148_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|data1[24]~148_combout ),
	.datab(\inst4|data1[24]~153_combout ),
	.datac(\inst4|data1[24]~155_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|data1[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~156 .lut_mask = 16'hE2CC;
defparam \inst4|data1[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneii_lcell_comb \inst4|data1[24]~167 (
// Equation(s):
// \inst4|data1[24]~167_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[24]~156_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[24]~166_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst4|data1[24]~166_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|data1[24]~156_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~167 .lut_mask = 16'hF022;
defparam \inst4|data1[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneii_lcell_comb \inst6|Mux7~3 (
// Equation(s):
// \inst6|Mux7~3_combout  = (\inst6|Mux0~6_combout  & ((\inst6|Mux7~2_combout  & (\inst4|data1[24]~167_combout  & \inst30|out[24]~7_combout )) # (!\inst6|Mux7~2_combout  & ((\inst4|data1[24]~167_combout ) # (\inst30|out[24]~7_combout ))))) # 
// (!\inst6|Mux0~6_combout  & (\inst6|Mux7~2_combout ))

	.dataa(\inst6|Mux0~6_combout ),
	.datab(\inst6|Mux7~2_combout ),
	.datac(\inst4|data1[24]~167_combout ),
	.datad(\inst30|out[24]~7_combout ),
	.cin(gnd),
	.combout(\inst6|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~3 .lut_mask = 16'hE664;
defparam \inst6|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \inst3|out[24]~7 (
// Equation(s):
// \inst3|out[24]~7_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux7~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux7~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\inst3|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[24]~7 .lut_mask = 16'hFA50;
defparam \inst3|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneii_lcell_comb \inst6|Mux8~4 (
// Equation(s):
// \inst6|Mux8~4_combout  = (\inst6|Add0~46_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~46_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~4 .lut_mask = 16'h444C;
defparam \inst6|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneii_lcell_comb \inst6|Mux8~2 (
// Equation(s):
// \inst6|Mux8~2_combout  = (\inst6|Mux17~4_combout  & (((\inst6|Mux17~3_combout  & \inst6|Add1~46_combout )))) # (!\inst6|Mux17~4_combout  & ((\inst6|Mux8~4_combout ) # ((!\inst6|Mux17~3_combout ))))

	.dataa(\inst6|Mux17~4_combout ),
	.datab(\inst6|Mux8~4_combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst6|Add1~46_combout ),
	.cin(gnd),
	.combout(\inst6|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~2 .lut_mask = 16'hE545;
defparam \inst6|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneii_lcell_comb \inst6|Mux8~3 (
// Equation(s):
// \inst6|Mux8~3_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[23]~8_combout  & ((\inst4|data1[23]~188_combout ) # (!\inst6|Mux8~2_combout ))) # (!\inst30|out[23]~8_combout  & (!\inst6|Mux8~2_combout  & \inst4|data1[23]~188_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux8~2_combout ))))

	.dataa(\inst6|Mux0~6_combout ),
	.datab(\inst30|out[23]~8_combout ),
	.datac(\inst6|Mux8~2_combout ),
	.datad(\inst4|data1[23]~188_combout ),
	.cin(gnd),
	.combout(\inst6|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~3 .lut_mask = 16'hDA58;
defparam \inst6|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y45
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~188_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~188_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 .lut_mask = 16'hB9A8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~188_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 .lut_mask = 16'hF838;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneii_lcell_comb \inst3|out[23]~8 (
// Equation(s):
// \inst3|out[23]~8_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux8~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux8~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ),
	.cin(gnd),
	.combout(\inst3|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[23]~8 .lut_mask = 16'hFC0C;
defparam \inst3|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneii_lcell_comb \inst6|Mux12~3 (
// Equation(s):
// \inst6|Mux12~3_combout  = (\inst6|Mux12~2_combout  & (((\inst30|out[19]~12_combout  & \inst4|data1[19]~272_combout )) # (!\inst6|Mux0~6_combout ))) # (!\inst6|Mux12~2_combout  & (\inst6|Mux0~6_combout  & ((\inst30|out[19]~12_combout ) # 
// (\inst4|data1[19]~272_combout ))))

	.dataa(\inst6|Mux12~2_combout ),
	.datab(\inst30|out[19]~12_combout ),
	.datac(\inst6|Mux0~6_combout ),
	.datad(\inst4|data1[19]~272_combout ),
	.cin(gnd),
	.combout(\inst6|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N27
cycloneii_lcell_ff \inst4|registers[10][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][19]~regout ));

// Location: LCFF_X60_Y24_N21
cycloneii_lcell_ff \inst4|registers[11][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][19]~regout ));

// Location: LCFF_X63_Y22_N31
cycloneii_lcell_ff \inst4|registers[9][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][19]~regout ));

// Location: LCFF_X63_Y22_N25
cycloneii_lcell_ff \inst4|registers[8][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][19]~regout ));

// Location: LCCOMB_X63_Y22_N24
cycloneii_lcell_comb \inst4|data2[19]~262 (
// Equation(s):
// \inst4|data2[19]~262_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][19]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][19]~regout ),
	.datac(\inst4|registers[8][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~262 .lut_mask = 16'hEE50;
defparam \inst4|data2[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneii_lcell_comb \inst4|data2[19]~263 (
// Equation(s):
// \inst4|data2[19]~263_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[19]~262_combout  & ((\inst4|registers[11][19]~regout ))) # (!\inst4|data2[19]~262_combout  & (\inst4|registers[10][19]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|data2[19]~262_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][19]~regout ),
	.datac(\inst4|registers[11][19]~regout ),
	.datad(\inst4|data2[19]~262_combout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~263 .lut_mask = 16'hF588;
defparam \inst4|data2[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N23
cycloneii_lcell_ff \inst4|registers[15][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][19]~regout ));

// Location: LCFF_X58_Y30_N5
cycloneii_lcell_ff \inst4|registers[14][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[14][19]~regout ));

// Location: LCFF_X53_Y27_N25
cycloneii_lcell_ff \inst4|registers[12][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[12][19]~regout ));

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \inst4|data2[19]~269 (
// Equation(s):
// \inst4|data2[19]~269_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers[14][19]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[12][19]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers[14][19]~regout ),
	.datac(\inst4|registers[12][19]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~269 .lut_mask = 16'hEE50;
defparam \inst4|data2[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \inst4|data2[19]~270 (
// Equation(s):
// \inst4|data2[19]~270_combout  = (\inst4|data2[19]~269_combout  & (((\inst4|registers[15][19]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[19]~269_combout  & (\inst4|registers[13][19]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers[13][19]~regout ),
	.datab(\inst4|registers[15][19]~regout ),
	.datac(\inst4|data2[19]~269_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~270 .lut_mask = 16'hCAF0;
defparam \inst4|data2[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \inst4|data2[19]~271 (
// Equation(s):
// \inst4|data2[19]~271_combout  = (\inst4|data2[19]~268_combout  & (((\inst4|data2[19]~270_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[19]~268_combout  & (\inst4|data2[19]~263_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[19]~268_combout ),
	.datab(\inst4|data2[19]~263_combout ),
	.datac(\inst4|data2[19]~270_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~271 .lut_mask = 16'hE4AA;
defparam \inst4|data2[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \inst4|data2[19]~272 (
// Equation(s):
// \inst4|data2[19]~272_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[19]~261_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[19]~271_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[19]~261_combout ),
	.datab(\inst4|data2[19]~271_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~272 .lut_mask = 16'hA0AC;
defparam \inst4|data2[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y20
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~272_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y17
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~272_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y21
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~272_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneii_lcell_comb \inst3|out[19]~12 (
// Equation(s):
// \inst3|out[19]~12_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux12~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux12~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ),
	.cin(gnd),
	.combout(\inst3|out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[19]~12 .lut_mask = 16'hFC0C;
defparam \inst3|out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N31
cycloneii_lcell_ff \inst4|registers[11][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][14]~regout ));

// Location: LCFF_X63_Y23_N17
cycloneii_lcell_ff \inst4|registers[10][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[10][14]~regout ));

// Location: LCFF_X63_Y23_N3
cycloneii_lcell_ff \inst4|registers[8][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][14]~regout ));

// Location: LCCOMB_X63_Y23_N2
cycloneii_lcell_comb \inst4|data2[14]~369 (
// Equation(s):
// \inst4|data2[14]~369_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers[10][14]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers[8][14]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[10][14]~regout ),
	.datac(\inst4|registers[8][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~369 .lut_mask = 16'hAAD8;
defparam \inst4|data2[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneii_lcell_comb \inst4|data2[14]~370 (
// Equation(s):
// \inst4|data2[14]~370_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[14]~369_combout  & ((\inst4|registers[11][14]~regout ))) # (!\inst4|data2[14]~369_combout  & (\inst4|registers[9][14]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|data2[14]~369_combout ))))

	.dataa(\inst4|registers[9][14]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers[11][14]~regout ),
	.datad(\inst4|data2[14]~369_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~370 .lut_mask = 16'hF388;
defparam \inst4|data2[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneii_lcell_comb \inst4|data2[14]~373 (
// Equation(s):
// \inst4|data2[14]~373_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # (\inst4|data2[14]~370_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|data2[14]~372_combout  & (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|data2[14]~372_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[14]~370_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~373 .lut_mask = 16'hCEC2;
defparam \inst4|data2[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N5
cycloneii_lcell_ff \inst4|registers[6][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[6][14]~regout ));

// Location: LCFF_X57_Y26_N15
cycloneii_lcell_ff \inst4|registers[7][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[7][14]~regout ));

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \inst4|data2[14]~368 (
// Equation(s):
// \inst4|data2[14]~368_combout  = (\inst4|data2[14]~367_combout  & (((\inst4|registers[7][14]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[14]~367_combout  & (\inst4|registers[6][14]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[14]~367_combout ),
	.datab(\inst4|registers[6][14]~regout ),
	.datac(\inst4|registers[7][14]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~368 .lut_mask = 16'hE4AA;
defparam \inst4|data2[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneii_lcell_comb \inst4|data2[14]~376 (
// Equation(s):
// \inst4|data2[14]~376_combout  = (\inst4|data2[14]~373_combout  & ((\inst4|data2[14]~375_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[14]~373_combout  & 
// (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & \inst4|data2[14]~368_combout ))))

	.dataa(\inst4|data2[14]~375_combout ),
	.datab(\inst4|data2[14]~373_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|data2[14]~368_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~376 .lut_mask = 16'hBC8C;
defparam \inst4|data2[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneii_lcell_comb \inst4|data2[14]~377 (
// Equation(s):
// \inst4|data2[14]~377_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[14]~366_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[14]~376_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[14]~366_combout ),
	.datab(\inst4|data2[14]~376_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~377 .lut_mask = 16'hA0AC;
defparam \inst4|data2[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y6
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~377_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~377_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 .lut_mask = 16'hE6A2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneii_lcell_comb \inst3|out[14]~17 (
// Equation(s):
// \inst3|out[14]~17_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux17~6_combout ))

	.dataa(\inst6|Mux17~6_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ),
	.cin(gnd),
	.combout(\inst3|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[14]~17 .lut_mask = 16'hFA0A;
defparam \inst3|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y17
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~398_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~398_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 .lut_mask = 16'hFC0A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~398_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 .lut_mask = 16'hDAD0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneii_lcell_comb \inst3|out[13]~18 (
// Equation(s):
// \inst3|out[13]~18_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux18~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux18~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ),
	.cin(gnd),
	.combout(\inst3|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[13]~18 .lut_mask = 16'hFA50;
defparam \inst3|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N21
cycloneii_lcell_ff \inst4|registers[21][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][12]~regout ));

// Location: LCFF_X59_Y22_N23
cycloneii_lcell_ff \inst4|registers[29][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[29][12]~regout ));

// Location: LCFF_X51_Y23_N31
cycloneii_lcell_ff \inst4|registers[17][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][12]~regout ));

// Location: LCCOMB_X51_Y23_N30
cycloneii_lcell_comb \inst4|data2[12]~399 (
// Equation(s):
// \inst4|data2[12]~399_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[25][12]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[17][12]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[25][12]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[17][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~399 .lut_mask = 16'hCCB8;
defparam \inst4|data2[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneii_lcell_comb \inst4|data2[12]~400 (
// Equation(s):
// \inst4|data2[12]~400_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[12]~399_combout  & ((\inst4|registers[29][12]~regout ))) # (!\inst4|data2[12]~399_combout  & (\inst4|registers[21][12]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[12]~399_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[21][12]~regout ),
	.datac(\inst4|registers[29][12]~regout ),
	.datad(\inst4|data2[12]~399_combout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~400 .lut_mask = 16'hF588;
defparam \inst4|data2[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N19
cycloneii_lcell_ff \inst4|registers[22][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[22][12]~regout ));

// Location: LCFF_X53_Y24_N27
cycloneii_lcell_ff \inst4|registers[18][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][12]~regout ));

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \inst4|data2[12]~401 (
// Equation(s):
// \inst4|data2[12]~401_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[22][12]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[18][12]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[22][12]~regout ),
	.datac(\inst4|registers[18][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~401 .lut_mask = 16'hEE50;
defparam \inst4|data2[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \inst4|data2[12]~402 (
// Equation(s):
// \inst4|data2[12]~402_combout  = (\inst4|data2[12]~401_combout  & (((\inst4|registers[30][12]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[12]~401_combout  & (\inst4|registers[26][12]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[26][12]~regout ),
	.datab(\inst4|data2[12]~401_combout ),
	.datac(\inst4|registers[30][12]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~402 .lut_mask = 16'hE2CC;
defparam \inst4|data2[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \inst4|data2[12]~405 (
// Equation(s):
// \inst4|data2[12]~405_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|data2[12]~402_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|data2[12]~404_combout ))))

	.dataa(\inst4|data2[12]~404_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|data2[12]~402_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~405 .lut_mask = 16'hFC22;
defparam \inst4|data2[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \inst4|data2[12]~408 (
// Equation(s):
// \inst4|data2[12]~408_combout  = (\inst4|data2[12]~405_combout  & ((\inst4|data2[12]~407_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[12]~405_combout  & (((\inst4|data2[12]~400_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|data2[12]~407_combout ),
	.datab(\inst4|data2[12]~400_combout ),
	.datac(\inst4|data2[12]~405_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~408 .lut_mask = 16'hACF0;
defparam \inst4|data2[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \inst4|data2[12]~419 (
// Equation(s):
// \inst4|data2[12]~419_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[12]~408_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[12]~418_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[12]~418_combout ),
	.datab(\inst4|data2[12]~408_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~419 .lut_mask = 16'hCC0A;
defparam \inst4|data2[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~419_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~419_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~419_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 .lut_mask = 16'hB9A8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 .lut_mask = 16'hBBC0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N22
cycloneii_lcell_comb \inst3|out[12]~19 (
// Equation(s):
// \inst3|out[12]~19_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux19~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux19~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.cin(gnd),
	.combout(\inst3|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[12]~19 .lut_mask = 16'hFA50;
defparam \inst3|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y40
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~503_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~503_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 .lut_mask = 16'hE4AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneii_lcell_comb \inst3|out[8]~23 (
// Equation(s):
// \inst3|out[8]~23_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux23~3_combout ))

	.dataa(\inst6|Mux23~3_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[8]~23 .lut_mask = 16'hCACA;
defparam \inst3|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N3
cycloneii_lcell_ff \inst4|registers[31][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][7]~regout ));

// Location: LCCOMB_X52_Y27_N2
cycloneii_lcell_comb \inst4|data2[7]~512 (
// Equation(s):
// \inst4|data2[7]~512_combout  = (\inst4|data2[7]~511_combout  & (((\inst4|registers[31][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|data2[7]~511_combout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[27][7]~regout ))))

	.dataa(\inst4|data2[7]~511_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[31][7]~regout ),
	.datad(\inst4|registers[27][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~512 .lut_mask = 16'hE6A2;
defparam \inst4|data2[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N31
cycloneii_lcell_ff \inst4|registers[18][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][7]~regout ));

// Location: LCCOMB_X53_Y30_N30
cycloneii_lcell_comb \inst4|data2[7]~504 (
// Equation(s):
// \inst4|data2[7]~504_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][7]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][7]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[26][7]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~504 .lut_mask = 16'hCCB8;
defparam \inst4|data2[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \inst4|data2[7]~505 (
// Equation(s):
// \inst4|data2[7]~505_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[7]~504_combout  & ((\inst4|registers[30][7]~regout ))) # (!\inst4|data2[7]~504_combout  & (\inst4|registers[22][7]~regout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|data2[7]~504_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[22][7]~regout ),
	.datac(\inst4|registers[30][7]~regout ),
	.datad(\inst4|data2[7]~504_combout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~505 .lut_mask = 16'hF588;
defparam \inst4|data2[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \inst4|data2[7]~513 (
// Equation(s):
// \inst4|data2[7]~513_combout  = (\inst4|data2[7]~510_combout  & ((\inst4|data2[7]~512_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[7]~510_combout  & (((\inst4|data2[7]~505_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[7]~510_combout ),
	.datab(\inst4|data2[7]~512_combout ),
	.datac(\inst4|data2[7]~505_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~513 .lut_mask = 16'hD8AA;
defparam \inst4|data2[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneii_lcell_comb \inst4|data2[7]~514 (
// Equation(s):
// \inst4|data2[7]~514_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers[9][7]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers[8][7]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers[9][7]~regout ),
	.datac(\inst4|registers[8][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~514 .lut_mask = 16'hEE50;
defparam \inst4|data2[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N21
cycloneii_lcell_ff \inst4|registers[11][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[11][7]~regout ));

// Location: LCCOMB_X59_Y23_N20
cycloneii_lcell_comb \inst4|data2[7]~515 (
// Equation(s):
// \inst4|data2[7]~515_combout  = (\inst4|data2[7]~514_combout  & (((\inst4|registers[11][7]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[7]~514_combout  & (\inst4|registers[10][7]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers[10][7]~regout ),
	.datab(\inst4|data2[7]~514_combout ),
	.datac(\inst4|registers[11][7]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~515 .lut_mask = 16'hE2CC;
defparam \inst4|data2[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N9
cycloneii_lcell_ff \inst4|registers[15][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[15][7]~regout ));

// Location: LCCOMB_X58_Y30_N20
cycloneii_lcell_comb \inst4|data2[7]~522 (
// Equation(s):
// \inst4|data2[7]~522_combout  = (\inst4|data2[7]~521_combout  & (((\inst4|registers[15][7]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|data2[7]~521_combout  & (\inst4|registers[13][7]~regout  & 
// (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|data2[7]~521_combout ),
	.datab(\inst4|registers[13][7]~regout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers[15][7]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~522 .lut_mask = 16'hEA4A;
defparam \inst4|data2[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneii_lcell_comb \inst4|data2[7]~523 (
// Equation(s):
// \inst4|data2[7]~523_combout  = (\inst4|data2[7]~520_combout  & (((\inst4|data2[7]~522_combout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[7]~520_combout  & (\inst4|data2[7]~515_combout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|data2[7]~520_combout ),
	.datab(\inst4|data2[7]~515_combout ),
	.datac(\inst4|data2[7]~522_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~523 .lut_mask = 16'hE4AA;
defparam \inst4|data2[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneii_lcell_comb \inst4|data2[7]~524 (
// Equation(s):
// \inst4|data2[7]~524_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[7]~513_combout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|data2[7]~523_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|data2[7]~513_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|data2[7]~523_combout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~524 .lut_mask = 16'h8D88;
defparam \inst4|data2[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~524_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~524_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 .lut_mask = 16'hDC98;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~524_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~524_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 .lut_mask = 16'hE6C4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneii_lcell_comb \inst3|out[7]~24 (
// Equation(s):
// \inst3|out[7]~24_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux24~3_combout ))

	.dataa(\inst6|Mux24~3_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[7]~24 .lut_mask = 16'hCACA;
defparam \inst3|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N9
cycloneii_lcell_ff \inst4|registers[24][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[24][5]~regout ));

// Location: LCFF_X62_Y25_N11
cycloneii_lcell_ff \inst4|registers[16][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][5]~regout ));

// Location: LCCOMB_X62_Y25_N10
cycloneii_lcell_comb \inst4|data2[5]~550 (
// Equation(s):
// \inst4|data2[5]~550_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers[24][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[16][5]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers[24][5]~regout ),
	.datac(\inst4|registers[16][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~550 .lut_mask = 16'hEE50;
defparam \inst4|data2[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N3
cycloneii_lcell_ff \inst4|registers[28][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][5]~regout ));

// Location: LCFF_X62_Y28_N25
cycloneii_lcell_ff \inst4|registers[20][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][5]~regout ));

// Location: LCCOMB_X62_Y28_N2
cycloneii_lcell_comb \inst4|data2[5]~551 (
// Equation(s):
// \inst4|data2[5]~551_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|data2[5]~550_combout  & (\inst4|registers[28][5]~regout )) # (!\inst4|data2[5]~550_combout  & ((\inst4|registers[20][5]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|data2[5]~550_combout ))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|data2[5]~550_combout ),
	.datac(\inst4|registers[28][5]~regout ),
	.datad(\inst4|registers[20][5]~regout ),
	.cin(gnd),
	.combout(\inst4|data2[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~551 .lut_mask = 16'hE6C4;
defparam \inst4|data2[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N27
cycloneii_lcell_ff \inst4|registers[21][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[21][5]~regout ));

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \inst4|registers[17][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][5]~regout ));

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \inst4|data2[5]~548 (
// Equation(s):
// \inst4|data2[5]~548_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers[21][5]~regout )) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers[17][5]~regout )))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers[21][5]~regout ),
	.datac(\inst4|registers[17][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~548 .lut_mask = 16'hEE50;
defparam \inst4|data2[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneii_lcell_comb \inst4|data2[5]~549 (
// Equation(s):
// \inst4|data2[5]~549_combout  = (\inst4|data2[5]~548_combout  & (((\inst4|registers[29][5]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|data2[5]~548_combout  & (\inst4|registers[25][5]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers[25][5]~regout ),
	.datab(\inst4|data2[5]~548_combout ),
	.datac(\inst4|registers[29][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|data2[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~549 .lut_mask = 16'hE2CC;
defparam \inst4|data2[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneii_lcell_comb \inst4|data2[5]~552 (
// Equation(s):
// \inst4|data2[5]~552_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|data2[5]~549_combout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|data2[5]~551_combout ))))

	.dataa(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|data2[5]~551_combout ),
	.datac(\inst4|data2[5]~549_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|data2[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~552 .lut_mask = 16'hFA44;
defparam \inst4|data2[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N7
cycloneii_lcell_ff \inst4|registers[18][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[18][5]~regout ));

// Location: LCCOMB_X53_Y30_N6
cycloneii_lcell_comb \inst4|data2[5]~546 (
// Equation(s):
// \inst4|data2[5]~546_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers[26][5]~regout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers[18][5]~regout  & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[26][5]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers[18][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~546 .lut_mask = 16'hCCB8;
defparam \inst4|data2[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N29
cycloneii_lcell_ff \inst4|registers[30][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[30][5]~regout ));

// Location: LCCOMB_X54_Y30_N28
cycloneii_lcell_comb \inst4|data2[5]~547 (
// Equation(s):
// \inst4|data2[5]~547_combout  = (\inst4|data2[5]~546_combout  & (((\inst4|registers[30][5]~regout ) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|data2[5]~546_combout  & (\inst4|registers[22][5]~regout  & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers[22][5]~regout ),
	.datab(\inst4|data2[5]~546_combout ),
	.datac(\inst4|registers[30][5]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|data2[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~547 .lut_mask = 16'hE2CC;
defparam \inst4|data2[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneii_lcell_comb \inst4|data2[5]~555 (
// Equation(s):
// \inst4|data2[5]~555_combout  = (\inst4|data2[5]~552_combout  & ((\inst4|data2[5]~554_combout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|data2[5]~552_combout  & (((\inst4|data2[5]~547_combout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|data2[5]~554_combout ),
	.datab(\inst4|data2[5]~552_combout ),
	.datac(\inst4|data2[5]~547_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|data2[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~555 .lut_mask = 16'hB8CC;
defparam \inst4|data2[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneii_lcell_comb \inst4|data2[5]~566 (
// Equation(s):
// \inst4|data2[5]~566_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|data2[5]~555_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|data2[5]~565_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|data2[5]~565_combout ),
	.datab(\inst4|data2[5]~555_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~566 .lut_mask = 16'hCC0A;
defparam \inst4|data2[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~566_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~566_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst32|clock~clkctrl_outclk ),
	.clk1(\CLOCK~clkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~566_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 .lut_mask = 16'hE2CC;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneii_lcell_comb \inst3|out[5]~26 (
// Equation(s):
// \inst3|out[5]~26_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux26~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.datab(\inst6|Mux26~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[5]~26 .lut_mask = 16'hACAC;
defparam \inst3|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneii_lcell_comb \inst6|Mux30~4 (
// Equation(s):
// \inst6|Mux30~4_combout  = (\inst6|Add0~2_combout  & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~2_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~4 .lut_mask = 16'h444C;
defparam \inst6|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneii_lcell_comb \inst6|Mux30~2 (
// Equation(s):
// \inst6|Mux30~2_combout  = (\inst6|Mux17~3_combout  & ((\inst6|Mux17~4_combout  & ((\inst6|Add1~2_combout ))) # (!\inst6|Mux17~4_combout  & (\inst6|Mux30~4_combout )))) # (!\inst6|Mux17~3_combout  & (((!\inst6|Mux17~4_combout ))))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~2 .lut_mask = 16'hAD0D;
defparam \inst6|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y21_N17
cycloneii_lcell_ff \inst4|registers[27][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[27][1]~regout ));

// Location: LCFF_X59_Y21_N27
cycloneii_lcell_ff \inst4|registers[23][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[23][1]~regout ));

// Location: LCCOMB_X59_Y21_N26
cycloneii_lcell_comb \inst4|data1[1]~637 (
// Equation(s):
// \inst4|data1[1]~637_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers[23][1]~regout ))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers[19][1]~regout ))))

	.dataa(\inst4|registers[19][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[23][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~637 .lut_mask = 16'hFC22;
defparam \inst4|data1[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneii_lcell_comb \inst4|data1[1]~638 (
// Equation(s):
// \inst4|data1[1]~638_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|data1[1]~637_combout  & (\inst4|registers[31][1]~regout )) # (!\inst4|data1[1]~637_combout  & ((\inst4|registers[27][1]~regout ))))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|data1[1]~637_combout ))))

	.dataa(\inst4|registers[31][1]~regout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers[27][1]~regout ),
	.datad(\inst4|data1[1]~637_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~638 .lut_mask = 16'hBBC0;
defparam \inst4|data1[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N27
cycloneii_lcell_ff \inst4|registers[28][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[28][1]~regout ));

// Location: LCFF_X62_Y27_N1
cycloneii_lcell_ff \inst4|registers[20][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[20][1]~regout ));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \inst4|data1[1]~635 (
// Equation(s):
// \inst4|data1[1]~635_combout  = (\inst4|data1[1]~634_combout  & ((\inst4|registers[28][1]~regout ) # ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|data1[1]~634_combout  & (((\inst4|registers[20][1]~regout  & 
// \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|data1[1]~634_combout ),
	.datab(\inst4|registers[28][1]~regout ),
	.datac(\inst4|registers[20][1]~regout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|data1[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~635 .lut_mask = 16'hD8AA;
defparam \inst4|data1[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneii_lcell_comb \inst4|data1[1]~636 (
// Equation(s):
// \inst4|data1[1]~636_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|data1[1]~633_combout ) # ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & \inst4|data1[1]~635_combout ))))

	.dataa(\inst4|data1[1]~633_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|data1[1]~635_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~636 .lut_mask = 16'hCBC8;
defparam \inst4|data1[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneii_lcell_comb \inst4|data1[1]~639 (
// Equation(s):
// \inst4|data1[1]~639_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|data1[1]~636_combout  & ((\inst4|data1[1]~638_combout ))) # (!\inst4|data1[1]~636_combout  & (\inst4|data1[1]~631_combout )))) # 
// (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|data1[1]~636_combout ))))

	.dataa(\inst4|data1[1]~631_combout ),
	.datab(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|data1[1]~638_combout ),
	.datad(\inst4|data1[1]~636_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~639 .lut_mask = 16'hF388;
defparam \inst4|data1[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneii_lcell_comb \inst4|data1[1]~650 (
// Equation(s):
// \inst4|data1[1]~650_combout  = (\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|data1[1]~639_combout )))) # (!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|data1[1]~649_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|data1[1]~649_combout ),
	.datab(\inst4|data1[1]~639_combout ),
	.datac(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~650 .lut_mask = 16'hC0CA;
defparam \inst4|data1[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneii_lcell_comb \inst6|Mux30~3 (
// Equation(s):
// \inst6|Mux30~3_combout  = (\inst6|Mux0~6_combout  & ((\inst30|out[1]~30_combout  & ((\inst4|data1[1]~650_combout ) # (!\inst6|Mux30~2_combout ))) # (!\inst30|out[1]~30_combout  & (!\inst6|Mux30~2_combout  & \inst4|data1[1]~650_combout )))) # 
// (!\inst6|Mux0~6_combout  & (((\inst6|Mux30~2_combout ))))

	.dataa(\inst6|Mux0~6_combout ),
	.datab(\inst30|out[1]~30_combout ),
	.datac(\inst6|Mux30~2_combout ),
	.datad(\inst4|data1[1]~650_combout ),
	.cin(gnd),
	.combout(\inst6|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~3 .lut_mask = 16'hDA58;
defparam \inst6|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneii_lcell_comb \inst3|out[1]~30 (
// Equation(s):
// \inst3|out[1]~30_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux30~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[1]~30 .lut_mask = 16'hCFC0;
defparam \inst3|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneii_lcell_comb \inst3|out[0]~31 (
// Equation(s):
// \inst3|out[0]~31_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux31~1_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux31~1_combout ),
	.datac(vcc),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ),
	.cin(gnd),
	.combout(\inst3|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[0]~31 .lut_mask = 16'hEE44;
defparam \inst3|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneii_lcell_comb \inst9|out[26]~5 (
// Equation(s):
// \inst9|out[26]~5_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~48_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~48_combout )))

	.dataa(\inst11|inst2|Add0~48_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst9|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[26]~5 .lut_mask = 16'hBB88;
defparam \inst9|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N3
cycloneii_lcell_ff \inst24|PC[26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[26]~5_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [26]));

// Location: LCCOMB_X66_Y30_N24
cycloneii_lcell_comb \inst9|out[22]~10 (
// Equation(s):
// \inst9|out[22]~10_combout  = (\inst9|out[22]~9_combout  & (\inst11|inst2|Add0~40_combout )) # (!\inst9|out[22]~9_combout  & ((\inst12|inst|Add0~40_combout )))

	.dataa(\inst9|out[22]~9_combout ),
	.datab(vcc),
	.datac(\inst11|inst2|Add0~40_combout ),
	.datad(\inst12|inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst9|out[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~10 .lut_mask = 16'hF5A0;
defparam \inst9|out[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneii_lcell_comb \inst9|out[22]~11 (
// Equation(s):
// \inst9|out[22]~11_combout  = (\inst36|Jump~combout  & ((!\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst36|Jump~combout  & (!\inst9|out[22]~10_combout ))

	.dataa(vcc),
	.datab(\inst36|Jump~combout ),
	.datac(\inst9|out[22]~10_combout ),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst9|out[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~11 .lut_mask = 16'h03CF;
defparam \inst9|out[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N7
cycloneii_lcell_ff \inst24|PC[22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[22]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [22]));

// Location: LCCOMB_X62_Y30_N0
cycloneii_lcell_comb \inst9|out[20]~13 (
// Equation(s):
// \inst9|out[20]~13_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~36_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~36_combout )))

	.dataa(\inst11|inst2|Add0~36_combout ),
	.datab(\inst12|inst|Add0~36_combout ),
	.datac(vcc),
	.datad(\inst~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[20]~13 .lut_mask = 16'hAACC;
defparam \inst9|out[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N1
cycloneii_lcell_ff \inst24|PC[20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[20]~13_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [20]));

// Location: LCCOMB_X62_Y30_N26
cycloneii_lcell_comb \inst9|out[18]~15 (
// Equation(s):
// \inst9|out[18]~15_combout  = (\inst~0_combout  & (\inst11|inst2|Add0~32_combout )) # (!\inst~0_combout  & ((\inst12|inst|Add0~32_combout )))

	.dataa(\inst11|inst2|Add0~32_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst9|out[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[18]~15 .lut_mask = 16'hBB88;
defparam \inst9|out[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N27
cycloneii_lcell_ff \inst24|PC[18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[18]~15_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [18]));

// Location: LCCOMB_X67_Y30_N30
cycloneii_lcell_comb \inst9|out[17]~16 (
// Equation(s):
// \inst9|out[17]~16_combout  = (\inst~0_combout  & ((\inst11|inst2|Add0~30_combout ))) # (!\inst~0_combout  & (\inst12|inst|Add0~30_combout ))

	.dataa(\inst12|inst|Add0~30_combout ),
	.datab(\inst~0_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst9|out[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[17]~16 .lut_mask = 16'hEE22;
defparam \inst9|out[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N31
cycloneii_lcell_ff \inst24|PC[17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst9|out[17]~16_combout ),
	.sdata(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [17]));

// Location: LCFF_X53_Y22_N11
cycloneii_lcell_ff \inst4|registers[31][31] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][31]~regout ));

// Location: LCFF_X60_Y21_N3
cycloneii_lcell_ff \inst4|registers[31][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][23]~regout ));

// Location: LCFF_X60_Y21_N31
cycloneii_lcell_ff \inst4|registers[31][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][22]~regout ));

// Location: LCFF_X60_Y21_N15
cycloneii_lcell_ff \inst4|registers[31][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][20]~regout ));

// Location: LCFF_X53_Y23_N21
cycloneii_lcell_ff \inst4|registers[31][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][18]~regout ));

// Location: LCFF_X53_Y23_N13
cycloneii_lcell_ff \inst4|registers[31][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][14]~regout ));

// Location: LCFF_X54_Y25_N1
cycloneii_lcell_ff \inst4|registers[31][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][13]~regout ));

// Location: LCFF_X53_Y23_N25
cycloneii_lcell_ff \inst4|registers[31][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][12]~regout ));

// Location: LCFF_X54_Y25_N15
cycloneii_lcell_ff \inst4|registers[31][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][9]~regout ));

// Location: LCFF_X54_Y25_N3
cycloneii_lcell_ff \inst4|registers[31][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][3]~regout ));

// Location: LCFF_X53_Y23_N29
cycloneii_lcell_ff \inst4|registers[31][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][2]~regout ));

// Location: LCFF_X60_Y21_N11
cycloneii_lcell_ff \inst4|registers[31][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[31][1]~regout ));

// Location: LCFF_X62_Y26_N17
cycloneii_lcell_ff \inst4|registers[16][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][29]~regout ));

// Location: LCFF_X62_Y26_N7
cycloneii_lcell_ff \inst4|registers[16][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][27]~regout ));

// Location: LCFF_X62_Y26_N31
cycloneii_lcell_ff \inst4|registers[16][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][24]~regout ));

// Location: LCFF_X63_Y28_N13
cycloneii_lcell_ff \inst4|registers[16][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][23]~regout ));

// Location: LCFF_X62_Y26_N9
cycloneii_lcell_ff \inst4|registers[16][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][22]~regout ));

// Location: LCFF_X60_Y26_N23
cycloneii_lcell_ff \inst4|registers[16][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][21]~regout ));

// Location: LCFF_X62_Y26_N5
cycloneii_lcell_ff \inst4|registers[16][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][20]~regout ));

// Location: LCFF_X63_Y28_N1
cycloneii_lcell_ff \inst4|registers[16][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][19]~regout ));

// Location: LCFF_X62_Y26_N1
cycloneii_lcell_ff \inst4|registers[16][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][18]~regout ));

// Location: LCFF_X62_Y25_N21
cycloneii_lcell_ff \inst4|registers[16][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][16]~regout ));

// Location: LCFF_X62_Y25_N3
cycloneii_lcell_ff \inst4|registers[16][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][14]~regout ));

// Location: LCFF_X63_Y28_N21
cycloneii_lcell_ff \inst4|registers[16][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][13]~regout ));

// Location: LCFF_X60_Y26_N11
cycloneii_lcell_ff \inst4|registers[16][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][12]~regout ));

// Location: LCFF_X62_Y25_N15
cycloneii_lcell_ff \inst4|registers[16][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][11]~regout ));

// Location: LCFF_X60_Y26_N7
cycloneii_lcell_ff \inst4|registers[16][9] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[9]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][9]~regout ));

// Location: LCFF_X60_Y26_N27
cycloneii_lcell_ff \inst4|registers[16][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][8]~regout ));

// Location: LCFF_X60_Y26_N13
cycloneii_lcell_ff \inst4|registers[16][7] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[7]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][7]~regout ));

// Location: LCFF_X60_Y26_N25
cycloneii_lcell_ff \inst4|registers[16][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][6]~regout ));

// Location: LCFF_X62_Y25_N23
cycloneii_lcell_ff \inst4|registers[16][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][4]~regout ));

// Location: LCFF_X63_Y28_N9
cycloneii_lcell_ff \inst4|registers[16][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][3]~regout ));

// Location: LCFF_X60_Y26_N29
cycloneii_lcell_ff \inst4|registers[16][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][2]~regout ));

// Location: LCFF_X63_Y28_N29
cycloneii_lcell_ff \inst4|registers[16][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[16][1]~regout ));

// Location: LCFF_X58_Y25_N7
cycloneii_lcell_ff \inst4|registers[17][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][30]~regout ));

// Location: LCFF_X63_Y27_N25
cycloneii_lcell_ff \inst4|registers[17][26] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[26]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][26]~regout ));

// Location: LCFF_X63_Y27_N13
cycloneii_lcell_ff \inst4|registers[17][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][24]~regout ));

// Location: LCFF_X58_Y25_N23
cycloneii_lcell_ff \inst4|registers[17][23] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[23]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][23]~regout ));

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \inst4|registers[17][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][22]~regout ));

// Location: LCFF_X51_Y23_N29
cycloneii_lcell_ff \inst4|registers[17][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][19]~regout ));

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \inst4|registers[17][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][18]~regout ));

// Location: LCFF_X51_Y23_N5
cycloneii_lcell_ff \inst4|registers[17][15] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][15]~regout ));

// Location: LCFF_X51_Y23_N15
cycloneii_lcell_ff \inst4|registers[17][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][14]~regout ));

// Location: LCFF_X51_Y23_N19
cycloneii_lcell_ff \inst4|registers[17][13] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[13]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][13]~regout ));

// Location: LCFF_X50_Y27_N9
cycloneii_lcell_ff \inst4|registers[17][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][11]~regout ));

// Location: LCFF_X52_Y22_N9
cycloneii_lcell_ff \inst4|registers[17][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][8]~regout ));

// Location: LCFF_X50_Y27_N5
cycloneii_lcell_ff \inst4|registers[17][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][3]~regout ));

// Location: LCFF_X52_Y22_N31
cycloneii_lcell_ff \inst4|registers[17][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][2]~regout ));

// Location: LCFF_X51_Y23_N13
cycloneii_lcell_ff \inst4|registers[17][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][1]~regout ));

// Location: LCFF_X63_Y27_N29
cycloneii_lcell_ff \inst4|registers[17][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[17][0]~regout ));

// Location: LCFF_X60_Y23_N15
cycloneii_lcell_ff \inst4|registers[8][29] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[29]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][29]~regout ));

// Location: LCFF_X60_Y23_N1
cycloneii_lcell_ff \inst4|registers[8][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][27]~regout ));

// Location: LCFF_X60_Y23_N3
cycloneii_lcell_ff \inst4|registers[8][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][25]~regout ));

// Location: LCFF_X63_Y23_N27
cycloneii_lcell_ff \inst4|registers[8][24] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[24]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][24]~regout ));

// Location: LCFF_X63_Y22_N29
cycloneii_lcell_ff \inst4|registers[8][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][21]~regout ));

// Location: LCFF_X62_Y24_N25
cycloneii_lcell_ff \inst4|registers[8][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][20]~regout ));

// Location: LCFF_X62_Y24_N5
cycloneii_lcell_ff \inst4|registers[8][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][18]~regout ));

// Location: LCFF_X62_Y24_N9
cycloneii_lcell_ff \inst4|registers[8][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][16]~regout ));

// Location: LCFF_X63_Y23_N11
cycloneii_lcell_ff \inst4|registers[8][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][10]~regout ));

// Location: LCFF_X63_Y23_N7
cycloneii_lcell_ff \inst4|registers[8][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][8]~regout ));

// Location: LCFF_X62_Y24_N31
cycloneii_lcell_ff \inst4|registers[8][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][4]~regout ));

// Location: LCFF_X57_Y24_N13
cycloneii_lcell_ff \inst4|registers[8][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][3]~regout ));

// Location: LCFF_X63_Y22_N1
cycloneii_lcell_ff \inst4|registers[8][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][1]~regout ));

// Location: LCFF_X63_Y23_N23
cycloneii_lcell_ff \inst4|registers[8][0] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[0]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[8][0]~regout ));

// Location: LCFF_X61_Y24_N25
cycloneii_lcell_ff \inst4|registers[9][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][27]~regout ));

// Location: LCFF_X61_Y24_N19
cycloneii_lcell_ff \inst4|registers[9][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][25]~regout ));

// Location: LCFF_X63_Y22_N3
cycloneii_lcell_ff \inst4|registers[9][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][21]~regout ));

// Location: LCFF_X63_Y24_N15
cycloneii_lcell_ff \inst4|registers[9][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][20]~regout ));

// Location: LCFF_X61_Y23_N29
cycloneii_lcell_ff \inst4|registers[9][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][18]~regout ));

// Location: LCFF_X63_Y22_N7
cycloneii_lcell_ff \inst4|registers[9][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][16]~regout ));

// Location: LCFF_X62_Y23_N13
cycloneii_lcell_ff \inst4|registers[9][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][14]~regout ));

// Location: LCFF_X61_Y24_N27
cycloneii_lcell_ff \inst4|registers[9][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][11]~regout ));

// Location: LCFF_X62_Y23_N5
cycloneii_lcell_ff \inst4|registers[9][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][8]~regout ));

// Location: LCFF_X61_Y31_N9
cycloneii_lcell_ff \inst4|registers[9][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(\inst1|out[3]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][3]~regout ));

// Location: LCFF_X63_Y22_N23
cycloneii_lcell_ff \inst4|registers[9][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[9][1]~regout ));

// Location: LCCOMB_X58_Y23_N14
cycloneii_lcell_comb \inst30|out[14]~17 (
// Equation(s):
// \inst30|out[14]~17_combout  = (\inst36|OrigUla~combout  & ((\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[14]~377_combout ))

	.dataa(\inst4|data2[14]~377_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst30|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[14]~17 .lut_mask = 16'hEE22;
defparam \inst30|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneii_lcell_comb \inst5|ULAopcode[1]~1 (
// Equation(s):
// \inst5|ULAopcode[1]~1_combout  = (\inst36|OpULA [1] & \inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst36|OpULA [1]),
	.datad(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst5|ULAopcode[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[1]~1 .lut_mask = 16'hF000;
defparam \inst5|ULAopcode[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneii_lcell_comb \inst6|Mux0~11 (
// Equation(s):
// \inst6|Mux0~11_combout  = (\inst6|Mux0~7_combout ) # (\inst6|Mux0~9_combout )

	.dataa(vcc),
	.datab(\inst6|Mux0~7_combout ),
	.datac(vcc),
	.datad(\inst6|Mux0~9_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~11 .lut_mask = 16'hFFCC;
defparam \inst6|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N19
cycloneii_lcell_ff \inst4|registers[0][30] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[30]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][30]~regout ));

// Location: LCFF_X57_Y22_N15
cycloneii_lcell_ff \inst4|registers[0][28] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[28]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][28]~regout ));

// Location: LCFF_X53_Y31_N1
cycloneii_lcell_ff \inst4|registers[0][27] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[27]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][27]~regout ));

// Location: LCFF_X53_Y31_N19
cycloneii_lcell_ff \inst4|registers[0][25] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[25]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][25]~regout ));

// Location: LCFF_X57_Y22_N23
cycloneii_lcell_ff \inst4|registers[0][22] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[22]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][22]~regout ));

// Location: LCFF_X50_Y24_N27
cycloneii_lcell_ff \inst4|registers[0][21] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[21]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][21]~regout ));

// Location: LCFF_X57_Y22_N27
cycloneii_lcell_ff \inst4|registers[0][20] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][20]~regout ));

// Location: LCFF_X50_Y24_N31
cycloneii_lcell_ff \inst4|registers[0][19] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][19]~regout ));

// Location: LCFF_X51_Y22_N19
cycloneii_lcell_ff \inst4|registers[0][18] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[18]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][18]~regout ));

// Location: LCFF_X50_Y28_N9
cycloneii_lcell_ff \inst4|registers[0][17] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[17]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][17]~regout ));

// Location: LCFF_X51_Y22_N7
cycloneii_lcell_ff \inst4|registers[0][16] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[16]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][16]~regout ));

// Location: LCFF_X51_Y22_N11
cycloneii_lcell_ff \inst4|registers[0][14] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][14]~regout ));

// Location: LCFF_X51_Y22_N23
cycloneii_lcell_ff \inst4|registers[0][12] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][12]~regout ));

// Location: LCFF_X50_Y28_N7
cycloneii_lcell_ff \inst4|registers[0][11] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[11]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][11]~regout ));

// Location: LCFF_X51_Y22_N3
cycloneii_lcell_ff \inst4|registers[0][10] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[10]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][10]~regout ));

// Location: LCFF_X51_Y22_N15
cycloneii_lcell_ff \inst4|registers[0][8] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[8]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][8]~regout ));

// Location: LCFF_X51_Y22_N27
cycloneii_lcell_ff \inst4|registers[0][6] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[6]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][6]~regout ));

// Location: LCFF_X50_Y28_N13
cycloneii_lcell_ff \inst4|registers[0][5] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[5]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][5]~regout ));

// Location: LCFF_X50_Y24_N13
cycloneii_lcell_ff \inst4|registers[0][4] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[4]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][4]~regout ));

// Location: LCFF_X50_Y28_N31
cycloneii_lcell_ff \inst4|registers[0][3] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[3]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][3]~regout ));

// Location: LCFF_X51_Y22_N31
cycloneii_lcell_ff \inst4|registers[0][2] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[2]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][2]~regout ));

// Location: LCFF_X53_Y31_N13
cycloneii_lcell_ff \inst4|registers[0][1] (
	.clk(\inst32|clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|out[1]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers[0][1]~regout ));

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EscreveREG~I (
	.datain(\inst36|EscreveReg~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EscreveREG));
// synopsys translate_off
defparam \EscreveREG~I .input_async_reset = "none";
defparam \EscreveREG~I .input_power_up = "low";
defparam \EscreveREG~I .input_register_mode = "none";
defparam \EscreveREG~I .input_sync_reset = "none";
defparam \EscreveREG~I .oe_async_reset = "none";
defparam \EscreveREG~I .oe_power_up = "low";
defparam \EscreveREG~I .oe_register_mode = "none";
defparam \EscreveREG~I .oe_sync_reset = "none";
defparam \EscreveREG~I .operation_mode = "output";
defparam \EscreveREG~I .output_async_reset = "none";
defparam \EscreveREG~I .output_power_up = "low";
defparam \EscreveREG~I .output_register_mode = "none";
defparam \EscreveREG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jal~I (
	.datain(\inst36|Jal~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jal));
// synopsys translate_off
defparam \jal~I .input_async_reset = "none";
defparam \jal~I .input_power_up = "low";
defparam \jal~I .input_register_mode = "none";
defparam \jal~I .input_sync_reset = "none";
defparam \jal~I .oe_async_reset = "none";
defparam \jal~I .oe_power_up = "low";
defparam \jal~I .oe_register_mode = "none";
defparam \jal~I .oe_sync_reset = "none";
defparam \jal~I .operation_mode = "output";
defparam \jal~I .output_async_reset = "none";
defparam \jal~I .output_power_up = "low";
defparam \jal~I .output_register_mode = "none";
defparam \jal~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[31]~I (
	.datain(\inst4|registers[1][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[31]));
// synopsys translate_off
defparam \at[31]~I .input_async_reset = "none";
defparam \at[31]~I .input_power_up = "low";
defparam \at[31]~I .input_register_mode = "none";
defparam \at[31]~I .input_sync_reset = "none";
defparam \at[31]~I .oe_async_reset = "none";
defparam \at[31]~I .oe_power_up = "low";
defparam \at[31]~I .oe_register_mode = "none";
defparam \at[31]~I .oe_sync_reset = "none";
defparam \at[31]~I .operation_mode = "output";
defparam \at[31]~I .output_async_reset = "none";
defparam \at[31]~I .output_power_up = "low";
defparam \at[31]~I .output_register_mode = "none";
defparam \at[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[30]~I (
	.datain(\inst4|registers[1][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[30]));
// synopsys translate_off
defparam \at[30]~I .input_async_reset = "none";
defparam \at[30]~I .input_power_up = "low";
defparam \at[30]~I .input_register_mode = "none";
defparam \at[30]~I .input_sync_reset = "none";
defparam \at[30]~I .oe_async_reset = "none";
defparam \at[30]~I .oe_power_up = "low";
defparam \at[30]~I .oe_register_mode = "none";
defparam \at[30]~I .oe_sync_reset = "none";
defparam \at[30]~I .operation_mode = "output";
defparam \at[30]~I .output_async_reset = "none";
defparam \at[30]~I .output_power_up = "low";
defparam \at[30]~I .output_register_mode = "none";
defparam \at[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[29]~I (
	.datain(\inst4|registers[1][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[29]));
// synopsys translate_off
defparam \at[29]~I .input_async_reset = "none";
defparam \at[29]~I .input_power_up = "low";
defparam \at[29]~I .input_register_mode = "none";
defparam \at[29]~I .input_sync_reset = "none";
defparam \at[29]~I .oe_async_reset = "none";
defparam \at[29]~I .oe_power_up = "low";
defparam \at[29]~I .oe_register_mode = "none";
defparam \at[29]~I .oe_sync_reset = "none";
defparam \at[29]~I .operation_mode = "output";
defparam \at[29]~I .output_async_reset = "none";
defparam \at[29]~I .output_power_up = "low";
defparam \at[29]~I .output_register_mode = "none";
defparam \at[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[28]~I (
	.datain(\inst4|registers[1][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[28]));
// synopsys translate_off
defparam \at[28]~I .input_async_reset = "none";
defparam \at[28]~I .input_power_up = "low";
defparam \at[28]~I .input_register_mode = "none";
defparam \at[28]~I .input_sync_reset = "none";
defparam \at[28]~I .oe_async_reset = "none";
defparam \at[28]~I .oe_power_up = "low";
defparam \at[28]~I .oe_register_mode = "none";
defparam \at[28]~I .oe_sync_reset = "none";
defparam \at[28]~I .operation_mode = "output";
defparam \at[28]~I .output_async_reset = "none";
defparam \at[28]~I .output_power_up = "low";
defparam \at[28]~I .output_register_mode = "none";
defparam \at[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[27]~I (
	.datain(\inst4|registers[1][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[27]));
// synopsys translate_off
defparam \at[27]~I .input_async_reset = "none";
defparam \at[27]~I .input_power_up = "low";
defparam \at[27]~I .input_register_mode = "none";
defparam \at[27]~I .input_sync_reset = "none";
defparam \at[27]~I .oe_async_reset = "none";
defparam \at[27]~I .oe_power_up = "low";
defparam \at[27]~I .oe_register_mode = "none";
defparam \at[27]~I .oe_sync_reset = "none";
defparam \at[27]~I .operation_mode = "output";
defparam \at[27]~I .output_async_reset = "none";
defparam \at[27]~I .output_power_up = "low";
defparam \at[27]~I .output_register_mode = "none";
defparam \at[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[26]~I (
	.datain(\inst4|registers[1][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[26]));
// synopsys translate_off
defparam \at[26]~I .input_async_reset = "none";
defparam \at[26]~I .input_power_up = "low";
defparam \at[26]~I .input_register_mode = "none";
defparam \at[26]~I .input_sync_reset = "none";
defparam \at[26]~I .oe_async_reset = "none";
defparam \at[26]~I .oe_power_up = "low";
defparam \at[26]~I .oe_register_mode = "none";
defparam \at[26]~I .oe_sync_reset = "none";
defparam \at[26]~I .operation_mode = "output";
defparam \at[26]~I .output_async_reset = "none";
defparam \at[26]~I .output_power_up = "low";
defparam \at[26]~I .output_register_mode = "none";
defparam \at[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[25]~I (
	.datain(\inst4|registers[1][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[25]));
// synopsys translate_off
defparam \at[25]~I .input_async_reset = "none";
defparam \at[25]~I .input_power_up = "low";
defparam \at[25]~I .input_register_mode = "none";
defparam \at[25]~I .input_sync_reset = "none";
defparam \at[25]~I .oe_async_reset = "none";
defparam \at[25]~I .oe_power_up = "low";
defparam \at[25]~I .oe_register_mode = "none";
defparam \at[25]~I .oe_sync_reset = "none";
defparam \at[25]~I .operation_mode = "output";
defparam \at[25]~I .output_async_reset = "none";
defparam \at[25]~I .output_power_up = "low";
defparam \at[25]~I .output_register_mode = "none";
defparam \at[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[24]~I (
	.datain(\inst4|registers[1][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[24]));
// synopsys translate_off
defparam \at[24]~I .input_async_reset = "none";
defparam \at[24]~I .input_power_up = "low";
defparam \at[24]~I .input_register_mode = "none";
defparam \at[24]~I .input_sync_reset = "none";
defparam \at[24]~I .oe_async_reset = "none";
defparam \at[24]~I .oe_power_up = "low";
defparam \at[24]~I .oe_register_mode = "none";
defparam \at[24]~I .oe_sync_reset = "none";
defparam \at[24]~I .operation_mode = "output";
defparam \at[24]~I .output_async_reset = "none";
defparam \at[24]~I .output_power_up = "low";
defparam \at[24]~I .output_register_mode = "none";
defparam \at[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[23]~I (
	.datain(\inst4|registers[1][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[23]));
// synopsys translate_off
defparam \at[23]~I .input_async_reset = "none";
defparam \at[23]~I .input_power_up = "low";
defparam \at[23]~I .input_register_mode = "none";
defparam \at[23]~I .input_sync_reset = "none";
defparam \at[23]~I .oe_async_reset = "none";
defparam \at[23]~I .oe_power_up = "low";
defparam \at[23]~I .oe_register_mode = "none";
defparam \at[23]~I .oe_sync_reset = "none";
defparam \at[23]~I .operation_mode = "output";
defparam \at[23]~I .output_async_reset = "none";
defparam \at[23]~I .output_power_up = "low";
defparam \at[23]~I .output_register_mode = "none";
defparam \at[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[22]~I (
	.datain(\inst4|registers[1][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[22]));
// synopsys translate_off
defparam \at[22]~I .input_async_reset = "none";
defparam \at[22]~I .input_power_up = "low";
defparam \at[22]~I .input_register_mode = "none";
defparam \at[22]~I .input_sync_reset = "none";
defparam \at[22]~I .oe_async_reset = "none";
defparam \at[22]~I .oe_power_up = "low";
defparam \at[22]~I .oe_register_mode = "none";
defparam \at[22]~I .oe_sync_reset = "none";
defparam \at[22]~I .operation_mode = "output";
defparam \at[22]~I .output_async_reset = "none";
defparam \at[22]~I .output_power_up = "low";
defparam \at[22]~I .output_register_mode = "none";
defparam \at[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[21]~I (
	.datain(\inst4|registers[1][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[21]));
// synopsys translate_off
defparam \at[21]~I .input_async_reset = "none";
defparam \at[21]~I .input_power_up = "low";
defparam \at[21]~I .input_register_mode = "none";
defparam \at[21]~I .input_sync_reset = "none";
defparam \at[21]~I .oe_async_reset = "none";
defparam \at[21]~I .oe_power_up = "low";
defparam \at[21]~I .oe_register_mode = "none";
defparam \at[21]~I .oe_sync_reset = "none";
defparam \at[21]~I .operation_mode = "output";
defparam \at[21]~I .output_async_reset = "none";
defparam \at[21]~I .output_power_up = "low";
defparam \at[21]~I .output_register_mode = "none";
defparam \at[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[20]~I (
	.datain(\inst4|registers[1][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[20]));
// synopsys translate_off
defparam \at[20]~I .input_async_reset = "none";
defparam \at[20]~I .input_power_up = "low";
defparam \at[20]~I .input_register_mode = "none";
defparam \at[20]~I .input_sync_reset = "none";
defparam \at[20]~I .oe_async_reset = "none";
defparam \at[20]~I .oe_power_up = "low";
defparam \at[20]~I .oe_register_mode = "none";
defparam \at[20]~I .oe_sync_reset = "none";
defparam \at[20]~I .operation_mode = "output";
defparam \at[20]~I .output_async_reset = "none";
defparam \at[20]~I .output_power_up = "low";
defparam \at[20]~I .output_register_mode = "none";
defparam \at[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[19]~I (
	.datain(\inst4|registers[1][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[19]));
// synopsys translate_off
defparam \at[19]~I .input_async_reset = "none";
defparam \at[19]~I .input_power_up = "low";
defparam \at[19]~I .input_register_mode = "none";
defparam \at[19]~I .input_sync_reset = "none";
defparam \at[19]~I .oe_async_reset = "none";
defparam \at[19]~I .oe_power_up = "low";
defparam \at[19]~I .oe_register_mode = "none";
defparam \at[19]~I .oe_sync_reset = "none";
defparam \at[19]~I .operation_mode = "output";
defparam \at[19]~I .output_async_reset = "none";
defparam \at[19]~I .output_power_up = "low";
defparam \at[19]~I .output_register_mode = "none";
defparam \at[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[18]~I (
	.datain(\inst4|registers[1][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[18]));
// synopsys translate_off
defparam \at[18]~I .input_async_reset = "none";
defparam \at[18]~I .input_power_up = "low";
defparam \at[18]~I .input_register_mode = "none";
defparam \at[18]~I .input_sync_reset = "none";
defparam \at[18]~I .oe_async_reset = "none";
defparam \at[18]~I .oe_power_up = "low";
defparam \at[18]~I .oe_register_mode = "none";
defparam \at[18]~I .oe_sync_reset = "none";
defparam \at[18]~I .operation_mode = "output";
defparam \at[18]~I .output_async_reset = "none";
defparam \at[18]~I .output_power_up = "low";
defparam \at[18]~I .output_register_mode = "none";
defparam \at[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[17]~I (
	.datain(\inst4|registers[1][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[17]));
// synopsys translate_off
defparam \at[17]~I .input_async_reset = "none";
defparam \at[17]~I .input_power_up = "low";
defparam \at[17]~I .input_register_mode = "none";
defparam \at[17]~I .input_sync_reset = "none";
defparam \at[17]~I .oe_async_reset = "none";
defparam \at[17]~I .oe_power_up = "low";
defparam \at[17]~I .oe_register_mode = "none";
defparam \at[17]~I .oe_sync_reset = "none";
defparam \at[17]~I .operation_mode = "output";
defparam \at[17]~I .output_async_reset = "none";
defparam \at[17]~I .output_power_up = "low";
defparam \at[17]~I .output_register_mode = "none";
defparam \at[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[16]~I (
	.datain(\inst4|registers[1][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[16]));
// synopsys translate_off
defparam \at[16]~I .input_async_reset = "none";
defparam \at[16]~I .input_power_up = "low";
defparam \at[16]~I .input_register_mode = "none";
defparam \at[16]~I .input_sync_reset = "none";
defparam \at[16]~I .oe_async_reset = "none";
defparam \at[16]~I .oe_power_up = "low";
defparam \at[16]~I .oe_register_mode = "none";
defparam \at[16]~I .oe_sync_reset = "none";
defparam \at[16]~I .operation_mode = "output";
defparam \at[16]~I .output_async_reset = "none";
defparam \at[16]~I .output_power_up = "low";
defparam \at[16]~I .output_register_mode = "none";
defparam \at[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[15]~I (
	.datain(\inst4|registers[1][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[15]));
// synopsys translate_off
defparam \at[15]~I .input_async_reset = "none";
defparam \at[15]~I .input_power_up = "low";
defparam \at[15]~I .input_register_mode = "none";
defparam \at[15]~I .input_sync_reset = "none";
defparam \at[15]~I .oe_async_reset = "none";
defparam \at[15]~I .oe_power_up = "low";
defparam \at[15]~I .oe_register_mode = "none";
defparam \at[15]~I .oe_sync_reset = "none";
defparam \at[15]~I .operation_mode = "output";
defparam \at[15]~I .output_async_reset = "none";
defparam \at[15]~I .output_power_up = "low";
defparam \at[15]~I .output_register_mode = "none";
defparam \at[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[14]~I (
	.datain(\inst4|registers[1][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[14]));
// synopsys translate_off
defparam \at[14]~I .input_async_reset = "none";
defparam \at[14]~I .input_power_up = "low";
defparam \at[14]~I .input_register_mode = "none";
defparam \at[14]~I .input_sync_reset = "none";
defparam \at[14]~I .oe_async_reset = "none";
defparam \at[14]~I .oe_power_up = "low";
defparam \at[14]~I .oe_register_mode = "none";
defparam \at[14]~I .oe_sync_reset = "none";
defparam \at[14]~I .operation_mode = "output";
defparam \at[14]~I .output_async_reset = "none";
defparam \at[14]~I .output_power_up = "low";
defparam \at[14]~I .output_register_mode = "none";
defparam \at[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[13]~I (
	.datain(\inst4|registers[1][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[13]));
// synopsys translate_off
defparam \at[13]~I .input_async_reset = "none";
defparam \at[13]~I .input_power_up = "low";
defparam \at[13]~I .input_register_mode = "none";
defparam \at[13]~I .input_sync_reset = "none";
defparam \at[13]~I .oe_async_reset = "none";
defparam \at[13]~I .oe_power_up = "low";
defparam \at[13]~I .oe_register_mode = "none";
defparam \at[13]~I .oe_sync_reset = "none";
defparam \at[13]~I .operation_mode = "output";
defparam \at[13]~I .output_async_reset = "none";
defparam \at[13]~I .output_power_up = "low";
defparam \at[13]~I .output_register_mode = "none";
defparam \at[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[12]~I (
	.datain(\inst4|registers[1][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[12]));
// synopsys translate_off
defparam \at[12]~I .input_async_reset = "none";
defparam \at[12]~I .input_power_up = "low";
defparam \at[12]~I .input_register_mode = "none";
defparam \at[12]~I .input_sync_reset = "none";
defparam \at[12]~I .oe_async_reset = "none";
defparam \at[12]~I .oe_power_up = "low";
defparam \at[12]~I .oe_register_mode = "none";
defparam \at[12]~I .oe_sync_reset = "none";
defparam \at[12]~I .operation_mode = "output";
defparam \at[12]~I .output_async_reset = "none";
defparam \at[12]~I .output_power_up = "low";
defparam \at[12]~I .output_register_mode = "none";
defparam \at[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[11]~I (
	.datain(\inst4|registers[1][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[11]));
// synopsys translate_off
defparam \at[11]~I .input_async_reset = "none";
defparam \at[11]~I .input_power_up = "low";
defparam \at[11]~I .input_register_mode = "none";
defparam \at[11]~I .input_sync_reset = "none";
defparam \at[11]~I .oe_async_reset = "none";
defparam \at[11]~I .oe_power_up = "low";
defparam \at[11]~I .oe_register_mode = "none";
defparam \at[11]~I .oe_sync_reset = "none";
defparam \at[11]~I .operation_mode = "output";
defparam \at[11]~I .output_async_reset = "none";
defparam \at[11]~I .output_power_up = "low";
defparam \at[11]~I .output_register_mode = "none";
defparam \at[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[10]~I (
	.datain(\inst4|registers[1][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[10]));
// synopsys translate_off
defparam \at[10]~I .input_async_reset = "none";
defparam \at[10]~I .input_power_up = "low";
defparam \at[10]~I .input_register_mode = "none";
defparam \at[10]~I .input_sync_reset = "none";
defparam \at[10]~I .oe_async_reset = "none";
defparam \at[10]~I .oe_power_up = "low";
defparam \at[10]~I .oe_register_mode = "none";
defparam \at[10]~I .oe_sync_reset = "none";
defparam \at[10]~I .operation_mode = "output";
defparam \at[10]~I .output_async_reset = "none";
defparam \at[10]~I .output_power_up = "low";
defparam \at[10]~I .output_register_mode = "none";
defparam \at[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[9]~I (
	.datain(\inst4|registers[1][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[9]));
// synopsys translate_off
defparam \at[9]~I .input_async_reset = "none";
defparam \at[9]~I .input_power_up = "low";
defparam \at[9]~I .input_register_mode = "none";
defparam \at[9]~I .input_sync_reset = "none";
defparam \at[9]~I .oe_async_reset = "none";
defparam \at[9]~I .oe_power_up = "low";
defparam \at[9]~I .oe_register_mode = "none";
defparam \at[9]~I .oe_sync_reset = "none";
defparam \at[9]~I .operation_mode = "output";
defparam \at[9]~I .output_async_reset = "none";
defparam \at[9]~I .output_power_up = "low";
defparam \at[9]~I .output_register_mode = "none";
defparam \at[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[8]~I (
	.datain(\inst4|registers[1][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[8]));
// synopsys translate_off
defparam \at[8]~I .input_async_reset = "none";
defparam \at[8]~I .input_power_up = "low";
defparam \at[8]~I .input_register_mode = "none";
defparam \at[8]~I .input_sync_reset = "none";
defparam \at[8]~I .oe_async_reset = "none";
defparam \at[8]~I .oe_power_up = "low";
defparam \at[8]~I .oe_register_mode = "none";
defparam \at[8]~I .oe_sync_reset = "none";
defparam \at[8]~I .operation_mode = "output";
defparam \at[8]~I .output_async_reset = "none";
defparam \at[8]~I .output_power_up = "low";
defparam \at[8]~I .output_register_mode = "none";
defparam \at[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[7]~I (
	.datain(\inst4|registers[1][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[7]));
// synopsys translate_off
defparam \at[7]~I .input_async_reset = "none";
defparam \at[7]~I .input_power_up = "low";
defparam \at[7]~I .input_register_mode = "none";
defparam \at[7]~I .input_sync_reset = "none";
defparam \at[7]~I .oe_async_reset = "none";
defparam \at[7]~I .oe_power_up = "low";
defparam \at[7]~I .oe_register_mode = "none";
defparam \at[7]~I .oe_sync_reset = "none";
defparam \at[7]~I .operation_mode = "output";
defparam \at[7]~I .output_async_reset = "none";
defparam \at[7]~I .output_power_up = "low";
defparam \at[7]~I .output_register_mode = "none";
defparam \at[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[6]~I (
	.datain(\inst4|registers[1][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[6]));
// synopsys translate_off
defparam \at[6]~I .input_async_reset = "none";
defparam \at[6]~I .input_power_up = "low";
defparam \at[6]~I .input_register_mode = "none";
defparam \at[6]~I .input_sync_reset = "none";
defparam \at[6]~I .oe_async_reset = "none";
defparam \at[6]~I .oe_power_up = "low";
defparam \at[6]~I .oe_register_mode = "none";
defparam \at[6]~I .oe_sync_reset = "none";
defparam \at[6]~I .operation_mode = "output";
defparam \at[6]~I .output_async_reset = "none";
defparam \at[6]~I .output_power_up = "low";
defparam \at[6]~I .output_register_mode = "none";
defparam \at[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[5]~I (
	.datain(\inst4|registers[1][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[5]));
// synopsys translate_off
defparam \at[5]~I .input_async_reset = "none";
defparam \at[5]~I .input_power_up = "low";
defparam \at[5]~I .input_register_mode = "none";
defparam \at[5]~I .input_sync_reset = "none";
defparam \at[5]~I .oe_async_reset = "none";
defparam \at[5]~I .oe_power_up = "low";
defparam \at[5]~I .oe_register_mode = "none";
defparam \at[5]~I .oe_sync_reset = "none";
defparam \at[5]~I .operation_mode = "output";
defparam \at[5]~I .output_async_reset = "none";
defparam \at[5]~I .output_power_up = "low";
defparam \at[5]~I .output_register_mode = "none";
defparam \at[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[4]~I (
	.datain(\inst4|registers[1][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[4]));
// synopsys translate_off
defparam \at[4]~I .input_async_reset = "none";
defparam \at[4]~I .input_power_up = "low";
defparam \at[4]~I .input_register_mode = "none";
defparam \at[4]~I .input_sync_reset = "none";
defparam \at[4]~I .oe_async_reset = "none";
defparam \at[4]~I .oe_power_up = "low";
defparam \at[4]~I .oe_register_mode = "none";
defparam \at[4]~I .oe_sync_reset = "none";
defparam \at[4]~I .operation_mode = "output";
defparam \at[4]~I .output_async_reset = "none";
defparam \at[4]~I .output_power_up = "low";
defparam \at[4]~I .output_register_mode = "none";
defparam \at[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[3]~I (
	.datain(\inst4|registers[1][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[3]));
// synopsys translate_off
defparam \at[3]~I .input_async_reset = "none";
defparam \at[3]~I .input_power_up = "low";
defparam \at[3]~I .input_register_mode = "none";
defparam \at[3]~I .input_sync_reset = "none";
defparam \at[3]~I .oe_async_reset = "none";
defparam \at[3]~I .oe_power_up = "low";
defparam \at[3]~I .oe_register_mode = "none";
defparam \at[3]~I .oe_sync_reset = "none";
defparam \at[3]~I .operation_mode = "output";
defparam \at[3]~I .output_async_reset = "none";
defparam \at[3]~I .output_power_up = "low";
defparam \at[3]~I .output_register_mode = "none";
defparam \at[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[2]~I (
	.datain(\inst4|registers[1][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[2]));
// synopsys translate_off
defparam \at[2]~I .input_async_reset = "none";
defparam \at[2]~I .input_power_up = "low";
defparam \at[2]~I .input_register_mode = "none";
defparam \at[2]~I .input_sync_reset = "none";
defparam \at[2]~I .oe_async_reset = "none";
defparam \at[2]~I .oe_power_up = "low";
defparam \at[2]~I .oe_register_mode = "none";
defparam \at[2]~I .oe_sync_reset = "none";
defparam \at[2]~I .operation_mode = "output";
defparam \at[2]~I .output_async_reset = "none";
defparam \at[2]~I .output_power_up = "low";
defparam \at[2]~I .output_register_mode = "none";
defparam \at[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[1]~I (
	.datain(\inst4|registers[1][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[1]));
// synopsys translate_off
defparam \at[1]~I .input_async_reset = "none";
defparam \at[1]~I .input_power_up = "low";
defparam \at[1]~I .input_register_mode = "none";
defparam \at[1]~I .input_sync_reset = "none";
defparam \at[1]~I .oe_async_reset = "none";
defparam \at[1]~I .oe_power_up = "low";
defparam \at[1]~I .oe_register_mode = "none";
defparam \at[1]~I .oe_sync_reset = "none";
defparam \at[1]~I .operation_mode = "output";
defparam \at[1]~I .output_async_reset = "none";
defparam \at[1]~I .output_power_up = "low";
defparam \at[1]~I .output_register_mode = "none";
defparam \at[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \at[0]~I (
	.datain(\inst4|registers[1][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(at[0]));
// synopsys translate_off
defparam \at[0]~I .input_async_reset = "none";
defparam \at[0]~I .input_power_up = "low";
defparam \at[0]~I .input_register_mode = "none";
defparam \at[0]~I .input_sync_reset = "none";
defparam \at[0]~I .oe_async_reset = "none";
defparam \at[0]~I .oe_power_up = "low";
defparam \at[0]~I .oe_register_mode = "none";
defparam \at[0]~I .oe_sync_reset = "none";
defparam \at[0]~I .operation_mode = "output";
defparam \at[0]~I .output_async_reset = "none";
defparam \at[0]~I .output_power_up = "low";
defparam \at[0]~I .output_register_mode = "none";
defparam \at[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[31]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[31]));
// synopsys translate_off
defparam \INSTRUCAO[31]~I .input_async_reset = "none";
defparam \INSTRUCAO[31]~I .input_power_up = "low";
defparam \INSTRUCAO[31]~I .input_register_mode = "none";
defparam \INSTRUCAO[31]~I .input_sync_reset = "none";
defparam \INSTRUCAO[31]~I .oe_async_reset = "none";
defparam \INSTRUCAO[31]~I .oe_power_up = "low";
defparam \INSTRUCAO[31]~I .oe_register_mode = "none";
defparam \INSTRUCAO[31]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[31]~I .operation_mode = "output";
defparam \INSTRUCAO[31]~I .output_async_reset = "none";
defparam \INSTRUCAO[31]~I .output_power_up = "low";
defparam \INSTRUCAO[31]~I .output_register_mode = "none";
defparam \INSTRUCAO[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[30]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[30]));
// synopsys translate_off
defparam \INSTRUCAO[30]~I .input_async_reset = "none";
defparam \INSTRUCAO[30]~I .input_power_up = "low";
defparam \INSTRUCAO[30]~I .input_register_mode = "none";
defparam \INSTRUCAO[30]~I .input_sync_reset = "none";
defparam \INSTRUCAO[30]~I .oe_async_reset = "none";
defparam \INSTRUCAO[30]~I .oe_power_up = "low";
defparam \INSTRUCAO[30]~I .oe_register_mode = "none";
defparam \INSTRUCAO[30]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[30]~I .operation_mode = "output";
defparam \INSTRUCAO[30]~I .output_async_reset = "none";
defparam \INSTRUCAO[30]~I .output_power_up = "low";
defparam \INSTRUCAO[30]~I .output_register_mode = "none";
defparam \INSTRUCAO[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[29]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[29]));
// synopsys translate_off
defparam \INSTRUCAO[29]~I .input_async_reset = "none";
defparam \INSTRUCAO[29]~I .input_power_up = "low";
defparam \INSTRUCAO[29]~I .input_register_mode = "none";
defparam \INSTRUCAO[29]~I .input_sync_reset = "none";
defparam \INSTRUCAO[29]~I .oe_async_reset = "none";
defparam \INSTRUCAO[29]~I .oe_power_up = "low";
defparam \INSTRUCAO[29]~I .oe_register_mode = "none";
defparam \INSTRUCAO[29]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[29]~I .operation_mode = "output";
defparam \INSTRUCAO[29]~I .output_async_reset = "none";
defparam \INSTRUCAO[29]~I .output_power_up = "low";
defparam \INSTRUCAO[29]~I .output_register_mode = "none";
defparam \INSTRUCAO[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[28]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[28]));
// synopsys translate_off
defparam \INSTRUCAO[28]~I .input_async_reset = "none";
defparam \INSTRUCAO[28]~I .input_power_up = "low";
defparam \INSTRUCAO[28]~I .input_register_mode = "none";
defparam \INSTRUCAO[28]~I .input_sync_reset = "none";
defparam \INSTRUCAO[28]~I .oe_async_reset = "none";
defparam \INSTRUCAO[28]~I .oe_power_up = "low";
defparam \INSTRUCAO[28]~I .oe_register_mode = "none";
defparam \INSTRUCAO[28]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[28]~I .operation_mode = "output";
defparam \INSTRUCAO[28]~I .output_async_reset = "none";
defparam \INSTRUCAO[28]~I .output_power_up = "low";
defparam \INSTRUCAO[28]~I .output_register_mode = "none";
defparam \INSTRUCAO[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[27]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[27]));
// synopsys translate_off
defparam \INSTRUCAO[27]~I .input_async_reset = "none";
defparam \INSTRUCAO[27]~I .input_power_up = "low";
defparam \INSTRUCAO[27]~I .input_register_mode = "none";
defparam \INSTRUCAO[27]~I .input_sync_reset = "none";
defparam \INSTRUCAO[27]~I .oe_async_reset = "none";
defparam \INSTRUCAO[27]~I .oe_power_up = "low";
defparam \INSTRUCAO[27]~I .oe_register_mode = "none";
defparam \INSTRUCAO[27]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[27]~I .operation_mode = "output";
defparam \INSTRUCAO[27]~I .output_async_reset = "none";
defparam \INSTRUCAO[27]~I .output_power_up = "low";
defparam \INSTRUCAO[27]~I .output_register_mode = "none";
defparam \INSTRUCAO[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[26]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[26]));
// synopsys translate_off
defparam \INSTRUCAO[26]~I .input_async_reset = "none";
defparam \INSTRUCAO[26]~I .input_power_up = "low";
defparam \INSTRUCAO[26]~I .input_register_mode = "none";
defparam \INSTRUCAO[26]~I .input_sync_reset = "none";
defparam \INSTRUCAO[26]~I .oe_async_reset = "none";
defparam \INSTRUCAO[26]~I .oe_power_up = "low";
defparam \INSTRUCAO[26]~I .oe_register_mode = "none";
defparam \INSTRUCAO[26]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[26]~I .operation_mode = "output";
defparam \INSTRUCAO[26]~I .output_async_reset = "none";
defparam \INSTRUCAO[26]~I .output_power_up = "low";
defparam \INSTRUCAO[26]~I .output_register_mode = "none";
defparam \INSTRUCAO[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[25]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[25]));
// synopsys translate_off
defparam \INSTRUCAO[25]~I .input_async_reset = "none";
defparam \INSTRUCAO[25]~I .input_power_up = "low";
defparam \INSTRUCAO[25]~I .input_register_mode = "none";
defparam \INSTRUCAO[25]~I .input_sync_reset = "none";
defparam \INSTRUCAO[25]~I .oe_async_reset = "none";
defparam \INSTRUCAO[25]~I .oe_power_up = "low";
defparam \INSTRUCAO[25]~I .oe_register_mode = "none";
defparam \INSTRUCAO[25]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[25]~I .operation_mode = "output";
defparam \INSTRUCAO[25]~I .output_async_reset = "none";
defparam \INSTRUCAO[25]~I .output_power_up = "low";
defparam \INSTRUCAO[25]~I .output_register_mode = "none";
defparam \INSTRUCAO[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[24]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[24]));
// synopsys translate_off
defparam \INSTRUCAO[24]~I .input_async_reset = "none";
defparam \INSTRUCAO[24]~I .input_power_up = "low";
defparam \INSTRUCAO[24]~I .input_register_mode = "none";
defparam \INSTRUCAO[24]~I .input_sync_reset = "none";
defparam \INSTRUCAO[24]~I .oe_async_reset = "none";
defparam \INSTRUCAO[24]~I .oe_power_up = "low";
defparam \INSTRUCAO[24]~I .oe_register_mode = "none";
defparam \INSTRUCAO[24]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[24]~I .operation_mode = "output";
defparam \INSTRUCAO[24]~I .output_async_reset = "none";
defparam \INSTRUCAO[24]~I .output_power_up = "low";
defparam \INSTRUCAO[24]~I .output_register_mode = "none";
defparam \INSTRUCAO[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[23]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[23]));
// synopsys translate_off
defparam \INSTRUCAO[23]~I .input_async_reset = "none";
defparam \INSTRUCAO[23]~I .input_power_up = "low";
defparam \INSTRUCAO[23]~I .input_register_mode = "none";
defparam \INSTRUCAO[23]~I .input_sync_reset = "none";
defparam \INSTRUCAO[23]~I .oe_async_reset = "none";
defparam \INSTRUCAO[23]~I .oe_power_up = "low";
defparam \INSTRUCAO[23]~I .oe_register_mode = "none";
defparam \INSTRUCAO[23]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[23]~I .operation_mode = "output";
defparam \INSTRUCAO[23]~I .output_async_reset = "none";
defparam \INSTRUCAO[23]~I .output_power_up = "low";
defparam \INSTRUCAO[23]~I .output_register_mode = "none";
defparam \INSTRUCAO[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[22]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[22]));
// synopsys translate_off
defparam \INSTRUCAO[22]~I .input_async_reset = "none";
defparam \INSTRUCAO[22]~I .input_power_up = "low";
defparam \INSTRUCAO[22]~I .input_register_mode = "none";
defparam \INSTRUCAO[22]~I .input_sync_reset = "none";
defparam \INSTRUCAO[22]~I .oe_async_reset = "none";
defparam \INSTRUCAO[22]~I .oe_power_up = "low";
defparam \INSTRUCAO[22]~I .oe_register_mode = "none";
defparam \INSTRUCAO[22]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[22]~I .operation_mode = "output";
defparam \INSTRUCAO[22]~I .output_async_reset = "none";
defparam \INSTRUCAO[22]~I .output_power_up = "low";
defparam \INSTRUCAO[22]~I .output_register_mode = "none";
defparam \INSTRUCAO[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[21]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[21]));
// synopsys translate_off
defparam \INSTRUCAO[21]~I .input_async_reset = "none";
defparam \INSTRUCAO[21]~I .input_power_up = "low";
defparam \INSTRUCAO[21]~I .input_register_mode = "none";
defparam \INSTRUCAO[21]~I .input_sync_reset = "none";
defparam \INSTRUCAO[21]~I .oe_async_reset = "none";
defparam \INSTRUCAO[21]~I .oe_power_up = "low";
defparam \INSTRUCAO[21]~I .oe_register_mode = "none";
defparam \INSTRUCAO[21]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[21]~I .operation_mode = "output";
defparam \INSTRUCAO[21]~I .output_async_reset = "none";
defparam \INSTRUCAO[21]~I .output_power_up = "low";
defparam \INSTRUCAO[21]~I .output_register_mode = "none";
defparam \INSTRUCAO[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[20]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[20]));
// synopsys translate_off
defparam \INSTRUCAO[20]~I .input_async_reset = "none";
defparam \INSTRUCAO[20]~I .input_power_up = "low";
defparam \INSTRUCAO[20]~I .input_register_mode = "none";
defparam \INSTRUCAO[20]~I .input_sync_reset = "none";
defparam \INSTRUCAO[20]~I .oe_async_reset = "none";
defparam \INSTRUCAO[20]~I .oe_power_up = "low";
defparam \INSTRUCAO[20]~I .oe_register_mode = "none";
defparam \INSTRUCAO[20]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[20]~I .operation_mode = "output";
defparam \INSTRUCAO[20]~I .output_async_reset = "none";
defparam \INSTRUCAO[20]~I .output_power_up = "low";
defparam \INSTRUCAO[20]~I .output_register_mode = "none";
defparam \INSTRUCAO[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[19]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[19]));
// synopsys translate_off
defparam \INSTRUCAO[19]~I .input_async_reset = "none";
defparam \INSTRUCAO[19]~I .input_power_up = "low";
defparam \INSTRUCAO[19]~I .input_register_mode = "none";
defparam \INSTRUCAO[19]~I .input_sync_reset = "none";
defparam \INSTRUCAO[19]~I .oe_async_reset = "none";
defparam \INSTRUCAO[19]~I .oe_power_up = "low";
defparam \INSTRUCAO[19]~I .oe_register_mode = "none";
defparam \INSTRUCAO[19]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[19]~I .operation_mode = "output";
defparam \INSTRUCAO[19]~I .output_async_reset = "none";
defparam \INSTRUCAO[19]~I .output_power_up = "low";
defparam \INSTRUCAO[19]~I .output_register_mode = "none";
defparam \INSTRUCAO[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[18]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[18]));
// synopsys translate_off
defparam \INSTRUCAO[18]~I .input_async_reset = "none";
defparam \INSTRUCAO[18]~I .input_power_up = "low";
defparam \INSTRUCAO[18]~I .input_register_mode = "none";
defparam \INSTRUCAO[18]~I .input_sync_reset = "none";
defparam \INSTRUCAO[18]~I .oe_async_reset = "none";
defparam \INSTRUCAO[18]~I .oe_power_up = "low";
defparam \INSTRUCAO[18]~I .oe_register_mode = "none";
defparam \INSTRUCAO[18]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[18]~I .operation_mode = "output";
defparam \INSTRUCAO[18]~I .output_async_reset = "none";
defparam \INSTRUCAO[18]~I .output_power_up = "low";
defparam \INSTRUCAO[18]~I .output_register_mode = "none";
defparam \INSTRUCAO[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[17]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[17]));
// synopsys translate_off
defparam \INSTRUCAO[17]~I .input_async_reset = "none";
defparam \INSTRUCAO[17]~I .input_power_up = "low";
defparam \INSTRUCAO[17]~I .input_register_mode = "none";
defparam \INSTRUCAO[17]~I .input_sync_reset = "none";
defparam \INSTRUCAO[17]~I .oe_async_reset = "none";
defparam \INSTRUCAO[17]~I .oe_power_up = "low";
defparam \INSTRUCAO[17]~I .oe_register_mode = "none";
defparam \INSTRUCAO[17]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[17]~I .operation_mode = "output";
defparam \INSTRUCAO[17]~I .output_async_reset = "none";
defparam \INSTRUCAO[17]~I .output_power_up = "low";
defparam \INSTRUCAO[17]~I .output_register_mode = "none";
defparam \INSTRUCAO[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[16]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[16]));
// synopsys translate_off
defparam \INSTRUCAO[16]~I .input_async_reset = "none";
defparam \INSTRUCAO[16]~I .input_power_up = "low";
defparam \INSTRUCAO[16]~I .input_register_mode = "none";
defparam \INSTRUCAO[16]~I .input_sync_reset = "none";
defparam \INSTRUCAO[16]~I .oe_async_reset = "none";
defparam \INSTRUCAO[16]~I .oe_power_up = "low";
defparam \INSTRUCAO[16]~I .oe_register_mode = "none";
defparam \INSTRUCAO[16]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[16]~I .operation_mode = "output";
defparam \INSTRUCAO[16]~I .output_async_reset = "none";
defparam \INSTRUCAO[16]~I .output_power_up = "low";
defparam \INSTRUCAO[16]~I .output_register_mode = "none";
defparam \INSTRUCAO[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[15]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[15]));
// synopsys translate_off
defparam \INSTRUCAO[15]~I .input_async_reset = "none";
defparam \INSTRUCAO[15]~I .input_power_up = "low";
defparam \INSTRUCAO[15]~I .input_register_mode = "none";
defparam \INSTRUCAO[15]~I .input_sync_reset = "none";
defparam \INSTRUCAO[15]~I .oe_async_reset = "none";
defparam \INSTRUCAO[15]~I .oe_power_up = "low";
defparam \INSTRUCAO[15]~I .oe_register_mode = "none";
defparam \INSTRUCAO[15]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[15]~I .operation_mode = "output";
defparam \INSTRUCAO[15]~I .output_async_reset = "none";
defparam \INSTRUCAO[15]~I .output_power_up = "low";
defparam \INSTRUCAO[15]~I .output_register_mode = "none";
defparam \INSTRUCAO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[14]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[14]));
// synopsys translate_off
defparam \INSTRUCAO[14]~I .input_async_reset = "none";
defparam \INSTRUCAO[14]~I .input_power_up = "low";
defparam \INSTRUCAO[14]~I .input_register_mode = "none";
defparam \INSTRUCAO[14]~I .input_sync_reset = "none";
defparam \INSTRUCAO[14]~I .oe_async_reset = "none";
defparam \INSTRUCAO[14]~I .oe_power_up = "low";
defparam \INSTRUCAO[14]~I .oe_register_mode = "none";
defparam \INSTRUCAO[14]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[14]~I .operation_mode = "output";
defparam \INSTRUCAO[14]~I .output_async_reset = "none";
defparam \INSTRUCAO[14]~I .output_power_up = "low";
defparam \INSTRUCAO[14]~I .output_register_mode = "none";
defparam \INSTRUCAO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[13]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[13]));
// synopsys translate_off
defparam \INSTRUCAO[13]~I .input_async_reset = "none";
defparam \INSTRUCAO[13]~I .input_power_up = "low";
defparam \INSTRUCAO[13]~I .input_register_mode = "none";
defparam \INSTRUCAO[13]~I .input_sync_reset = "none";
defparam \INSTRUCAO[13]~I .oe_async_reset = "none";
defparam \INSTRUCAO[13]~I .oe_power_up = "low";
defparam \INSTRUCAO[13]~I .oe_register_mode = "none";
defparam \INSTRUCAO[13]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[13]~I .operation_mode = "output";
defparam \INSTRUCAO[13]~I .output_async_reset = "none";
defparam \INSTRUCAO[13]~I .output_power_up = "low";
defparam \INSTRUCAO[13]~I .output_register_mode = "none";
defparam \INSTRUCAO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[12]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[12]));
// synopsys translate_off
defparam \INSTRUCAO[12]~I .input_async_reset = "none";
defparam \INSTRUCAO[12]~I .input_power_up = "low";
defparam \INSTRUCAO[12]~I .input_register_mode = "none";
defparam \INSTRUCAO[12]~I .input_sync_reset = "none";
defparam \INSTRUCAO[12]~I .oe_async_reset = "none";
defparam \INSTRUCAO[12]~I .oe_power_up = "low";
defparam \INSTRUCAO[12]~I .oe_register_mode = "none";
defparam \INSTRUCAO[12]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[12]~I .operation_mode = "output";
defparam \INSTRUCAO[12]~I .output_async_reset = "none";
defparam \INSTRUCAO[12]~I .output_power_up = "low";
defparam \INSTRUCAO[12]~I .output_register_mode = "none";
defparam \INSTRUCAO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[11]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[11]));
// synopsys translate_off
defparam \INSTRUCAO[11]~I .input_async_reset = "none";
defparam \INSTRUCAO[11]~I .input_power_up = "low";
defparam \INSTRUCAO[11]~I .input_register_mode = "none";
defparam \INSTRUCAO[11]~I .input_sync_reset = "none";
defparam \INSTRUCAO[11]~I .oe_async_reset = "none";
defparam \INSTRUCAO[11]~I .oe_power_up = "low";
defparam \INSTRUCAO[11]~I .oe_register_mode = "none";
defparam \INSTRUCAO[11]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[11]~I .operation_mode = "output";
defparam \INSTRUCAO[11]~I .output_async_reset = "none";
defparam \INSTRUCAO[11]~I .output_power_up = "low";
defparam \INSTRUCAO[11]~I .output_register_mode = "none";
defparam \INSTRUCAO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[10]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[10]));
// synopsys translate_off
defparam \INSTRUCAO[10]~I .input_async_reset = "none";
defparam \INSTRUCAO[10]~I .input_power_up = "low";
defparam \INSTRUCAO[10]~I .input_register_mode = "none";
defparam \INSTRUCAO[10]~I .input_sync_reset = "none";
defparam \INSTRUCAO[10]~I .oe_async_reset = "none";
defparam \INSTRUCAO[10]~I .oe_power_up = "low";
defparam \INSTRUCAO[10]~I .oe_register_mode = "none";
defparam \INSTRUCAO[10]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[10]~I .operation_mode = "output";
defparam \INSTRUCAO[10]~I .output_async_reset = "none";
defparam \INSTRUCAO[10]~I .output_power_up = "low";
defparam \INSTRUCAO[10]~I .output_register_mode = "none";
defparam \INSTRUCAO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[9]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[9]));
// synopsys translate_off
defparam \INSTRUCAO[9]~I .input_async_reset = "none";
defparam \INSTRUCAO[9]~I .input_power_up = "low";
defparam \INSTRUCAO[9]~I .input_register_mode = "none";
defparam \INSTRUCAO[9]~I .input_sync_reset = "none";
defparam \INSTRUCAO[9]~I .oe_async_reset = "none";
defparam \INSTRUCAO[9]~I .oe_power_up = "low";
defparam \INSTRUCAO[9]~I .oe_register_mode = "none";
defparam \INSTRUCAO[9]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[9]~I .operation_mode = "output";
defparam \INSTRUCAO[9]~I .output_async_reset = "none";
defparam \INSTRUCAO[9]~I .output_power_up = "low";
defparam \INSTRUCAO[9]~I .output_register_mode = "none";
defparam \INSTRUCAO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[8]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[8]));
// synopsys translate_off
defparam \INSTRUCAO[8]~I .input_async_reset = "none";
defparam \INSTRUCAO[8]~I .input_power_up = "low";
defparam \INSTRUCAO[8]~I .input_register_mode = "none";
defparam \INSTRUCAO[8]~I .input_sync_reset = "none";
defparam \INSTRUCAO[8]~I .oe_async_reset = "none";
defparam \INSTRUCAO[8]~I .oe_power_up = "low";
defparam \INSTRUCAO[8]~I .oe_register_mode = "none";
defparam \INSTRUCAO[8]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[8]~I .operation_mode = "output";
defparam \INSTRUCAO[8]~I .output_async_reset = "none";
defparam \INSTRUCAO[8]~I .output_power_up = "low";
defparam \INSTRUCAO[8]~I .output_register_mode = "none";
defparam \INSTRUCAO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[7]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[7]));
// synopsys translate_off
defparam \INSTRUCAO[7]~I .input_async_reset = "none";
defparam \INSTRUCAO[7]~I .input_power_up = "low";
defparam \INSTRUCAO[7]~I .input_register_mode = "none";
defparam \INSTRUCAO[7]~I .input_sync_reset = "none";
defparam \INSTRUCAO[7]~I .oe_async_reset = "none";
defparam \INSTRUCAO[7]~I .oe_power_up = "low";
defparam \INSTRUCAO[7]~I .oe_register_mode = "none";
defparam \INSTRUCAO[7]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[7]~I .operation_mode = "output";
defparam \INSTRUCAO[7]~I .output_async_reset = "none";
defparam \INSTRUCAO[7]~I .output_power_up = "low";
defparam \INSTRUCAO[7]~I .output_register_mode = "none";
defparam \INSTRUCAO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[6]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[6]));
// synopsys translate_off
defparam \INSTRUCAO[6]~I .input_async_reset = "none";
defparam \INSTRUCAO[6]~I .input_power_up = "low";
defparam \INSTRUCAO[6]~I .input_register_mode = "none";
defparam \INSTRUCAO[6]~I .input_sync_reset = "none";
defparam \INSTRUCAO[6]~I .oe_async_reset = "none";
defparam \INSTRUCAO[6]~I .oe_power_up = "low";
defparam \INSTRUCAO[6]~I .oe_register_mode = "none";
defparam \INSTRUCAO[6]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[6]~I .operation_mode = "output";
defparam \INSTRUCAO[6]~I .output_async_reset = "none";
defparam \INSTRUCAO[6]~I .output_power_up = "low";
defparam \INSTRUCAO[6]~I .output_register_mode = "none";
defparam \INSTRUCAO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[5]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[5]));
// synopsys translate_off
defparam \INSTRUCAO[5]~I .input_async_reset = "none";
defparam \INSTRUCAO[5]~I .input_power_up = "low";
defparam \INSTRUCAO[5]~I .input_register_mode = "none";
defparam \INSTRUCAO[5]~I .input_sync_reset = "none";
defparam \INSTRUCAO[5]~I .oe_async_reset = "none";
defparam \INSTRUCAO[5]~I .oe_power_up = "low";
defparam \INSTRUCAO[5]~I .oe_register_mode = "none";
defparam \INSTRUCAO[5]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[5]~I .operation_mode = "output";
defparam \INSTRUCAO[5]~I .output_async_reset = "none";
defparam \INSTRUCAO[5]~I .output_power_up = "low";
defparam \INSTRUCAO[5]~I .output_register_mode = "none";
defparam \INSTRUCAO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[4]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[4]));
// synopsys translate_off
defparam \INSTRUCAO[4]~I .input_async_reset = "none";
defparam \INSTRUCAO[4]~I .input_power_up = "low";
defparam \INSTRUCAO[4]~I .input_register_mode = "none";
defparam \INSTRUCAO[4]~I .input_sync_reset = "none";
defparam \INSTRUCAO[4]~I .oe_async_reset = "none";
defparam \INSTRUCAO[4]~I .oe_power_up = "low";
defparam \INSTRUCAO[4]~I .oe_register_mode = "none";
defparam \INSTRUCAO[4]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[4]~I .operation_mode = "output";
defparam \INSTRUCAO[4]~I .output_async_reset = "none";
defparam \INSTRUCAO[4]~I .output_power_up = "low";
defparam \INSTRUCAO[4]~I .output_register_mode = "none";
defparam \INSTRUCAO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[3]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[3]));
// synopsys translate_off
defparam \INSTRUCAO[3]~I .input_async_reset = "none";
defparam \INSTRUCAO[3]~I .input_power_up = "low";
defparam \INSTRUCAO[3]~I .input_register_mode = "none";
defparam \INSTRUCAO[3]~I .input_sync_reset = "none";
defparam \INSTRUCAO[3]~I .oe_async_reset = "none";
defparam \INSTRUCAO[3]~I .oe_power_up = "low";
defparam \INSTRUCAO[3]~I .oe_register_mode = "none";
defparam \INSTRUCAO[3]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[3]~I .operation_mode = "output";
defparam \INSTRUCAO[3]~I .output_async_reset = "none";
defparam \INSTRUCAO[3]~I .output_power_up = "low";
defparam \INSTRUCAO[3]~I .output_register_mode = "none";
defparam \INSTRUCAO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[2]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[2]));
// synopsys translate_off
defparam \INSTRUCAO[2]~I .input_async_reset = "none";
defparam \INSTRUCAO[2]~I .input_power_up = "low";
defparam \INSTRUCAO[2]~I .input_register_mode = "none";
defparam \INSTRUCAO[2]~I .input_sync_reset = "none";
defparam \INSTRUCAO[2]~I .oe_async_reset = "none";
defparam \INSTRUCAO[2]~I .oe_power_up = "low";
defparam \INSTRUCAO[2]~I .oe_register_mode = "none";
defparam \INSTRUCAO[2]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[2]~I .operation_mode = "output";
defparam \INSTRUCAO[2]~I .output_async_reset = "none";
defparam \INSTRUCAO[2]~I .output_power_up = "low";
defparam \INSTRUCAO[2]~I .output_register_mode = "none";
defparam \INSTRUCAO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[1]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[1]));
// synopsys translate_off
defparam \INSTRUCAO[1]~I .input_async_reset = "none";
defparam \INSTRUCAO[1]~I .input_power_up = "low";
defparam \INSTRUCAO[1]~I .input_register_mode = "none";
defparam \INSTRUCAO[1]~I .input_sync_reset = "none";
defparam \INSTRUCAO[1]~I .oe_async_reset = "none";
defparam \INSTRUCAO[1]~I .oe_power_up = "low";
defparam \INSTRUCAO[1]~I .oe_register_mode = "none";
defparam \INSTRUCAO[1]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[1]~I .operation_mode = "output";
defparam \INSTRUCAO[1]~I .output_async_reset = "none";
defparam \INSTRUCAO[1]~I .output_power_up = "low";
defparam \INSTRUCAO[1]~I .output_register_mode = "none";
defparam \INSTRUCAO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[0]~I (
	.datain(\inst31|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[0]));
// synopsys translate_off
defparam \INSTRUCAO[0]~I .input_async_reset = "none";
defparam \INSTRUCAO[0]~I .input_power_up = "low";
defparam \INSTRUCAO[0]~I .input_register_mode = "none";
defparam \INSTRUCAO[0]~I .input_sync_reset = "none";
defparam \INSTRUCAO[0]~I .oe_async_reset = "none";
defparam \INSTRUCAO[0]~I .oe_power_up = "low";
defparam \INSTRUCAO[0]~I .oe_register_mode = "none";
defparam \INSTRUCAO[0]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[0]~I .operation_mode = "output";
defparam \INSTRUCAO[0]~I .output_async_reset = "none";
defparam \INSTRUCAO[0]~I .output_power_up = "low";
defparam \INSTRUCAO[0]~I .output_register_mode = "none";
defparam \INSTRUCAO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[31]~I (
	.datain(\inst3|out[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[31]));
// synopsys translate_off
defparam \IROUTPUT[31]~I .input_async_reset = "none";
defparam \IROUTPUT[31]~I .input_power_up = "low";
defparam \IROUTPUT[31]~I .input_register_mode = "none";
defparam \IROUTPUT[31]~I .input_sync_reset = "none";
defparam \IROUTPUT[31]~I .oe_async_reset = "none";
defparam \IROUTPUT[31]~I .oe_power_up = "low";
defparam \IROUTPUT[31]~I .oe_register_mode = "none";
defparam \IROUTPUT[31]~I .oe_sync_reset = "none";
defparam \IROUTPUT[31]~I .operation_mode = "output";
defparam \IROUTPUT[31]~I .output_async_reset = "none";
defparam \IROUTPUT[31]~I .output_power_up = "low";
defparam \IROUTPUT[31]~I .output_register_mode = "none";
defparam \IROUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[30]~I (
	.datain(\inst3|out[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[30]));
// synopsys translate_off
defparam \IROUTPUT[30]~I .input_async_reset = "none";
defparam \IROUTPUT[30]~I .input_power_up = "low";
defparam \IROUTPUT[30]~I .input_register_mode = "none";
defparam \IROUTPUT[30]~I .input_sync_reset = "none";
defparam \IROUTPUT[30]~I .oe_async_reset = "none";
defparam \IROUTPUT[30]~I .oe_power_up = "low";
defparam \IROUTPUT[30]~I .oe_register_mode = "none";
defparam \IROUTPUT[30]~I .oe_sync_reset = "none";
defparam \IROUTPUT[30]~I .operation_mode = "output";
defparam \IROUTPUT[30]~I .output_async_reset = "none";
defparam \IROUTPUT[30]~I .output_power_up = "low";
defparam \IROUTPUT[30]~I .output_register_mode = "none";
defparam \IROUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[29]~I (
	.datain(\inst3|out[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[29]));
// synopsys translate_off
defparam \IROUTPUT[29]~I .input_async_reset = "none";
defparam \IROUTPUT[29]~I .input_power_up = "low";
defparam \IROUTPUT[29]~I .input_register_mode = "none";
defparam \IROUTPUT[29]~I .input_sync_reset = "none";
defparam \IROUTPUT[29]~I .oe_async_reset = "none";
defparam \IROUTPUT[29]~I .oe_power_up = "low";
defparam \IROUTPUT[29]~I .oe_register_mode = "none";
defparam \IROUTPUT[29]~I .oe_sync_reset = "none";
defparam \IROUTPUT[29]~I .operation_mode = "output";
defparam \IROUTPUT[29]~I .output_async_reset = "none";
defparam \IROUTPUT[29]~I .output_power_up = "low";
defparam \IROUTPUT[29]~I .output_register_mode = "none";
defparam \IROUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[28]~I (
	.datain(\inst3|out[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[28]));
// synopsys translate_off
defparam \IROUTPUT[28]~I .input_async_reset = "none";
defparam \IROUTPUT[28]~I .input_power_up = "low";
defparam \IROUTPUT[28]~I .input_register_mode = "none";
defparam \IROUTPUT[28]~I .input_sync_reset = "none";
defparam \IROUTPUT[28]~I .oe_async_reset = "none";
defparam \IROUTPUT[28]~I .oe_power_up = "low";
defparam \IROUTPUT[28]~I .oe_register_mode = "none";
defparam \IROUTPUT[28]~I .oe_sync_reset = "none";
defparam \IROUTPUT[28]~I .operation_mode = "output";
defparam \IROUTPUT[28]~I .output_async_reset = "none";
defparam \IROUTPUT[28]~I .output_power_up = "low";
defparam \IROUTPUT[28]~I .output_register_mode = "none";
defparam \IROUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[27]~I (
	.datain(\inst3|out[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[27]));
// synopsys translate_off
defparam \IROUTPUT[27]~I .input_async_reset = "none";
defparam \IROUTPUT[27]~I .input_power_up = "low";
defparam \IROUTPUT[27]~I .input_register_mode = "none";
defparam \IROUTPUT[27]~I .input_sync_reset = "none";
defparam \IROUTPUT[27]~I .oe_async_reset = "none";
defparam \IROUTPUT[27]~I .oe_power_up = "low";
defparam \IROUTPUT[27]~I .oe_register_mode = "none";
defparam \IROUTPUT[27]~I .oe_sync_reset = "none";
defparam \IROUTPUT[27]~I .operation_mode = "output";
defparam \IROUTPUT[27]~I .output_async_reset = "none";
defparam \IROUTPUT[27]~I .output_power_up = "low";
defparam \IROUTPUT[27]~I .output_register_mode = "none";
defparam \IROUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[26]~I (
	.datain(\inst3|out[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[26]));
// synopsys translate_off
defparam \IROUTPUT[26]~I .input_async_reset = "none";
defparam \IROUTPUT[26]~I .input_power_up = "low";
defparam \IROUTPUT[26]~I .input_register_mode = "none";
defparam \IROUTPUT[26]~I .input_sync_reset = "none";
defparam \IROUTPUT[26]~I .oe_async_reset = "none";
defparam \IROUTPUT[26]~I .oe_power_up = "low";
defparam \IROUTPUT[26]~I .oe_register_mode = "none";
defparam \IROUTPUT[26]~I .oe_sync_reset = "none";
defparam \IROUTPUT[26]~I .operation_mode = "output";
defparam \IROUTPUT[26]~I .output_async_reset = "none";
defparam \IROUTPUT[26]~I .output_power_up = "low";
defparam \IROUTPUT[26]~I .output_register_mode = "none";
defparam \IROUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[25]~I (
	.datain(\inst3|out[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[25]));
// synopsys translate_off
defparam \IROUTPUT[25]~I .input_async_reset = "none";
defparam \IROUTPUT[25]~I .input_power_up = "low";
defparam \IROUTPUT[25]~I .input_register_mode = "none";
defparam \IROUTPUT[25]~I .input_sync_reset = "none";
defparam \IROUTPUT[25]~I .oe_async_reset = "none";
defparam \IROUTPUT[25]~I .oe_power_up = "low";
defparam \IROUTPUT[25]~I .oe_register_mode = "none";
defparam \IROUTPUT[25]~I .oe_sync_reset = "none";
defparam \IROUTPUT[25]~I .operation_mode = "output";
defparam \IROUTPUT[25]~I .output_async_reset = "none";
defparam \IROUTPUT[25]~I .output_power_up = "low";
defparam \IROUTPUT[25]~I .output_register_mode = "none";
defparam \IROUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[24]~I (
	.datain(\inst3|out[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[24]));
// synopsys translate_off
defparam \IROUTPUT[24]~I .input_async_reset = "none";
defparam \IROUTPUT[24]~I .input_power_up = "low";
defparam \IROUTPUT[24]~I .input_register_mode = "none";
defparam \IROUTPUT[24]~I .input_sync_reset = "none";
defparam \IROUTPUT[24]~I .oe_async_reset = "none";
defparam \IROUTPUT[24]~I .oe_power_up = "low";
defparam \IROUTPUT[24]~I .oe_register_mode = "none";
defparam \IROUTPUT[24]~I .oe_sync_reset = "none";
defparam \IROUTPUT[24]~I .operation_mode = "output";
defparam \IROUTPUT[24]~I .output_async_reset = "none";
defparam \IROUTPUT[24]~I .output_power_up = "low";
defparam \IROUTPUT[24]~I .output_register_mode = "none";
defparam \IROUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[23]~I (
	.datain(\inst3|out[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[23]));
// synopsys translate_off
defparam \IROUTPUT[23]~I .input_async_reset = "none";
defparam \IROUTPUT[23]~I .input_power_up = "low";
defparam \IROUTPUT[23]~I .input_register_mode = "none";
defparam \IROUTPUT[23]~I .input_sync_reset = "none";
defparam \IROUTPUT[23]~I .oe_async_reset = "none";
defparam \IROUTPUT[23]~I .oe_power_up = "low";
defparam \IROUTPUT[23]~I .oe_register_mode = "none";
defparam \IROUTPUT[23]~I .oe_sync_reset = "none";
defparam \IROUTPUT[23]~I .operation_mode = "output";
defparam \IROUTPUT[23]~I .output_async_reset = "none";
defparam \IROUTPUT[23]~I .output_power_up = "low";
defparam \IROUTPUT[23]~I .output_register_mode = "none";
defparam \IROUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[22]~I (
	.datain(\inst3|out[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[22]));
// synopsys translate_off
defparam \IROUTPUT[22]~I .input_async_reset = "none";
defparam \IROUTPUT[22]~I .input_power_up = "low";
defparam \IROUTPUT[22]~I .input_register_mode = "none";
defparam \IROUTPUT[22]~I .input_sync_reset = "none";
defparam \IROUTPUT[22]~I .oe_async_reset = "none";
defparam \IROUTPUT[22]~I .oe_power_up = "low";
defparam \IROUTPUT[22]~I .oe_register_mode = "none";
defparam \IROUTPUT[22]~I .oe_sync_reset = "none";
defparam \IROUTPUT[22]~I .operation_mode = "output";
defparam \IROUTPUT[22]~I .output_async_reset = "none";
defparam \IROUTPUT[22]~I .output_power_up = "low";
defparam \IROUTPUT[22]~I .output_register_mode = "none";
defparam \IROUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[21]~I (
	.datain(\inst3|out[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[21]));
// synopsys translate_off
defparam \IROUTPUT[21]~I .input_async_reset = "none";
defparam \IROUTPUT[21]~I .input_power_up = "low";
defparam \IROUTPUT[21]~I .input_register_mode = "none";
defparam \IROUTPUT[21]~I .input_sync_reset = "none";
defparam \IROUTPUT[21]~I .oe_async_reset = "none";
defparam \IROUTPUT[21]~I .oe_power_up = "low";
defparam \IROUTPUT[21]~I .oe_register_mode = "none";
defparam \IROUTPUT[21]~I .oe_sync_reset = "none";
defparam \IROUTPUT[21]~I .operation_mode = "output";
defparam \IROUTPUT[21]~I .output_async_reset = "none";
defparam \IROUTPUT[21]~I .output_power_up = "low";
defparam \IROUTPUT[21]~I .output_register_mode = "none";
defparam \IROUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[20]~I (
	.datain(\inst3|out[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[20]));
// synopsys translate_off
defparam \IROUTPUT[20]~I .input_async_reset = "none";
defparam \IROUTPUT[20]~I .input_power_up = "low";
defparam \IROUTPUT[20]~I .input_register_mode = "none";
defparam \IROUTPUT[20]~I .input_sync_reset = "none";
defparam \IROUTPUT[20]~I .oe_async_reset = "none";
defparam \IROUTPUT[20]~I .oe_power_up = "low";
defparam \IROUTPUT[20]~I .oe_register_mode = "none";
defparam \IROUTPUT[20]~I .oe_sync_reset = "none";
defparam \IROUTPUT[20]~I .operation_mode = "output";
defparam \IROUTPUT[20]~I .output_async_reset = "none";
defparam \IROUTPUT[20]~I .output_power_up = "low";
defparam \IROUTPUT[20]~I .output_register_mode = "none";
defparam \IROUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[19]~I (
	.datain(\inst3|out[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[19]));
// synopsys translate_off
defparam \IROUTPUT[19]~I .input_async_reset = "none";
defparam \IROUTPUT[19]~I .input_power_up = "low";
defparam \IROUTPUT[19]~I .input_register_mode = "none";
defparam \IROUTPUT[19]~I .input_sync_reset = "none";
defparam \IROUTPUT[19]~I .oe_async_reset = "none";
defparam \IROUTPUT[19]~I .oe_power_up = "low";
defparam \IROUTPUT[19]~I .oe_register_mode = "none";
defparam \IROUTPUT[19]~I .oe_sync_reset = "none";
defparam \IROUTPUT[19]~I .operation_mode = "output";
defparam \IROUTPUT[19]~I .output_async_reset = "none";
defparam \IROUTPUT[19]~I .output_power_up = "low";
defparam \IROUTPUT[19]~I .output_register_mode = "none";
defparam \IROUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[18]~I (
	.datain(\inst3|out[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[18]));
// synopsys translate_off
defparam \IROUTPUT[18]~I .input_async_reset = "none";
defparam \IROUTPUT[18]~I .input_power_up = "low";
defparam \IROUTPUT[18]~I .input_register_mode = "none";
defparam \IROUTPUT[18]~I .input_sync_reset = "none";
defparam \IROUTPUT[18]~I .oe_async_reset = "none";
defparam \IROUTPUT[18]~I .oe_power_up = "low";
defparam \IROUTPUT[18]~I .oe_register_mode = "none";
defparam \IROUTPUT[18]~I .oe_sync_reset = "none";
defparam \IROUTPUT[18]~I .operation_mode = "output";
defparam \IROUTPUT[18]~I .output_async_reset = "none";
defparam \IROUTPUT[18]~I .output_power_up = "low";
defparam \IROUTPUT[18]~I .output_register_mode = "none";
defparam \IROUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[17]~I (
	.datain(\inst3|out[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[17]));
// synopsys translate_off
defparam \IROUTPUT[17]~I .input_async_reset = "none";
defparam \IROUTPUT[17]~I .input_power_up = "low";
defparam \IROUTPUT[17]~I .input_register_mode = "none";
defparam \IROUTPUT[17]~I .input_sync_reset = "none";
defparam \IROUTPUT[17]~I .oe_async_reset = "none";
defparam \IROUTPUT[17]~I .oe_power_up = "low";
defparam \IROUTPUT[17]~I .oe_register_mode = "none";
defparam \IROUTPUT[17]~I .oe_sync_reset = "none";
defparam \IROUTPUT[17]~I .operation_mode = "output";
defparam \IROUTPUT[17]~I .output_async_reset = "none";
defparam \IROUTPUT[17]~I .output_power_up = "low";
defparam \IROUTPUT[17]~I .output_register_mode = "none";
defparam \IROUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[16]~I (
	.datain(\inst3|out[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[16]));
// synopsys translate_off
defparam \IROUTPUT[16]~I .input_async_reset = "none";
defparam \IROUTPUT[16]~I .input_power_up = "low";
defparam \IROUTPUT[16]~I .input_register_mode = "none";
defparam \IROUTPUT[16]~I .input_sync_reset = "none";
defparam \IROUTPUT[16]~I .oe_async_reset = "none";
defparam \IROUTPUT[16]~I .oe_power_up = "low";
defparam \IROUTPUT[16]~I .oe_register_mode = "none";
defparam \IROUTPUT[16]~I .oe_sync_reset = "none";
defparam \IROUTPUT[16]~I .operation_mode = "output";
defparam \IROUTPUT[16]~I .output_async_reset = "none";
defparam \IROUTPUT[16]~I .output_power_up = "low";
defparam \IROUTPUT[16]~I .output_register_mode = "none";
defparam \IROUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[15]~I (
	.datain(\inst3|out[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[15]));
// synopsys translate_off
defparam \IROUTPUT[15]~I .input_async_reset = "none";
defparam \IROUTPUT[15]~I .input_power_up = "low";
defparam \IROUTPUT[15]~I .input_register_mode = "none";
defparam \IROUTPUT[15]~I .input_sync_reset = "none";
defparam \IROUTPUT[15]~I .oe_async_reset = "none";
defparam \IROUTPUT[15]~I .oe_power_up = "low";
defparam \IROUTPUT[15]~I .oe_register_mode = "none";
defparam \IROUTPUT[15]~I .oe_sync_reset = "none";
defparam \IROUTPUT[15]~I .operation_mode = "output";
defparam \IROUTPUT[15]~I .output_async_reset = "none";
defparam \IROUTPUT[15]~I .output_power_up = "low";
defparam \IROUTPUT[15]~I .output_register_mode = "none";
defparam \IROUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[14]~I (
	.datain(\inst3|out[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[14]));
// synopsys translate_off
defparam \IROUTPUT[14]~I .input_async_reset = "none";
defparam \IROUTPUT[14]~I .input_power_up = "low";
defparam \IROUTPUT[14]~I .input_register_mode = "none";
defparam \IROUTPUT[14]~I .input_sync_reset = "none";
defparam \IROUTPUT[14]~I .oe_async_reset = "none";
defparam \IROUTPUT[14]~I .oe_power_up = "low";
defparam \IROUTPUT[14]~I .oe_register_mode = "none";
defparam \IROUTPUT[14]~I .oe_sync_reset = "none";
defparam \IROUTPUT[14]~I .operation_mode = "output";
defparam \IROUTPUT[14]~I .output_async_reset = "none";
defparam \IROUTPUT[14]~I .output_power_up = "low";
defparam \IROUTPUT[14]~I .output_register_mode = "none";
defparam \IROUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[13]~I (
	.datain(\inst3|out[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[13]));
// synopsys translate_off
defparam \IROUTPUT[13]~I .input_async_reset = "none";
defparam \IROUTPUT[13]~I .input_power_up = "low";
defparam \IROUTPUT[13]~I .input_register_mode = "none";
defparam \IROUTPUT[13]~I .input_sync_reset = "none";
defparam \IROUTPUT[13]~I .oe_async_reset = "none";
defparam \IROUTPUT[13]~I .oe_power_up = "low";
defparam \IROUTPUT[13]~I .oe_register_mode = "none";
defparam \IROUTPUT[13]~I .oe_sync_reset = "none";
defparam \IROUTPUT[13]~I .operation_mode = "output";
defparam \IROUTPUT[13]~I .output_async_reset = "none";
defparam \IROUTPUT[13]~I .output_power_up = "low";
defparam \IROUTPUT[13]~I .output_register_mode = "none";
defparam \IROUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[12]~I (
	.datain(\inst3|out[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[12]));
// synopsys translate_off
defparam \IROUTPUT[12]~I .input_async_reset = "none";
defparam \IROUTPUT[12]~I .input_power_up = "low";
defparam \IROUTPUT[12]~I .input_register_mode = "none";
defparam \IROUTPUT[12]~I .input_sync_reset = "none";
defparam \IROUTPUT[12]~I .oe_async_reset = "none";
defparam \IROUTPUT[12]~I .oe_power_up = "low";
defparam \IROUTPUT[12]~I .oe_register_mode = "none";
defparam \IROUTPUT[12]~I .oe_sync_reset = "none";
defparam \IROUTPUT[12]~I .operation_mode = "output";
defparam \IROUTPUT[12]~I .output_async_reset = "none";
defparam \IROUTPUT[12]~I .output_power_up = "low";
defparam \IROUTPUT[12]~I .output_register_mode = "none";
defparam \IROUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[11]~I (
	.datain(\inst3|out[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[11]));
// synopsys translate_off
defparam \IROUTPUT[11]~I .input_async_reset = "none";
defparam \IROUTPUT[11]~I .input_power_up = "low";
defparam \IROUTPUT[11]~I .input_register_mode = "none";
defparam \IROUTPUT[11]~I .input_sync_reset = "none";
defparam \IROUTPUT[11]~I .oe_async_reset = "none";
defparam \IROUTPUT[11]~I .oe_power_up = "low";
defparam \IROUTPUT[11]~I .oe_register_mode = "none";
defparam \IROUTPUT[11]~I .oe_sync_reset = "none";
defparam \IROUTPUT[11]~I .operation_mode = "output";
defparam \IROUTPUT[11]~I .output_async_reset = "none";
defparam \IROUTPUT[11]~I .output_power_up = "low";
defparam \IROUTPUT[11]~I .output_register_mode = "none";
defparam \IROUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[10]~I (
	.datain(\inst3|out[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[10]));
// synopsys translate_off
defparam \IROUTPUT[10]~I .input_async_reset = "none";
defparam \IROUTPUT[10]~I .input_power_up = "low";
defparam \IROUTPUT[10]~I .input_register_mode = "none";
defparam \IROUTPUT[10]~I .input_sync_reset = "none";
defparam \IROUTPUT[10]~I .oe_async_reset = "none";
defparam \IROUTPUT[10]~I .oe_power_up = "low";
defparam \IROUTPUT[10]~I .oe_register_mode = "none";
defparam \IROUTPUT[10]~I .oe_sync_reset = "none";
defparam \IROUTPUT[10]~I .operation_mode = "output";
defparam \IROUTPUT[10]~I .output_async_reset = "none";
defparam \IROUTPUT[10]~I .output_power_up = "low";
defparam \IROUTPUT[10]~I .output_register_mode = "none";
defparam \IROUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[9]~I (
	.datain(\inst3|out[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[9]));
// synopsys translate_off
defparam \IROUTPUT[9]~I .input_async_reset = "none";
defparam \IROUTPUT[9]~I .input_power_up = "low";
defparam \IROUTPUT[9]~I .input_register_mode = "none";
defparam \IROUTPUT[9]~I .input_sync_reset = "none";
defparam \IROUTPUT[9]~I .oe_async_reset = "none";
defparam \IROUTPUT[9]~I .oe_power_up = "low";
defparam \IROUTPUT[9]~I .oe_register_mode = "none";
defparam \IROUTPUT[9]~I .oe_sync_reset = "none";
defparam \IROUTPUT[9]~I .operation_mode = "output";
defparam \IROUTPUT[9]~I .output_async_reset = "none";
defparam \IROUTPUT[9]~I .output_power_up = "low";
defparam \IROUTPUT[9]~I .output_register_mode = "none";
defparam \IROUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[8]~I (
	.datain(\inst3|out[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[8]));
// synopsys translate_off
defparam \IROUTPUT[8]~I .input_async_reset = "none";
defparam \IROUTPUT[8]~I .input_power_up = "low";
defparam \IROUTPUT[8]~I .input_register_mode = "none";
defparam \IROUTPUT[8]~I .input_sync_reset = "none";
defparam \IROUTPUT[8]~I .oe_async_reset = "none";
defparam \IROUTPUT[8]~I .oe_power_up = "low";
defparam \IROUTPUT[8]~I .oe_register_mode = "none";
defparam \IROUTPUT[8]~I .oe_sync_reset = "none";
defparam \IROUTPUT[8]~I .operation_mode = "output";
defparam \IROUTPUT[8]~I .output_async_reset = "none";
defparam \IROUTPUT[8]~I .output_power_up = "low";
defparam \IROUTPUT[8]~I .output_register_mode = "none";
defparam \IROUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[7]~I (
	.datain(\inst3|out[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[7]));
// synopsys translate_off
defparam \IROUTPUT[7]~I .input_async_reset = "none";
defparam \IROUTPUT[7]~I .input_power_up = "low";
defparam \IROUTPUT[7]~I .input_register_mode = "none";
defparam \IROUTPUT[7]~I .input_sync_reset = "none";
defparam \IROUTPUT[7]~I .oe_async_reset = "none";
defparam \IROUTPUT[7]~I .oe_power_up = "low";
defparam \IROUTPUT[7]~I .oe_register_mode = "none";
defparam \IROUTPUT[7]~I .oe_sync_reset = "none";
defparam \IROUTPUT[7]~I .operation_mode = "output";
defparam \IROUTPUT[7]~I .output_async_reset = "none";
defparam \IROUTPUT[7]~I .output_power_up = "low";
defparam \IROUTPUT[7]~I .output_register_mode = "none";
defparam \IROUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[6]~I (
	.datain(\inst3|out[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[6]));
// synopsys translate_off
defparam \IROUTPUT[6]~I .input_async_reset = "none";
defparam \IROUTPUT[6]~I .input_power_up = "low";
defparam \IROUTPUT[6]~I .input_register_mode = "none";
defparam \IROUTPUT[6]~I .input_sync_reset = "none";
defparam \IROUTPUT[6]~I .oe_async_reset = "none";
defparam \IROUTPUT[6]~I .oe_power_up = "low";
defparam \IROUTPUT[6]~I .oe_register_mode = "none";
defparam \IROUTPUT[6]~I .oe_sync_reset = "none";
defparam \IROUTPUT[6]~I .operation_mode = "output";
defparam \IROUTPUT[6]~I .output_async_reset = "none";
defparam \IROUTPUT[6]~I .output_power_up = "low";
defparam \IROUTPUT[6]~I .output_register_mode = "none";
defparam \IROUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[5]~I (
	.datain(\inst3|out[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[5]));
// synopsys translate_off
defparam \IROUTPUT[5]~I .input_async_reset = "none";
defparam \IROUTPUT[5]~I .input_power_up = "low";
defparam \IROUTPUT[5]~I .input_register_mode = "none";
defparam \IROUTPUT[5]~I .input_sync_reset = "none";
defparam \IROUTPUT[5]~I .oe_async_reset = "none";
defparam \IROUTPUT[5]~I .oe_power_up = "low";
defparam \IROUTPUT[5]~I .oe_register_mode = "none";
defparam \IROUTPUT[5]~I .oe_sync_reset = "none";
defparam \IROUTPUT[5]~I .operation_mode = "output";
defparam \IROUTPUT[5]~I .output_async_reset = "none";
defparam \IROUTPUT[5]~I .output_power_up = "low";
defparam \IROUTPUT[5]~I .output_register_mode = "none";
defparam \IROUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[4]~I (
	.datain(\inst3|out[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[4]));
// synopsys translate_off
defparam \IROUTPUT[4]~I .input_async_reset = "none";
defparam \IROUTPUT[4]~I .input_power_up = "low";
defparam \IROUTPUT[4]~I .input_register_mode = "none";
defparam \IROUTPUT[4]~I .input_sync_reset = "none";
defparam \IROUTPUT[4]~I .oe_async_reset = "none";
defparam \IROUTPUT[4]~I .oe_power_up = "low";
defparam \IROUTPUT[4]~I .oe_register_mode = "none";
defparam \IROUTPUT[4]~I .oe_sync_reset = "none";
defparam \IROUTPUT[4]~I .operation_mode = "output";
defparam \IROUTPUT[4]~I .output_async_reset = "none";
defparam \IROUTPUT[4]~I .output_power_up = "low";
defparam \IROUTPUT[4]~I .output_register_mode = "none";
defparam \IROUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[3]~I (
	.datain(\inst3|out[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[3]));
// synopsys translate_off
defparam \IROUTPUT[3]~I .input_async_reset = "none";
defparam \IROUTPUT[3]~I .input_power_up = "low";
defparam \IROUTPUT[3]~I .input_register_mode = "none";
defparam \IROUTPUT[3]~I .input_sync_reset = "none";
defparam \IROUTPUT[3]~I .oe_async_reset = "none";
defparam \IROUTPUT[3]~I .oe_power_up = "low";
defparam \IROUTPUT[3]~I .oe_register_mode = "none";
defparam \IROUTPUT[3]~I .oe_sync_reset = "none";
defparam \IROUTPUT[3]~I .operation_mode = "output";
defparam \IROUTPUT[3]~I .output_async_reset = "none";
defparam \IROUTPUT[3]~I .output_power_up = "low";
defparam \IROUTPUT[3]~I .output_register_mode = "none";
defparam \IROUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[2]~I (
	.datain(\inst3|out[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[2]));
// synopsys translate_off
defparam \IROUTPUT[2]~I .input_async_reset = "none";
defparam \IROUTPUT[2]~I .input_power_up = "low";
defparam \IROUTPUT[2]~I .input_register_mode = "none";
defparam \IROUTPUT[2]~I .input_sync_reset = "none";
defparam \IROUTPUT[2]~I .oe_async_reset = "none";
defparam \IROUTPUT[2]~I .oe_power_up = "low";
defparam \IROUTPUT[2]~I .oe_register_mode = "none";
defparam \IROUTPUT[2]~I .oe_sync_reset = "none";
defparam \IROUTPUT[2]~I .operation_mode = "output";
defparam \IROUTPUT[2]~I .output_async_reset = "none";
defparam \IROUTPUT[2]~I .output_power_up = "low";
defparam \IROUTPUT[2]~I .output_register_mode = "none";
defparam \IROUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[1]~I (
	.datain(\inst3|out[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[1]));
// synopsys translate_off
defparam \IROUTPUT[1]~I .input_async_reset = "none";
defparam \IROUTPUT[1]~I .input_power_up = "low";
defparam \IROUTPUT[1]~I .input_register_mode = "none";
defparam \IROUTPUT[1]~I .input_sync_reset = "none";
defparam \IROUTPUT[1]~I .oe_async_reset = "none";
defparam \IROUTPUT[1]~I .oe_power_up = "low";
defparam \IROUTPUT[1]~I .oe_register_mode = "none";
defparam \IROUTPUT[1]~I .oe_sync_reset = "none";
defparam \IROUTPUT[1]~I .operation_mode = "output";
defparam \IROUTPUT[1]~I .output_async_reset = "none";
defparam \IROUTPUT[1]~I .output_power_up = "low";
defparam \IROUTPUT[1]~I .output_register_mode = "none";
defparam \IROUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[0]~I (
	.datain(\inst3|out[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[0]));
// synopsys translate_off
defparam \IROUTPUT[0]~I .input_async_reset = "none";
defparam \IROUTPUT[0]~I .input_power_up = "low";
defparam \IROUTPUT[0]~I .input_register_mode = "none";
defparam \IROUTPUT[0]~I .input_sync_reset = "none";
defparam \IROUTPUT[0]~I .oe_async_reset = "none";
defparam \IROUTPUT[0]~I .oe_power_up = "low";
defparam \IROUTPUT[0]~I .oe_register_mode = "none";
defparam \IROUTPUT[0]~I .oe_sync_reset = "none";
defparam \IROUTPUT[0]~I .operation_mode = "output";
defparam \IROUTPUT[0]~I .output_async_reset = "none";
defparam \IROUTPUT[0]~I .output_power_up = "low";
defparam \IROUTPUT[0]~I .output_register_mode = "none";
defparam \IROUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(\inst24|PC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(\inst24|PC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(\inst24|PC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(\inst24|PC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(\inst24|PC [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(\inst24|PC [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(\inst24|PC [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(\inst24|PC [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(\inst24|PC [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(!\inst24|PC [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(\inst24|PC [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(\inst24|PC [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(\inst24|PC [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(\inst24|PC [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(\inst24|PC [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(\inst24|PC [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\inst24|PC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\inst24|PC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\inst24|PC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\inst24|PC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\inst24|PC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\inst24|PC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\inst24|PC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\inst24|PC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\inst24|PC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\inst24|PC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\inst24|PC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\inst24|PC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\inst24|PC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\inst24|PC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[31]~I (
	.datain(\inst4|registers[31][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[31]));
// synopsys translate_off
defparam \ra[31]~I .input_async_reset = "none";
defparam \ra[31]~I .input_power_up = "low";
defparam \ra[31]~I .input_register_mode = "none";
defparam \ra[31]~I .input_sync_reset = "none";
defparam \ra[31]~I .oe_async_reset = "none";
defparam \ra[31]~I .oe_power_up = "low";
defparam \ra[31]~I .oe_register_mode = "none";
defparam \ra[31]~I .oe_sync_reset = "none";
defparam \ra[31]~I .operation_mode = "output";
defparam \ra[31]~I .output_async_reset = "none";
defparam \ra[31]~I .output_power_up = "low";
defparam \ra[31]~I .output_register_mode = "none";
defparam \ra[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[30]~I (
	.datain(\inst4|registers[31][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[30]));
// synopsys translate_off
defparam \ra[30]~I .input_async_reset = "none";
defparam \ra[30]~I .input_power_up = "low";
defparam \ra[30]~I .input_register_mode = "none";
defparam \ra[30]~I .input_sync_reset = "none";
defparam \ra[30]~I .oe_async_reset = "none";
defparam \ra[30]~I .oe_power_up = "low";
defparam \ra[30]~I .oe_register_mode = "none";
defparam \ra[30]~I .oe_sync_reset = "none";
defparam \ra[30]~I .operation_mode = "output";
defparam \ra[30]~I .output_async_reset = "none";
defparam \ra[30]~I .output_power_up = "low";
defparam \ra[30]~I .output_register_mode = "none";
defparam \ra[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[29]~I (
	.datain(\inst4|registers[31][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[29]));
// synopsys translate_off
defparam \ra[29]~I .input_async_reset = "none";
defparam \ra[29]~I .input_power_up = "low";
defparam \ra[29]~I .input_register_mode = "none";
defparam \ra[29]~I .input_sync_reset = "none";
defparam \ra[29]~I .oe_async_reset = "none";
defparam \ra[29]~I .oe_power_up = "low";
defparam \ra[29]~I .oe_register_mode = "none";
defparam \ra[29]~I .oe_sync_reset = "none";
defparam \ra[29]~I .operation_mode = "output";
defparam \ra[29]~I .output_async_reset = "none";
defparam \ra[29]~I .output_power_up = "low";
defparam \ra[29]~I .output_register_mode = "none";
defparam \ra[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[28]~I (
	.datain(\inst4|registers[31][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[28]));
// synopsys translate_off
defparam \ra[28]~I .input_async_reset = "none";
defparam \ra[28]~I .input_power_up = "low";
defparam \ra[28]~I .input_register_mode = "none";
defparam \ra[28]~I .input_sync_reset = "none";
defparam \ra[28]~I .oe_async_reset = "none";
defparam \ra[28]~I .oe_power_up = "low";
defparam \ra[28]~I .oe_register_mode = "none";
defparam \ra[28]~I .oe_sync_reset = "none";
defparam \ra[28]~I .operation_mode = "output";
defparam \ra[28]~I .output_async_reset = "none";
defparam \ra[28]~I .output_power_up = "low";
defparam \ra[28]~I .output_register_mode = "none";
defparam \ra[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[27]~I (
	.datain(\inst4|registers[31][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[27]));
// synopsys translate_off
defparam \ra[27]~I .input_async_reset = "none";
defparam \ra[27]~I .input_power_up = "low";
defparam \ra[27]~I .input_register_mode = "none";
defparam \ra[27]~I .input_sync_reset = "none";
defparam \ra[27]~I .oe_async_reset = "none";
defparam \ra[27]~I .oe_power_up = "low";
defparam \ra[27]~I .oe_register_mode = "none";
defparam \ra[27]~I .oe_sync_reset = "none";
defparam \ra[27]~I .operation_mode = "output";
defparam \ra[27]~I .output_async_reset = "none";
defparam \ra[27]~I .output_power_up = "low";
defparam \ra[27]~I .output_register_mode = "none";
defparam \ra[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[26]~I (
	.datain(\inst4|registers[31][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[26]));
// synopsys translate_off
defparam \ra[26]~I .input_async_reset = "none";
defparam \ra[26]~I .input_power_up = "low";
defparam \ra[26]~I .input_register_mode = "none";
defparam \ra[26]~I .input_sync_reset = "none";
defparam \ra[26]~I .oe_async_reset = "none";
defparam \ra[26]~I .oe_power_up = "low";
defparam \ra[26]~I .oe_register_mode = "none";
defparam \ra[26]~I .oe_sync_reset = "none";
defparam \ra[26]~I .operation_mode = "output";
defparam \ra[26]~I .output_async_reset = "none";
defparam \ra[26]~I .output_power_up = "low";
defparam \ra[26]~I .output_register_mode = "none";
defparam \ra[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[25]~I (
	.datain(\inst4|registers[31][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[25]));
// synopsys translate_off
defparam \ra[25]~I .input_async_reset = "none";
defparam \ra[25]~I .input_power_up = "low";
defparam \ra[25]~I .input_register_mode = "none";
defparam \ra[25]~I .input_sync_reset = "none";
defparam \ra[25]~I .oe_async_reset = "none";
defparam \ra[25]~I .oe_power_up = "low";
defparam \ra[25]~I .oe_register_mode = "none";
defparam \ra[25]~I .oe_sync_reset = "none";
defparam \ra[25]~I .operation_mode = "output";
defparam \ra[25]~I .output_async_reset = "none";
defparam \ra[25]~I .output_power_up = "low";
defparam \ra[25]~I .output_register_mode = "none";
defparam \ra[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[24]~I (
	.datain(\inst4|registers[31][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[24]));
// synopsys translate_off
defparam \ra[24]~I .input_async_reset = "none";
defparam \ra[24]~I .input_power_up = "low";
defparam \ra[24]~I .input_register_mode = "none";
defparam \ra[24]~I .input_sync_reset = "none";
defparam \ra[24]~I .oe_async_reset = "none";
defparam \ra[24]~I .oe_power_up = "low";
defparam \ra[24]~I .oe_register_mode = "none";
defparam \ra[24]~I .oe_sync_reset = "none";
defparam \ra[24]~I .operation_mode = "output";
defparam \ra[24]~I .output_async_reset = "none";
defparam \ra[24]~I .output_power_up = "low";
defparam \ra[24]~I .output_register_mode = "none";
defparam \ra[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[23]~I (
	.datain(\inst4|registers[31][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[23]));
// synopsys translate_off
defparam \ra[23]~I .input_async_reset = "none";
defparam \ra[23]~I .input_power_up = "low";
defparam \ra[23]~I .input_register_mode = "none";
defparam \ra[23]~I .input_sync_reset = "none";
defparam \ra[23]~I .oe_async_reset = "none";
defparam \ra[23]~I .oe_power_up = "low";
defparam \ra[23]~I .oe_register_mode = "none";
defparam \ra[23]~I .oe_sync_reset = "none";
defparam \ra[23]~I .operation_mode = "output";
defparam \ra[23]~I .output_async_reset = "none";
defparam \ra[23]~I .output_power_up = "low";
defparam \ra[23]~I .output_register_mode = "none";
defparam \ra[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[22]~I (
	.datain(\inst4|registers[31][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[22]));
// synopsys translate_off
defparam \ra[22]~I .input_async_reset = "none";
defparam \ra[22]~I .input_power_up = "low";
defparam \ra[22]~I .input_register_mode = "none";
defparam \ra[22]~I .input_sync_reset = "none";
defparam \ra[22]~I .oe_async_reset = "none";
defparam \ra[22]~I .oe_power_up = "low";
defparam \ra[22]~I .oe_register_mode = "none";
defparam \ra[22]~I .oe_sync_reset = "none";
defparam \ra[22]~I .operation_mode = "output";
defparam \ra[22]~I .output_async_reset = "none";
defparam \ra[22]~I .output_power_up = "low";
defparam \ra[22]~I .output_register_mode = "none";
defparam \ra[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[21]~I (
	.datain(\inst4|registers[31][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[21]));
// synopsys translate_off
defparam \ra[21]~I .input_async_reset = "none";
defparam \ra[21]~I .input_power_up = "low";
defparam \ra[21]~I .input_register_mode = "none";
defparam \ra[21]~I .input_sync_reset = "none";
defparam \ra[21]~I .oe_async_reset = "none";
defparam \ra[21]~I .oe_power_up = "low";
defparam \ra[21]~I .oe_register_mode = "none";
defparam \ra[21]~I .oe_sync_reset = "none";
defparam \ra[21]~I .operation_mode = "output";
defparam \ra[21]~I .output_async_reset = "none";
defparam \ra[21]~I .output_power_up = "low";
defparam \ra[21]~I .output_register_mode = "none";
defparam \ra[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[20]~I (
	.datain(\inst4|registers[31][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[20]));
// synopsys translate_off
defparam \ra[20]~I .input_async_reset = "none";
defparam \ra[20]~I .input_power_up = "low";
defparam \ra[20]~I .input_register_mode = "none";
defparam \ra[20]~I .input_sync_reset = "none";
defparam \ra[20]~I .oe_async_reset = "none";
defparam \ra[20]~I .oe_power_up = "low";
defparam \ra[20]~I .oe_register_mode = "none";
defparam \ra[20]~I .oe_sync_reset = "none";
defparam \ra[20]~I .operation_mode = "output";
defparam \ra[20]~I .output_async_reset = "none";
defparam \ra[20]~I .output_power_up = "low";
defparam \ra[20]~I .output_register_mode = "none";
defparam \ra[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[19]~I (
	.datain(\inst4|registers[31][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[19]));
// synopsys translate_off
defparam \ra[19]~I .input_async_reset = "none";
defparam \ra[19]~I .input_power_up = "low";
defparam \ra[19]~I .input_register_mode = "none";
defparam \ra[19]~I .input_sync_reset = "none";
defparam \ra[19]~I .oe_async_reset = "none";
defparam \ra[19]~I .oe_power_up = "low";
defparam \ra[19]~I .oe_register_mode = "none";
defparam \ra[19]~I .oe_sync_reset = "none";
defparam \ra[19]~I .operation_mode = "output";
defparam \ra[19]~I .output_async_reset = "none";
defparam \ra[19]~I .output_power_up = "low";
defparam \ra[19]~I .output_register_mode = "none";
defparam \ra[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[18]~I (
	.datain(\inst4|registers[31][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[18]));
// synopsys translate_off
defparam \ra[18]~I .input_async_reset = "none";
defparam \ra[18]~I .input_power_up = "low";
defparam \ra[18]~I .input_register_mode = "none";
defparam \ra[18]~I .input_sync_reset = "none";
defparam \ra[18]~I .oe_async_reset = "none";
defparam \ra[18]~I .oe_power_up = "low";
defparam \ra[18]~I .oe_register_mode = "none";
defparam \ra[18]~I .oe_sync_reset = "none";
defparam \ra[18]~I .operation_mode = "output";
defparam \ra[18]~I .output_async_reset = "none";
defparam \ra[18]~I .output_power_up = "low";
defparam \ra[18]~I .output_register_mode = "none";
defparam \ra[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[17]~I (
	.datain(\inst4|registers[31][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[17]));
// synopsys translate_off
defparam \ra[17]~I .input_async_reset = "none";
defparam \ra[17]~I .input_power_up = "low";
defparam \ra[17]~I .input_register_mode = "none";
defparam \ra[17]~I .input_sync_reset = "none";
defparam \ra[17]~I .oe_async_reset = "none";
defparam \ra[17]~I .oe_power_up = "low";
defparam \ra[17]~I .oe_register_mode = "none";
defparam \ra[17]~I .oe_sync_reset = "none";
defparam \ra[17]~I .operation_mode = "output";
defparam \ra[17]~I .output_async_reset = "none";
defparam \ra[17]~I .output_power_up = "low";
defparam \ra[17]~I .output_register_mode = "none";
defparam \ra[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[16]~I (
	.datain(\inst4|registers[31][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[16]));
// synopsys translate_off
defparam \ra[16]~I .input_async_reset = "none";
defparam \ra[16]~I .input_power_up = "low";
defparam \ra[16]~I .input_register_mode = "none";
defparam \ra[16]~I .input_sync_reset = "none";
defparam \ra[16]~I .oe_async_reset = "none";
defparam \ra[16]~I .oe_power_up = "low";
defparam \ra[16]~I .oe_register_mode = "none";
defparam \ra[16]~I .oe_sync_reset = "none";
defparam \ra[16]~I .operation_mode = "output";
defparam \ra[16]~I .output_async_reset = "none";
defparam \ra[16]~I .output_power_up = "low";
defparam \ra[16]~I .output_register_mode = "none";
defparam \ra[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[15]~I (
	.datain(\inst4|registers[31][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[15]));
// synopsys translate_off
defparam \ra[15]~I .input_async_reset = "none";
defparam \ra[15]~I .input_power_up = "low";
defparam \ra[15]~I .input_register_mode = "none";
defparam \ra[15]~I .input_sync_reset = "none";
defparam \ra[15]~I .oe_async_reset = "none";
defparam \ra[15]~I .oe_power_up = "low";
defparam \ra[15]~I .oe_register_mode = "none";
defparam \ra[15]~I .oe_sync_reset = "none";
defparam \ra[15]~I .operation_mode = "output";
defparam \ra[15]~I .output_async_reset = "none";
defparam \ra[15]~I .output_power_up = "low";
defparam \ra[15]~I .output_register_mode = "none";
defparam \ra[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[14]~I (
	.datain(\inst4|registers[31][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[14]));
// synopsys translate_off
defparam \ra[14]~I .input_async_reset = "none";
defparam \ra[14]~I .input_power_up = "low";
defparam \ra[14]~I .input_register_mode = "none";
defparam \ra[14]~I .input_sync_reset = "none";
defparam \ra[14]~I .oe_async_reset = "none";
defparam \ra[14]~I .oe_power_up = "low";
defparam \ra[14]~I .oe_register_mode = "none";
defparam \ra[14]~I .oe_sync_reset = "none";
defparam \ra[14]~I .operation_mode = "output";
defparam \ra[14]~I .output_async_reset = "none";
defparam \ra[14]~I .output_power_up = "low";
defparam \ra[14]~I .output_register_mode = "none";
defparam \ra[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[13]~I (
	.datain(\inst4|registers[31][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[13]));
// synopsys translate_off
defparam \ra[13]~I .input_async_reset = "none";
defparam \ra[13]~I .input_power_up = "low";
defparam \ra[13]~I .input_register_mode = "none";
defparam \ra[13]~I .input_sync_reset = "none";
defparam \ra[13]~I .oe_async_reset = "none";
defparam \ra[13]~I .oe_power_up = "low";
defparam \ra[13]~I .oe_register_mode = "none";
defparam \ra[13]~I .oe_sync_reset = "none";
defparam \ra[13]~I .operation_mode = "output";
defparam \ra[13]~I .output_async_reset = "none";
defparam \ra[13]~I .output_power_up = "low";
defparam \ra[13]~I .output_register_mode = "none";
defparam \ra[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[12]~I (
	.datain(\inst4|registers[31][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[12]));
// synopsys translate_off
defparam \ra[12]~I .input_async_reset = "none";
defparam \ra[12]~I .input_power_up = "low";
defparam \ra[12]~I .input_register_mode = "none";
defparam \ra[12]~I .input_sync_reset = "none";
defparam \ra[12]~I .oe_async_reset = "none";
defparam \ra[12]~I .oe_power_up = "low";
defparam \ra[12]~I .oe_register_mode = "none";
defparam \ra[12]~I .oe_sync_reset = "none";
defparam \ra[12]~I .operation_mode = "output";
defparam \ra[12]~I .output_async_reset = "none";
defparam \ra[12]~I .output_power_up = "low";
defparam \ra[12]~I .output_register_mode = "none";
defparam \ra[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[11]~I (
	.datain(\inst4|registers[31][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[11]));
// synopsys translate_off
defparam \ra[11]~I .input_async_reset = "none";
defparam \ra[11]~I .input_power_up = "low";
defparam \ra[11]~I .input_register_mode = "none";
defparam \ra[11]~I .input_sync_reset = "none";
defparam \ra[11]~I .oe_async_reset = "none";
defparam \ra[11]~I .oe_power_up = "low";
defparam \ra[11]~I .oe_register_mode = "none";
defparam \ra[11]~I .oe_sync_reset = "none";
defparam \ra[11]~I .operation_mode = "output";
defparam \ra[11]~I .output_async_reset = "none";
defparam \ra[11]~I .output_power_up = "low";
defparam \ra[11]~I .output_register_mode = "none";
defparam \ra[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[10]~I (
	.datain(\inst4|registers[31][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[10]));
// synopsys translate_off
defparam \ra[10]~I .input_async_reset = "none";
defparam \ra[10]~I .input_power_up = "low";
defparam \ra[10]~I .input_register_mode = "none";
defparam \ra[10]~I .input_sync_reset = "none";
defparam \ra[10]~I .oe_async_reset = "none";
defparam \ra[10]~I .oe_power_up = "low";
defparam \ra[10]~I .oe_register_mode = "none";
defparam \ra[10]~I .oe_sync_reset = "none";
defparam \ra[10]~I .operation_mode = "output";
defparam \ra[10]~I .output_async_reset = "none";
defparam \ra[10]~I .output_power_up = "low";
defparam \ra[10]~I .output_register_mode = "none";
defparam \ra[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[9]~I (
	.datain(\inst4|registers[31][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[9]));
// synopsys translate_off
defparam \ra[9]~I .input_async_reset = "none";
defparam \ra[9]~I .input_power_up = "low";
defparam \ra[9]~I .input_register_mode = "none";
defparam \ra[9]~I .input_sync_reset = "none";
defparam \ra[9]~I .oe_async_reset = "none";
defparam \ra[9]~I .oe_power_up = "low";
defparam \ra[9]~I .oe_register_mode = "none";
defparam \ra[9]~I .oe_sync_reset = "none";
defparam \ra[9]~I .operation_mode = "output";
defparam \ra[9]~I .output_async_reset = "none";
defparam \ra[9]~I .output_power_up = "low";
defparam \ra[9]~I .output_register_mode = "none";
defparam \ra[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[8]~I (
	.datain(\inst4|registers[31][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[8]));
// synopsys translate_off
defparam \ra[8]~I .input_async_reset = "none";
defparam \ra[8]~I .input_power_up = "low";
defparam \ra[8]~I .input_register_mode = "none";
defparam \ra[8]~I .input_sync_reset = "none";
defparam \ra[8]~I .oe_async_reset = "none";
defparam \ra[8]~I .oe_power_up = "low";
defparam \ra[8]~I .oe_register_mode = "none";
defparam \ra[8]~I .oe_sync_reset = "none";
defparam \ra[8]~I .operation_mode = "output";
defparam \ra[8]~I .output_async_reset = "none";
defparam \ra[8]~I .output_power_up = "low";
defparam \ra[8]~I .output_register_mode = "none";
defparam \ra[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[7]~I (
	.datain(\inst4|registers[31][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[7]));
// synopsys translate_off
defparam \ra[7]~I .input_async_reset = "none";
defparam \ra[7]~I .input_power_up = "low";
defparam \ra[7]~I .input_register_mode = "none";
defparam \ra[7]~I .input_sync_reset = "none";
defparam \ra[7]~I .oe_async_reset = "none";
defparam \ra[7]~I .oe_power_up = "low";
defparam \ra[7]~I .oe_register_mode = "none";
defparam \ra[7]~I .oe_sync_reset = "none";
defparam \ra[7]~I .operation_mode = "output";
defparam \ra[7]~I .output_async_reset = "none";
defparam \ra[7]~I .output_power_up = "low";
defparam \ra[7]~I .output_register_mode = "none";
defparam \ra[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[6]~I (
	.datain(\inst4|registers[31][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[6]));
// synopsys translate_off
defparam \ra[6]~I .input_async_reset = "none";
defparam \ra[6]~I .input_power_up = "low";
defparam \ra[6]~I .input_register_mode = "none";
defparam \ra[6]~I .input_sync_reset = "none";
defparam \ra[6]~I .oe_async_reset = "none";
defparam \ra[6]~I .oe_power_up = "low";
defparam \ra[6]~I .oe_register_mode = "none";
defparam \ra[6]~I .oe_sync_reset = "none";
defparam \ra[6]~I .operation_mode = "output";
defparam \ra[6]~I .output_async_reset = "none";
defparam \ra[6]~I .output_power_up = "low";
defparam \ra[6]~I .output_register_mode = "none";
defparam \ra[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[5]~I (
	.datain(\inst4|registers[31][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[5]));
// synopsys translate_off
defparam \ra[5]~I .input_async_reset = "none";
defparam \ra[5]~I .input_power_up = "low";
defparam \ra[5]~I .input_register_mode = "none";
defparam \ra[5]~I .input_sync_reset = "none";
defparam \ra[5]~I .oe_async_reset = "none";
defparam \ra[5]~I .oe_power_up = "low";
defparam \ra[5]~I .oe_register_mode = "none";
defparam \ra[5]~I .oe_sync_reset = "none";
defparam \ra[5]~I .operation_mode = "output";
defparam \ra[5]~I .output_async_reset = "none";
defparam \ra[5]~I .output_power_up = "low";
defparam \ra[5]~I .output_register_mode = "none";
defparam \ra[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[4]~I (
	.datain(\inst4|registers[31][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[4]));
// synopsys translate_off
defparam \ra[4]~I .input_async_reset = "none";
defparam \ra[4]~I .input_power_up = "low";
defparam \ra[4]~I .input_register_mode = "none";
defparam \ra[4]~I .input_sync_reset = "none";
defparam \ra[4]~I .oe_async_reset = "none";
defparam \ra[4]~I .oe_power_up = "low";
defparam \ra[4]~I .oe_register_mode = "none";
defparam \ra[4]~I .oe_sync_reset = "none";
defparam \ra[4]~I .operation_mode = "output";
defparam \ra[4]~I .output_async_reset = "none";
defparam \ra[4]~I .output_power_up = "low";
defparam \ra[4]~I .output_register_mode = "none";
defparam \ra[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[3]~I (
	.datain(\inst4|registers[31][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[3]));
// synopsys translate_off
defparam \ra[3]~I .input_async_reset = "none";
defparam \ra[3]~I .input_power_up = "low";
defparam \ra[3]~I .input_register_mode = "none";
defparam \ra[3]~I .input_sync_reset = "none";
defparam \ra[3]~I .oe_async_reset = "none";
defparam \ra[3]~I .oe_power_up = "low";
defparam \ra[3]~I .oe_register_mode = "none";
defparam \ra[3]~I .oe_sync_reset = "none";
defparam \ra[3]~I .operation_mode = "output";
defparam \ra[3]~I .output_async_reset = "none";
defparam \ra[3]~I .output_power_up = "low";
defparam \ra[3]~I .output_register_mode = "none";
defparam \ra[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[2]~I (
	.datain(\inst4|registers[31][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[2]));
// synopsys translate_off
defparam \ra[2]~I .input_async_reset = "none";
defparam \ra[2]~I .input_power_up = "low";
defparam \ra[2]~I .input_register_mode = "none";
defparam \ra[2]~I .input_sync_reset = "none";
defparam \ra[2]~I .oe_async_reset = "none";
defparam \ra[2]~I .oe_power_up = "low";
defparam \ra[2]~I .oe_register_mode = "none";
defparam \ra[2]~I .oe_sync_reset = "none";
defparam \ra[2]~I .operation_mode = "output";
defparam \ra[2]~I .output_async_reset = "none";
defparam \ra[2]~I .output_power_up = "low";
defparam \ra[2]~I .output_register_mode = "none";
defparam \ra[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[1]~I (
	.datain(\inst4|registers[31][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[1]));
// synopsys translate_off
defparam \ra[1]~I .input_async_reset = "none";
defparam \ra[1]~I .input_power_up = "low";
defparam \ra[1]~I .input_register_mode = "none";
defparam \ra[1]~I .input_sync_reset = "none";
defparam \ra[1]~I .oe_async_reset = "none";
defparam \ra[1]~I .oe_power_up = "low";
defparam \ra[1]~I .oe_register_mode = "none";
defparam \ra[1]~I .oe_sync_reset = "none";
defparam \ra[1]~I .operation_mode = "output";
defparam \ra[1]~I .output_async_reset = "none";
defparam \ra[1]~I .output_power_up = "low";
defparam \ra[1]~I .output_register_mode = "none";
defparam \ra[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ra[0]~I (
	.datain(\inst4|registers[31][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ra[0]));
// synopsys translate_off
defparam \ra[0]~I .input_async_reset = "none";
defparam \ra[0]~I .input_power_up = "low";
defparam \ra[0]~I .input_register_mode = "none";
defparam \ra[0]~I .input_sync_reset = "none";
defparam \ra[0]~I .oe_async_reset = "none";
defparam \ra[0]~I .oe_power_up = "low";
defparam \ra[0]~I .oe_register_mode = "none";
defparam \ra[0]~I .oe_sync_reset = "none";
defparam \ra[0]~I .operation_mode = "output";
defparam \ra[0]~I .output_async_reset = "none";
defparam \ra[0]~I .output_power_up = "low";
defparam \ra[0]~I .output_register_mode = "none";
defparam \ra[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[31]~I (
	.datain(\inst4|registers[16][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[31]));
// synopsys translate_off
defparam \s0[31]~I .input_async_reset = "none";
defparam \s0[31]~I .input_power_up = "low";
defparam \s0[31]~I .input_register_mode = "none";
defparam \s0[31]~I .input_sync_reset = "none";
defparam \s0[31]~I .oe_async_reset = "none";
defparam \s0[31]~I .oe_power_up = "low";
defparam \s0[31]~I .oe_register_mode = "none";
defparam \s0[31]~I .oe_sync_reset = "none";
defparam \s0[31]~I .operation_mode = "output";
defparam \s0[31]~I .output_async_reset = "none";
defparam \s0[31]~I .output_power_up = "low";
defparam \s0[31]~I .output_register_mode = "none";
defparam \s0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[30]~I (
	.datain(\inst4|registers[16][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[30]));
// synopsys translate_off
defparam \s0[30]~I .input_async_reset = "none";
defparam \s0[30]~I .input_power_up = "low";
defparam \s0[30]~I .input_register_mode = "none";
defparam \s0[30]~I .input_sync_reset = "none";
defparam \s0[30]~I .oe_async_reset = "none";
defparam \s0[30]~I .oe_power_up = "low";
defparam \s0[30]~I .oe_register_mode = "none";
defparam \s0[30]~I .oe_sync_reset = "none";
defparam \s0[30]~I .operation_mode = "output";
defparam \s0[30]~I .output_async_reset = "none";
defparam \s0[30]~I .output_power_up = "low";
defparam \s0[30]~I .output_register_mode = "none";
defparam \s0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[29]~I (
	.datain(\inst4|registers[16][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[29]));
// synopsys translate_off
defparam \s0[29]~I .input_async_reset = "none";
defparam \s0[29]~I .input_power_up = "low";
defparam \s0[29]~I .input_register_mode = "none";
defparam \s0[29]~I .input_sync_reset = "none";
defparam \s0[29]~I .oe_async_reset = "none";
defparam \s0[29]~I .oe_power_up = "low";
defparam \s0[29]~I .oe_register_mode = "none";
defparam \s0[29]~I .oe_sync_reset = "none";
defparam \s0[29]~I .operation_mode = "output";
defparam \s0[29]~I .output_async_reset = "none";
defparam \s0[29]~I .output_power_up = "low";
defparam \s0[29]~I .output_register_mode = "none";
defparam \s0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[28]~I (
	.datain(\inst4|registers[16][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[28]));
// synopsys translate_off
defparam \s0[28]~I .input_async_reset = "none";
defparam \s0[28]~I .input_power_up = "low";
defparam \s0[28]~I .input_register_mode = "none";
defparam \s0[28]~I .input_sync_reset = "none";
defparam \s0[28]~I .oe_async_reset = "none";
defparam \s0[28]~I .oe_power_up = "low";
defparam \s0[28]~I .oe_register_mode = "none";
defparam \s0[28]~I .oe_sync_reset = "none";
defparam \s0[28]~I .operation_mode = "output";
defparam \s0[28]~I .output_async_reset = "none";
defparam \s0[28]~I .output_power_up = "low";
defparam \s0[28]~I .output_register_mode = "none";
defparam \s0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[27]~I (
	.datain(\inst4|registers[16][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[27]));
// synopsys translate_off
defparam \s0[27]~I .input_async_reset = "none";
defparam \s0[27]~I .input_power_up = "low";
defparam \s0[27]~I .input_register_mode = "none";
defparam \s0[27]~I .input_sync_reset = "none";
defparam \s0[27]~I .oe_async_reset = "none";
defparam \s0[27]~I .oe_power_up = "low";
defparam \s0[27]~I .oe_register_mode = "none";
defparam \s0[27]~I .oe_sync_reset = "none";
defparam \s0[27]~I .operation_mode = "output";
defparam \s0[27]~I .output_async_reset = "none";
defparam \s0[27]~I .output_power_up = "low";
defparam \s0[27]~I .output_register_mode = "none";
defparam \s0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[26]~I (
	.datain(\inst4|registers[16][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[26]));
// synopsys translate_off
defparam \s0[26]~I .input_async_reset = "none";
defparam \s0[26]~I .input_power_up = "low";
defparam \s0[26]~I .input_register_mode = "none";
defparam \s0[26]~I .input_sync_reset = "none";
defparam \s0[26]~I .oe_async_reset = "none";
defparam \s0[26]~I .oe_power_up = "low";
defparam \s0[26]~I .oe_register_mode = "none";
defparam \s0[26]~I .oe_sync_reset = "none";
defparam \s0[26]~I .operation_mode = "output";
defparam \s0[26]~I .output_async_reset = "none";
defparam \s0[26]~I .output_power_up = "low";
defparam \s0[26]~I .output_register_mode = "none";
defparam \s0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[25]~I (
	.datain(\inst4|registers[16][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[25]));
// synopsys translate_off
defparam \s0[25]~I .input_async_reset = "none";
defparam \s0[25]~I .input_power_up = "low";
defparam \s0[25]~I .input_register_mode = "none";
defparam \s0[25]~I .input_sync_reset = "none";
defparam \s0[25]~I .oe_async_reset = "none";
defparam \s0[25]~I .oe_power_up = "low";
defparam \s0[25]~I .oe_register_mode = "none";
defparam \s0[25]~I .oe_sync_reset = "none";
defparam \s0[25]~I .operation_mode = "output";
defparam \s0[25]~I .output_async_reset = "none";
defparam \s0[25]~I .output_power_up = "low";
defparam \s0[25]~I .output_register_mode = "none";
defparam \s0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[24]~I (
	.datain(\inst4|registers[16][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[24]));
// synopsys translate_off
defparam \s0[24]~I .input_async_reset = "none";
defparam \s0[24]~I .input_power_up = "low";
defparam \s0[24]~I .input_register_mode = "none";
defparam \s0[24]~I .input_sync_reset = "none";
defparam \s0[24]~I .oe_async_reset = "none";
defparam \s0[24]~I .oe_power_up = "low";
defparam \s0[24]~I .oe_register_mode = "none";
defparam \s0[24]~I .oe_sync_reset = "none";
defparam \s0[24]~I .operation_mode = "output";
defparam \s0[24]~I .output_async_reset = "none";
defparam \s0[24]~I .output_power_up = "low";
defparam \s0[24]~I .output_register_mode = "none";
defparam \s0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[23]~I (
	.datain(\inst4|registers[16][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[23]));
// synopsys translate_off
defparam \s0[23]~I .input_async_reset = "none";
defparam \s0[23]~I .input_power_up = "low";
defparam \s0[23]~I .input_register_mode = "none";
defparam \s0[23]~I .input_sync_reset = "none";
defparam \s0[23]~I .oe_async_reset = "none";
defparam \s0[23]~I .oe_power_up = "low";
defparam \s0[23]~I .oe_register_mode = "none";
defparam \s0[23]~I .oe_sync_reset = "none";
defparam \s0[23]~I .operation_mode = "output";
defparam \s0[23]~I .output_async_reset = "none";
defparam \s0[23]~I .output_power_up = "low";
defparam \s0[23]~I .output_register_mode = "none";
defparam \s0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[22]~I (
	.datain(\inst4|registers[16][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[22]));
// synopsys translate_off
defparam \s0[22]~I .input_async_reset = "none";
defparam \s0[22]~I .input_power_up = "low";
defparam \s0[22]~I .input_register_mode = "none";
defparam \s0[22]~I .input_sync_reset = "none";
defparam \s0[22]~I .oe_async_reset = "none";
defparam \s0[22]~I .oe_power_up = "low";
defparam \s0[22]~I .oe_register_mode = "none";
defparam \s0[22]~I .oe_sync_reset = "none";
defparam \s0[22]~I .operation_mode = "output";
defparam \s0[22]~I .output_async_reset = "none";
defparam \s0[22]~I .output_power_up = "low";
defparam \s0[22]~I .output_register_mode = "none";
defparam \s0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[21]~I (
	.datain(\inst4|registers[16][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[21]));
// synopsys translate_off
defparam \s0[21]~I .input_async_reset = "none";
defparam \s0[21]~I .input_power_up = "low";
defparam \s0[21]~I .input_register_mode = "none";
defparam \s0[21]~I .input_sync_reset = "none";
defparam \s0[21]~I .oe_async_reset = "none";
defparam \s0[21]~I .oe_power_up = "low";
defparam \s0[21]~I .oe_register_mode = "none";
defparam \s0[21]~I .oe_sync_reset = "none";
defparam \s0[21]~I .operation_mode = "output";
defparam \s0[21]~I .output_async_reset = "none";
defparam \s0[21]~I .output_power_up = "low";
defparam \s0[21]~I .output_register_mode = "none";
defparam \s0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[20]~I (
	.datain(\inst4|registers[16][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[20]));
// synopsys translate_off
defparam \s0[20]~I .input_async_reset = "none";
defparam \s0[20]~I .input_power_up = "low";
defparam \s0[20]~I .input_register_mode = "none";
defparam \s0[20]~I .input_sync_reset = "none";
defparam \s0[20]~I .oe_async_reset = "none";
defparam \s0[20]~I .oe_power_up = "low";
defparam \s0[20]~I .oe_register_mode = "none";
defparam \s0[20]~I .oe_sync_reset = "none";
defparam \s0[20]~I .operation_mode = "output";
defparam \s0[20]~I .output_async_reset = "none";
defparam \s0[20]~I .output_power_up = "low";
defparam \s0[20]~I .output_register_mode = "none";
defparam \s0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[19]~I (
	.datain(\inst4|registers[16][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[19]));
// synopsys translate_off
defparam \s0[19]~I .input_async_reset = "none";
defparam \s0[19]~I .input_power_up = "low";
defparam \s0[19]~I .input_register_mode = "none";
defparam \s0[19]~I .input_sync_reset = "none";
defparam \s0[19]~I .oe_async_reset = "none";
defparam \s0[19]~I .oe_power_up = "low";
defparam \s0[19]~I .oe_register_mode = "none";
defparam \s0[19]~I .oe_sync_reset = "none";
defparam \s0[19]~I .operation_mode = "output";
defparam \s0[19]~I .output_async_reset = "none";
defparam \s0[19]~I .output_power_up = "low";
defparam \s0[19]~I .output_register_mode = "none";
defparam \s0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[18]~I (
	.datain(\inst4|registers[16][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[18]));
// synopsys translate_off
defparam \s0[18]~I .input_async_reset = "none";
defparam \s0[18]~I .input_power_up = "low";
defparam \s0[18]~I .input_register_mode = "none";
defparam \s0[18]~I .input_sync_reset = "none";
defparam \s0[18]~I .oe_async_reset = "none";
defparam \s0[18]~I .oe_power_up = "low";
defparam \s0[18]~I .oe_register_mode = "none";
defparam \s0[18]~I .oe_sync_reset = "none";
defparam \s0[18]~I .operation_mode = "output";
defparam \s0[18]~I .output_async_reset = "none";
defparam \s0[18]~I .output_power_up = "low";
defparam \s0[18]~I .output_register_mode = "none";
defparam \s0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[17]~I (
	.datain(\inst4|registers[16][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[17]));
// synopsys translate_off
defparam \s0[17]~I .input_async_reset = "none";
defparam \s0[17]~I .input_power_up = "low";
defparam \s0[17]~I .input_register_mode = "none";
defparam \s0[17]~I .input_sync_reset = "none";
defparam \s0[17]~I .oe_async_reset = "none";
defparam \s0[17]~I .oe_power_up = "low";
defparam \s0[17]~I .oe_register_mode = "none";
defparam \s0[17]~I .oe_sync_reset = "none";
defparam \s0[17]~I .operation_mode = "output";
defparam \s0[17]~I .output_async_reset = "none";
defparam \s0[17]~I .output_power_up = "low";
defparam \s0[17]~I .output_register_mode = "none";
defparam \s0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[16]~I (
	.datain(\inst4|registers[16][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[16]));
// synopsys translate_off
defparam \s0[16]~I .input_async_reset = "none";
defparam \s0[16]~I .input_power_up = "low";
defparam \s0[16]~I .input_register_mode = "none";
defparam \s0[16]~I .input_sync_reset = "none";
defparam \s0[16]~I .oe_async_reset = "none";
defparam \s0[16]~I .oe_power_up = "low";
defparam \s0[16]~I .oe_register_mode = "none";
defparam \s0[16]~I .oe_sync_reset = "none";
defparam \s0[16]~I .operation_mode = "output";
defparam \s0[16]~I .output_async_reset = "none";
defparam \s0[16]~I .output_power_up = "low";
defparam \s0[16]~I .output_register_mode = "none";
defparam \s0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[15]~I (
	.datain(\inst4|registers[16][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[15]));
// synopsys translate_off
defparam \s0[15]~I .input_async_reset = "none";
defparam \s0[15]~I .input_power_up = "low";
defparam \s0[15]~I .input_register_mode = "none";
defparam \s0[15]~I .input_sync_reset = "none";
defparam \s0[15]~I .oe_async_reset = "none";
defparam \s0[15]~I .oe_power_up = "low";
defparam \s0[15]~I .oe_register_mode = "none";
defparam \s0[15]~I .oe_sync_reset = "none";
defparam \s0[15]~I .operation_mode = "output";
defparam \s0[15]~I .output_async_reset = "none";
defparam \s0[15]~I .output_power_up = "low";
defparam \s0[15]~I .output_register_mode = "none";
defparam \s0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[14]~I (
	.datain(\inst4|registers[16][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[14]));
// synopsys translate_off
defparam \s0[14]~I .input_async_reset = "none";
defparam \s0[14]~I .input_power_up = "low";
defparam \s0[14]~I .input_register_mode = "none";
defparam \s0[14]~I .input_sync_reset = "none";
defparam \s0[14]~I .oe_async_reset = "none";
defparam \s0[14]~I .oe_power_up = "low";
defparam \s0[14]~I .oe_register_mode = "none";
defparam \s0[14]~I .oe_sync_reset = "none";
defparam \s0[14]~I .operation_mode = "output";
defparam \s0[14]~I .output_async_reset = "none";
defparam \s0[14]~I .output_power_up = "low";
defparam \s0[14]~I .output_register_mode = "none";
defparam \s0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[13]~I (
	.datain(\inst4|registers[16][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[13]));
// synopsys translate_off
defparam \s0[13]~I .input_async_reset = "none";
defparam \s0[13]~I .input_power_up = "low";
defparam \s0[13]~I .input_register_mode = "none";
defparam \s0[13]~I .input_sync_reset = "none";
defparam \s0[13]~I .oe_async_reset = "none";
defparam \s0[13]~I .oe_power_up = "low";
defparam \s0[13]~I .oe_register_mode = "none";
defparam \s0[13]~I .oe_sync_reset = "none";
defparam \s0[13]~I .operation_mode = "output";
defparam \s0[13]~I .output_async_reset = "none";
defparam \s0[13]~I .output_power_up = "low";
defparam \s0[13]~I .output_register_mode = "none";
defparam \s0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[12]~I (
	.datain(\inst4|registers[16][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[12]));
// synopsys translate_off
defparam \s0[12]~I .input_async_reset = "none";
defparam \s0[12]~I .input_power_up = "low";
defparam \s0[12]~I .input_register_mode = "none";
defparam \s0[12]~I .input_sync_reset = "none";
defparam \s0[12]~I .oe_async_reset = "none";
defparam \s0[12]~I .oe_power_up = "low";
defparam \s0[12]~I .oe_register_mode = "none";
defparam \s0[12]~I .oe_sync_reset = "none";
defparam \s0[12]~I .operation_mode = "output";
defparam \s0[12]~I .output_async_reset = "none";
defparam \s0[12]~I .output_power_up = "low";
defparam \s0[12]~I .output_register_mode = "none";
defparam \s0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[11]~I (
	.datain(\inst4|registers[16][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[11]));
// synopsys translate_off
defparam \s0[11]~I .input_async_reset = "none";
defparam \s0[11]~I .input_power_up = "low";
defparam \s0[11]~I .input_register_mode = "none";
defparam \s0[11]~I .input_sync_reset = "none";
defparam \s0[11]~I .oe_async_reset = "none";
defparam \s0[11]~I .oe_power_up = "low";
defparam \s0[11]~I .oe_register_mode = "none";
defparam \s0[11]~I .oe_sync_reset = "none";
defparam \s0[11]~I .operation_mode = "output";
defparam \s0[11]~I .output_async_reset = "none";
defparam \s0[11]~I .output_power_up = "low";
defparam \s0[11]~I .output_register_mode = "none";
defparam \s0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[10]~I (
	.datain(\inst4|registers[16][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[10]));
// synopsys translate_off
defparam \s0[10]~I .input_async_reset = "none";
defparam \s0[10]~I .input_power_up = "low";
defparam \s0[10]~I .input_register_mode = "none";
defparam \s0[10]~I .input_sync_reset = "none";
defparam \s0[10]~I .oe_async_reset = "none";
defparam \s0[10]~I .oe_power_up = "low";
defparam \s0[10]~I .oe_register_mode = "none";
defparam \s0[10]~I .oe_sync_reset = "none";
defparam \s0[10]~I .operation_mode = "output";
defparam \s0[10]~I .output_async_reset = "none";
defparam \s0[10]~I .output_power_up = "low";
defparam \s0[10]~I .output_register_mode = "none";
defparam \s0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[9]~I (
	.datain(\inst4|registers[16][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[9]));
// synopsys translate_off
defparam \s0[9]~I .input_async_reset = "none";
defparam \s0[9]~I .input_power_up = "low";
defparam \s0[9]~I .input_register_mode = "none";
defparam \s0[9]~I .input_sync_reset = "none";
defparam \s0[9]~I .oe_async_reset = "none";
defparam \s0[9]~I .oe_power_up = "low";
defparam \s0[9]~I .oe_register_mode = "none";
defparam \s0[9]~I .oe_sync_reset = "none";
defparam \s0[9]~I .operation_mode = "output";
defparam \s0[9]~I .output_async_reset = "none";
defparam \s0[9]~I .output_power_up = "low";
defparam \s0[9]~I .output_register_mode = "none";
defparam \s0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[8]~I (
	.datain(\inst4|registers[16][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[8]));
// synopsys translate_off
defparam \s0[8]~I .input_async_reset = "none";
defparam \s0[8]~I .input_power_up = "low";
defparam \s0[8]~I .input_register_mode = "none";
defparam \s0[8]~I .input_sync_reset = "none";
defparam \s0[8]~I .oe_async_reset = "none";
defparam \s0[8]~I .oe_power_up = "low";
defparam \s0[8]~I .oe_register_mode = "none";
defparam \s0[8]~I .oe_sync_reset = "none";
defparam \s0[8]~I .operation_mode = "output";
defparam \s0[8]~I .output_async_reset = "none";
defparam \s0[8]~I .output_power_up = "low";
defparam \s0[8]~I .output_register_mode = "none";
defparam \s0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[7]~I (
	.datain(\inst4|registers[16][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[7]));
// synopsys translate_off
defparam \s0[7]~I .input_async_reset = "none";
defparam \s0[7]~I .input_power_up = "low";
defparam \s0[7]~I .input_register_mode = "none";
defparam \s0[7]~I .input_sync_reset = "none";
defparam \s0[7]~I .oe_async_reset = "none";
defparam \s0[7]~I .oe_power_up = "low";
defparam \s0[7]~I .oe_register_mode = "none";
defparam \s0[7]~I .oe_sync_reset = "none";
defparam \s0[7]~I .operation_mode = "output";
defparam \s0[7]~I .output_async_reset = "none";
defparam \s0[7]~I .output_power_up = "low";
defparam \s0[7]~I .output_register_mode = "none";
defparam \s0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[6]~I (
	.datain(\inst4|registers[16][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[6]));
// synopsys translate_off
defparam \s0[6]~I .input_async_reset = "none";
defparam \s0[6]~I .input_power_up = "low";
defparam \s0[6]~I .input_register_mode = "none";
defparam \s0[6]~I .input_sync_reset = "none";
defparam \s0[6]~I .oe_async_reset = "none";
defparam \s0[6]~I .oe_power_up = "low";
defparam \s0[6]~I .oe_register_mode = "none";
defparam \s0[6]~I .oe_sync_reset = "none";
defparam \s0[6]~I .operation_mode = "output";
defparam \s0[6]~I .output_async_reset = "none";
defparam \s0[6]~I .output_power_up = "low";
defparam \s0[6]~I .output_register_mode = "none";
defparam \s0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[5]~I (
	.datain(\inst4|registers[16][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[5]));
// synopsys translate_off
defparam \s0[5]~I .input_async_reset = "none";
defparam \s0[5]~I .input_power_up = "low";
defparam \s0[5]~I .input_register_mode = "none";
defparam \s0[5]~I .input_sync_reset = "none";
defparam \s0[5]~I .oe_async_reset = "none";
defparam \s0[5]~I .oe_power_up = "low";
defparam \s0[5]~I .oe_register_mode = "none";
defparam \s0[5]~I .oe_sync_reset = "none";
defparam \s0[5]~I .operation_mode = "output";
defparam \s0[5]~I .output_async_reset = "none";
defparam \s0[5]~I .output_power_up = "low";
defparam \s0[5]~I .output_register_mode = "none";
defparam \s0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[4]~I (
	.datain(\inst4|registers[16][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[4]));
// synopsys translate_off
defparam \s0[4]~I .input_async_reset = "none";
defparam \s0[4]~I .input_power_up = "low";
defparam \s0[4]~I .input_register_mode = "none";
defparam \s0[4]~I .input_sync_reset = "none";
defparam \s0[4]~I .oe_async_reset = "none";
defparam \s0[4]~I .oe_power_up = "low";
defparam \s0[4]~I .oe_register_mode = "none";
defparam \s0[4]~I .oe_sync_reset = "none";
defparam \s0[4]~I .operation_mode = "output";
defparam \s0[4]~I .output_async_reset = "none";
defparam \s0[4]~I .output_power_up = "low";
defparam \s0[4]~I .output_register_mode = "none";
defparam \s0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[3]~I (
	.datain(\inst4|registers[16][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[3]));
// synopsys translate_off
defparam \s0[3]~I .input_async_reset = "none";
defparam \s0[3]~I .input_power_up = "low";
defparam \s0[3]~I .input_register_mode = "none";
defparam \s0[3]~I .input_sync_reset = "none";
defparam \s0[3]~I .oe_async_reset = "none";
defparam \s0[3]~I .oe_power_up = "low";
defparam \s0[3]~I .oe_register_mode = "none";
defparam \s0[3]~I .oe_sync_reset = "none";
defparam \s0[3]~I .operation_mode = "output";
defparam \s0[3]~I .output_async_reset = "none";
defparam \s0[3]~I .output_power_up = "low";
defparam \s0[3]~I .output_register_mode = "none";
defparam \s0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[2]~I (
	.datain(\inst4|registers[16][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[2]));
// synopsys translate_off
defparam \s0[2]~I .input_async_reset = "none";
defparam \s0[2]~I .input_power_up = "low";
defparam \s0[2]~I .input_register_mode = "none";
defparam \s0[2]~I .input_sync_reset = "none";
defparam \s0[2]~I .oe_async_reset = "none";
defparam \s0[2]~I .oe_power_up = "low";
defparam \s0[2]~I .oe_register_mode = "none";
defparam \s0[2]~I .oe_sync_reset = "none";
defparam \s0[2]~I .operation_mode = "output";
defparam \s0[2]~I .output_async_reset = "none";
defparam \s0[2]~I .output_power_up = "low";
defparam \s0[2]~I .output_register_mode = "none";
defparam \s0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[1]~I (
	.datain(\inst4|registers[16][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[1]));
// synopsys translate_off
defparam \s0[1]~I .input_async_reset = "none";
defparam \s0[1]~I .input_power_up = "low";
defparam \s0[1]~I .input_register_mode = "none";
defparam \s0[1]~I .input_sync_reset = "none";
defparam \s0[1]~I .oe_async_reset = "none";
defparam \s0[1]~I .oe_power_up = "low";
defparam \s0[1]~I .oe_register_mode = "none";
defparam \s0[1]~I .oe_sync_reset = "none";
defparam \s0[1]~I .operation_mode = "output";
defparam \s0[1]~I .output_async_reset = "none";
defparam \s0[1]~I .output_power_up = "low";
defparam \s0[1]~I .output_register_mode = "none";
defparam \s0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s0[0]~I (
	.datain(\inst4|registers[16][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s0[0]));
// synopsys translate_off
defparam \s0[0]~I .input_async_reset = "none";
defparam \s0[0]~I .input_power_up = "low";
defparam \s0[0]~I .input_register_mode = "none";
defparam \s0[0]~I .input_sync_reset = "none";
defparam \s0[0]~I .oe_async_reset = "none";
defparam \s0[0]~I .oe_power_up = "low";
defparam \s0[0]~I .oe_register_mode = "none";
defparam \s0[0]~I .oe_sync_reset = "none";
defparam \s0[0]~I .operation_mode = "output";
defparam \s0[0]~I .output_async_reset = "none";
defparam \s0[0]~I .output_power_up = "low";
defparam \s0[0]~I .output_register_mode = "none";
defparam \s0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[31]~I (
	.datain(\inst4|registers[17][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[31]));
// synopsys translate_off
defparam \s1[31]~I .input_async_reset = "none";
defparam \s1[31]~I .input_power_up = "low";
defparam \s1[31]~I .input_register_mode = "none";
defparam \s1[31]~I .input_sync_reset = "none";
defparam \s1[31]~I .oe_async_reset = "none";
defparam \s1[31]~I .oe_power_up = "low";
defparam \s1[31]~I .oe_register_mode = "none";
defparam \s1[31]~I .oe_sync_reset = "none";
defparam \s1[31]~I .operation_mode = "output";
defparam \s1[31]~I .output_async_reset = "none";
defparam \s1[31]~I .output_power_up = "low";
defparam \s1[31]~I .output_register_mode = "none";
defparam \s1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[30]~I (
	.datain(\inst4|registers[17][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[30]));
// synopsys translate_off
defparam \s1[30]~I .input_async_reset = "none";
defparam \s1[30]~I .input_power_up = "low";
defparam \s1[30]~I .input_register_mode = "none";
defparam \s1[30]~I .input_sync_reset = "none";
defparam \s1[30]~I .oe_async_reset = "none";
defparam \s1[30]~I .oe_power_up = "low";
defparam \s1[30]~I .oe_register_mode = "none";
defparam \s1[30]~I .oe_sync_reset = "none";
defparam \s1[30]~I .operation_mode = "output";
defparam \s1[30]~I .output_async_reset = "none";
defparam \s1[30]~I .output_power_up = "low";
defparam \s1[30]~I .output_register_mode = "none";
defparam \s1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[29]~I (
	.datain(\inst4|registers[17][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[29]));
// synopsys translate_off
defparam \s1[29]~I .input_async_reset = "none";
defparam \s1[29]~I .input_power_up = "low";
defparam \s1[29]~I .input_register_mode = "none";
defparam \s1[29]~I .input_sync_reset = "none";
defparam \s1[29]~I .oe_async_reset = "none";
defparam \s1[29]~I .oe_power_up = "low";
defparam \s1[29]~I .oe_register_mode = "none";
defparam \s1[29]~I .oe_sync_reset = "none";
defparam \s1[29]~I .operation_mode = "output";
defparam \s1[29]~I .output_async_reset = "none";
defparam \s1[29]~I .output_power_up = "low";
defparam \s1[29]~I .output_register_mode = "none";
defparam \s1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[28]~I (
	.datain(\inst4|registers[17][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[28]));
// synopsys translate_off
defparam \s1[28]~I .input_async_reset = "none";
defparam \s1[28]~I .input_power_up = "low";
defparam \s1[28]~I .input_register_mode = "none";
defparam \s1[28]~I .input_sync_reset = "none";
defparam \s1[28]~I .oe_async_reset = "none";
defparam \s1[28]~I .oe_power_up = "low";
defparam \s1[28]~I .oe_register_mode = "none";
defparam \s1[28]~I .oe_sync_reset = "none";
defparam \s1[28]~I .operation_mode = "output";
defparam \s1[28]~I .output_async_reset = "none";
defparam \s1[28]~I .output_power_up = "low";
defparam \s1[28]~I .output_register_mode = "none";
defparam \s1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[27]~I (
	.datain(\inst4|registers[17][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[27]));
// synopsys translate_off
defparam \s1[27]~I .input_async_reset = "none";
defparam \s1[27]~I .input_power_up = "low";
defparam \s1[27]~I .input_register_mode = "none";
defparam \s1[27]~I .input_sync_reset = "none";
defparam \s1[27]~I .oe_async_reset = "none";
defparam \s1[27]~I .oe_power_up = "low";
defparam \s1[27]~I .oe_register_mode = "none";
defparam \s1[27]~I .oe_sync_reset = "none";
defparam \s1[27]~I .operation_mode = "output";
defparam \s1[27]~I .output_async_reset = "none";
defparam \s1[27]~I .output_power_up = "low";
defparam \s1[27]~I .output_register_mode = "none";
defparam \s1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[26]~I (
	.datain(\inst4|registers[17][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[26]));
// synopsys translate_off
defparam \s1[26]~I .input_async_reset = "none";
defparam \s1[26]~I .input_power_up = "low";
defparam \s1[26]~I .input_register_mode = "none";
defparam \s1[26]~I .input_sync_reset = "none";
defparam \s1[26]~I .oe_async_reset = "none";
defparam \s1[26]~I .oe_power_up = "low";
defparam \s1[26]~I .oe_register_mode = "none";
defparam \s1[26]~I .oe_sync_reset = "none";
defparam \s1[26]~I .operation_mode = "output";
defparam \s1[26]~I .output_async_reset = "none";
defparam \s1[26]~I .output_power_up = "low";
defparam \s1[26]~I .output_register_mode = "none";
defparam \s1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[25]~I (
	.datain(\inst4|registers[17][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[25]));
// synopsys translate_off
defparam \s1[25]~I .input_async_reset = "none";
defparam \s1[25]~I .input_power_up = "low";
defparam \s1[25]~I .input_register_mode = "none";
defparam \s1[25]~I .input_sync_reset = "none";
defparam \s1[25]~I .oe_async_reset = "none";
defparam \s1[25]~I .oe_power_up = "low";
defparam \s1[25]~I .oe_register_mode = "none";
defparam \s1[25]~I .oe_sync_reset = "none";
defparam \s1[25]~I .operation_mode = "output";
defparam \s1[25]~I .output_async_reset = "none";
defparam \s1[25]~I .output_power_up = "low";
defparam \s1[25]~I .output_register_mode = "none";
defparam \s1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[24]~I (
	.datain(\inst4|registers[17][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[24]));
// synopsys translate_off
defparam \s1[24]~I .input_async_reset = "none";
defparam \s1[24]~I .input_power_up = "low";
defparam \s1[24]~I .input_register_mode = "none";
defparam \s1[24]~I .input_sync_reset = "none";
defparam \s1[24]~I .oe_async_reset = "none";
defparam \s1[24]~I .oe_power_up = "low";
defparam \s1[24]~I .oe_register_mode = "none";
defparam \s1[24]~I .oe_sync_reset = "none";
defparam \s1[24]~I .operation_mode = "output";
defparam \s1[24]~I .output_async_reset = "none";
defparam \s1[24]~I .output_power_up = "low";
defparam \s1[24]~I .output_register_mode = "none";
defparam \s1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[23]~I (
	.datain(\inst4|registers[17][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[23]));
// synopsys translate_off
defparam \s1[23]~I .input_async_reset = "none";
defparam \s1[23]~I .input_power_up = "low";
defparam \s1[23]~I .input_register_mode = "none";
defparam \s1[23]~I .input_sync_reset = "none";
defparam \s1[23]~I .oe_async_reset = "none";
defparam \s1[23]~I .oe_power_up = "low";
defparam \s1[23]~I .oe_register_mode = "none";
defparam \s1[23]~I .oe_sync_reset = "none";
defparam \s1[23]~I .operation_mode = "output";
defparam \s1[23]~I .output_async_reset = "none";
defparam \s1[23]~I .output_power_up = "low";
defparam \s1[23]~I .output_register_mode = "none";
defparam \s1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[22]~I (
	.datain(\inst4|registers[17][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[22]));
// synopsys translate_off
defparam \s1[22]~I .input_async_reset = "none";
defparam \s1[22]~I .input_power_up = "low";
defparam \s1[22]~I .input_register_mode = "none";
defparam \s1[22]~I .input_sync_reset = "none";
defparam \s1[22]~I .oe_async_reset = "none";
defparam \s1[22]~I .oe_power_up = "low";
defparam \s1[22]~I .oe_register_mode = "none";
defparam \s1[22]~I .oe_sync_reset = "none";
defparam \s1[22]~I .operation_mode = "output";
defparam \s1[22]~I .output_async_reset = "none";
defparam \s1[22]~I .output_power_up = "low";
defparam \s1[22]~I .output_register_mode = "none";
defparam \s1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[21]~I (
	.datain(\inst4|registers[17][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[21]));
// synopsys translate_off
defparam \s1[21]~I .input_async_reset = "none";
defparam \s1[21]~I .input_power_up = "low";
defparam \s1[21]~I .input_register_mode = "none";
defparam \s1[21]~I .input_sync_reset = "none";
defparam \s1[21]~I .oe_async_reset = "none";
defparam \s1[21]~I .oe_power_up = "low";
defparam \s1[21]~I .oe_register_mode = "none";
defparam \s1[21]~I .oe_sync_reset = "none";
defparam \s1[21]~I .operation_mode = "output";
defparam \s1[21]~I .output_async_reset = "none";
defparam \s1[21]~I .output_power_up = "low";
defparam \s1[21]~I .output_register_mode = "none";
defparam \s1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[20]~I (
	.datain(\inst4|registers[17][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[20]));
// synopsys translate_off
defparam \s1[20]~I .input_async_reset = "none";
defparam \s1[20]~I .input_power_up = "low";
defparam \s1[20]~I .input_register_mode = "none";
defparam \s1[20]~I .input_sync_reset = "none";
defparam \s1[20]~I .oe_async_reset = "none";
defparam \s1[20]~I .oe_power_up = "low";
defparam \s1[20]~I .oe_register_mode = "none";
defparam \s1[20]~I .oe_sync_reset = "none";
defparam \s1[20]~I .operation_mode = "output";
defparam \s1[20]~I .output_async_reset = "none";
defparam \s1[20]~I .output_power_up = "low";
defparam \s1[20]~I .output_register_mode = "none";
defparam \s1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[19]~I (
	.datain(\inst4|registers[17][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[19]));
// synopsys translate_off
defparam \s1[19]~I .input_async_reset = "none";
defparam \s1[19]~I .input_power_up = "low";
defparam \s1[19]~I .input_register_mode = "none";
defparam \s1[19]~I .input_sync_reset = "none";
defparam \s1[19]~I .oe_async_reset = "none";
defparam \s1[19]~I .oe_power_up = "low";
defparam \s1[19]~I .oe_register_mode = "none";
defparam \s1[19]~I .oe_sync_reset = "none";
defparam \s1[19]~I .operation_mode = "output";
defparam \s1[19]~I .output_async_reset = "none";
defparam \s1[19]~I .output_power_up = "low";
defparam \s1[19]~I .output_register_mode = "none";
defparam \s1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[18]~I (
	.datain(\inst4|registers[17][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[18]));
// synopsys translate_off
defparam \s1[18]~I .input_async_reset = "none";
defparam \s1[18]~I .input_power_up = "low";
defparam \s1[18]~I .input_register_mode = "none";
defparam \s1[18]~I .input_sync_reset = "none";
defparam \s1[18]~I .oe_async_reset = "none";
defparam \s1[18]~I .oe_power_up = "low";
defparam \s1[18]~I .oe_register_mode = "none";
defparam \s1[18]~I .oe_sync_reset = "none";
defparam \s1[18]~I .operation_mode = "output";
defparam \s1[18]~I .output_async_reset = "none";
defparam \s1[18]~I .output_power_up = "low";
defparam \s1[18]~I .output_register_mode = "none";
defparam \s1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[17]~I (
	.datain(\inst4|registers[17][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[17]));
// synopsys translate_off
defparam \s1[17]~I .input_async_reset = "none";
defparam \s1[17]~I .input_power_up = "low";
defparam \s1[17]~I .input_register_mode = "none";
defparam \s1[17]~I .input_sync_reset = "none";
defparam \s1[17]~I .oe_async_reset = "none";
defparam \s1[17]~I .oe_power_up = "low";
defparam \s1[17]~I .oe_register_mode = "none";
defparam \s1[17]~I .oe_sync_reset = "none";
defparam \s1[17]~I .operation_mode = "output";
defparam \s1[17]~I .output_async_reset = "none";
defparam \s1[17]~I .output_power_up = "low";
defparam \s1[17]~I .output_register_mode = "none";
defparam \s1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[16]~I (
	.datain(\inst4|registers[17][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[16]));
// synopsys translate_off
defparam \s1[16]~I .input_async_reset = "none";
defparam \s1[16]~I .input_power_up = "low";
defparam \s1[16]~I .input_register_mode = "none";
defparam \s1[16]~I .input_sync_reset = "none";
defparam \s1[16]~I .oe_async_reset = "none";
defparam \s1[16]~I .oe_power_up = "low";
defparam \s1[16]~I .oe_register_mode = "none";
defparam \s1[16]~I .oe_sync_reset = "none";
defparam \s1[16]~I .operation_mode = "output";
defparam \s1[16]~I .output_async_reset = "none";
defparam \s1[16]~I .output_power_up = "low";
defparam \s1[16]~I .output_register_mode = "none";
defparam \s1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[15]~I (
	.datain(\inst4|registers[17][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[15]));
// synopsys translate_off
defparam \s1[15]~I .input_async_reset = "none";
defparam \s1[15]~I .input_power_up = "low";
defparam \s1[15]~I .input_register_mode = "none";
defparam \s1[15]~I .input_sync_reset = "none";
defparam \s1[15]~I .oe_async_reset = "none";
defparam \s1[15]~I .oe_power_up = "low";
defparam \s1[15]~I .oe_register_mode = "none";
defparam \s1[15]~I .oe_sync_reset = "none";
defparam \s1[15]~I .operation_mode = "output";
defparam \s1[15]~I .output_async_reset = "none";
defparam \s1[15]~I .output_power_up = "low";
defparam \s1[15]~I .output_register_mode = "none";
defparam \s1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[14]~I (
	.datain(\inst4|registers[17][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[14]));
// synopsys translate_off
defparam \s1[14]~I .input_async_reset = "none";
defparam \s1[14]~I .input_power_up = "low";
defparam \s1[14]~I .input_register_mode = "none";
defparam \s1[14]~I .input_sync_reset = "none";
defparam \s1[14]~I .oe_async_reset = "none";
defparam \s1[14]~I .oe_power_up = "low";
defparam \s1[14]~I .oe_register_mode = "none";
defparam \s1[14]~I .oe_sync_reset = "none";
defparam \s1[14]~I .operation_mode = "output";
defparam \s1[14]~I .output_async_reset = "none";
defparam \s1[14]~I .output_power_up = "low";
defparam \s1[14]~I .output_register_mode = "none";
defparam \s1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[13]~I (
	.datain(\inst4|registers[17][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[13]));
// synopsys translate_off
defparam \s1[13]~I .input_async_reset = "none";
defparam \s1[13]~I .input_power_up = "low";
defparam \s1[13]~I .input_register_mode = "none";
defparam \s1[13]~I .input_sync_reset = "none";
defparam \s1[13]~I .oe_async_reset = "none";
defparam \s1[13]~I .oe_power_up = "low";
defparam \s1[13]~I .oe_register_mode = "none";
defparam \s1[13]~I .oe_sync_reset = "none";
defparam \s1[13]~I .operation_mode = "output";
defparam \s1[13]~I .output_async_reset = "none";
defparam \s1[13]~I .output_power_up = "low";
defparam \s1[13]~I .output_register_mode = "none";
defparam \s1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[12]~I (
	.datain(\inst4|registers[17][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[12]));
// synopsys translate_off
defparam \s1[12]~I .input_async_reset = "none";
defparam \s1[12]~I .input_power_up = "low";
defparam \s1[12]~I .input_register_mode = "none";
defparam \s1[12]~I .input_sync_reset = "none";
defparam \s1[12]~I .oe_async_reset = "none";
defparam \s1[12]~I .oe_power_up = "low";
defparam \s1[12]~I .oe_register_mode = "none";
defparam \s1[12]~I .oe_sync_reset = "none";
defparam \s1[12]~I .operation_mode = "output";
defparam \s1[12]~I .output_async_reset = "none";
defparam \s1[12]~I .output_power_up = "low";
defparam \s1[12]~I .output_register_mode = "none";
defparam \s1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[11]~I (
	.datain(\inst4|registers[17][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[11]));
// synopsys translate_off
defparam \s1[11]~I .input_async_reset = "none";
defparam \s1[11]~I .input_power_up = "low";
defparam \s1[11]~I .input_register_mode = "none";
defparam \s1[11]~I .input_sync_reset = "none";
defparam \s1[11]~I .oe_async_reset = "none";
defparam \s1[11]~I .oe_power_up = "low";
defparam \s1[11]~I .oe_register_mode = "none";
defparam \s1[11]~I .oe_sync_reset = "none";
defparam \s1[11]~I .operation_mode = "output";
defparam \s1[11]~I .output_async_reset = "none";
defparam \s1[11]~I .output_power_up = "low";
defparam \s1[11]~I .output_register_mode = "none";
defparam \s1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[10]~I (
	.datain(\inst4|registers[17][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[10]));
// synopsys translate_off
defparam \s1[10]~I .input_async_reset = "none";
defparam \s1[10]~I .input_power_up = "low";
defparam \s1[10]~I .input_register_mode = "none";
defparam \s1[10]~I .input_sync_reset = "none";
defparam \s1[10]~I .oe_async_reset = "none";
defparam \s1[10]~I .oe_power_up = "low";
defparam \s1[10]~I .oe_register_mode = "none";
defparam \s1[10]~I .oe_sync_reset = "none";
defparam \s1[10]~I .operation_mode = "output";
defparam \s1[10]~I .output_async_reset = "none";
defparam \s1[10]~I .output_power_up = "low";
defparam \s1[10]~I .output_register_mode = "none";
defparam \s1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[9]~I (
	.datain(\inst4|registers[17][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[9]));
// synopsys translate_off
defparam \s1[9]~I .input_async_reset = "none";
defparam \s1[9]~I .input_power_up = "low";
defparam \s1[9]~I .input_register_mode = "none";
defparam \s1[9]~I .input_sync_reset = "none";
defparam \s1[9]~I .oe_async_reset = "none";
defparam \s1[9]~I .oe_power_up = "low";
defparam \s1[9]~I .oe_register_mode = "none";
defparam \s1[9]~I .oe_sync_reset = "none";
defparam \s1[9]~I .operation_mode = "output";
defparam \s1[9]~I .output_async_reset = "none";
defparam \s1[9]~I .output_power_up = "low";
defparam \s1[9]~I .output_register_mode = "none";
defparam \s1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[8]~I (
	.datain(\inst4|registers[17][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[8]));
// synopsys translate_off
defparam \s1[8]~I .input_async_reset = "none";
defparam \s1[8]~I .input_power_up = "low";
defparam \s1[8]~I .input_register_mode = "none";
defparam \s1[8]~I .input_sync_reset = "none";
defparam \s1[8]~I .oe_async_reset = "none";
defparam \s1[8]~I .oe_power_up = "low";
defparam \s1[8]~I .oe_register_mode = "none";
defparam \s1[8]~I .oe_sync_reset = "none";
defparam \s1[8]~I .operation_mode = "output";
defparam \s1[8]~I .output_async_reset = "none";
defparam \s1[8]~I .output_power_up = "low";
defparam \s1[8]~I .output_register_mode = "none";
defparam \s1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[7]~I (
	.datain(\inst4|registers[17][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[7]));
// synopsys translate_off
defparam \s1[7]~I .input_async_reset = "none";
defparam \s1[7]~I .input_power_up = "low";
defparam \s1[7]~I .input_register_mode = "none";
defparam \s1[7]~I .input_sync_reset = "none";
defparam \s1[7]~I .oe_async_reset = "none";
defparam \s1[7]~I .oe_power_up = "low";
defparam \s1[7]~I .oe_register_mode = "none";
defparam \s1[7]~I .oe_sync_reset = "none";
defparam \s1[7]~I .operation_mode = "output";
defparam \s1[7]~I .output_async_reset = "none";
defparam \s1[7]~I .output_power_up = "low";
defparam \s1[7]~I .output_register_mode = "none";
defparam \s1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[6]~I (
	.datain(\inst4|registers[17][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[6]));
// synopsys translate_off
defparam \s1[6]~I .input_async_reset = "none";
defparam \s1[6]~I .input_power_up = "low";
defparam \s1[6]~I .input_register_mode = "none";
defparam \s1[6]~I .input_sync_reset = "none";
defparam \s1[6]~I .oe_async_reset = "none";
defparam \s1[6]~I .oe_power_up = "low";
defparam \s1[6]~I .oe_register_mode = "none";
defparam \s1[6]~I .oe_sync_reset = "none";
defparam \s1[6]~I .operation_mode = "output";
defparam \s1[6]~I .output_async_reset = "none";
defparam \s1[6]~I .output_power_up = "low";
defparam \s1[6]~I .output_register_mode = "none";
defparam \s1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[5]~I (
	.datain(\inst4|registers[17][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[5]));
// synopsys translate_off
defparam \s1[5]~I .input_async_reset = "none";
defparam \s1[5]~I .input_power_up = "low";
defparam \s1[5]~I .input_register_mode = "none";
defparam \s1[5]~I .input_sync_reset = "none";
defparam \s1[5]~I .oe_async_reset = "none";
defparam \s1[5]~I .oe_power_up = "low";
defparam \s1[5]~I .oe_register_mode = "none";
defparam \s1[5]~I .oe_sync_reset = "none";
defparam \s1[5]~I .operation_mode = "output";
defparam \s1[5]~I .output_async_reset = "none";
defparam \s1[5]~I .output_power_up = "low";
defparam \s1[5]~I .output_register_mode = "none";
defparam \s1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[4]~I (
	.datain(\inst4|registers[17][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[4]));
// synopsys translate_off
defparam \s1[4]~I .input_async_reset = "none";
defparam \s1[4]~I .input_power_up = "low";
defparam \s1[4]~I .input_register_mode = "none";
defparam \s1[4]~I .input_sync_reset = "none";
defparam \s1[4]~I .oe_async_reset = "none";
defparam \s1[4]~I .oe_power_up = "low";
defparam \s1[4]~I .oe_register_mode = "none";
defparam \s1[4]~I .oe_sync_reset = "none";
defparam \s1[4]~I .operation_mode = "output";
defparam \s1[4]~I .output_async_reset = "none";
defparam \s1[4]~I .output_power_up = "low";
defparam \s1[4]~I .output_register_mode = "none";
defparam \s1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[3]~I (
	.datain(\inst4|registers[17][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[3]));
// synopsys translate_off
defparam \s1[3]~I .input_async_reset = "none";
defparam \s1[3]~I .input_power_up = "low";
defparam \s1[3]~I .input_register_mode = "none";
defparam \s1[3]~I .input_sync_reset = "none";
defparam \s1[3]~I .oe_async_reset = "none";
defparam \s1[3]~I .oe_power_up = "low";
defparam \s1[3]~I .oe_register_mode = "none";
defparam \s1[3]~I .oe_sync_reset = "none";
defparam \s1[3]~I .operation_mode = "output";
defparam \s1[3]~I .output_async_reset = "none";
defparam \s1[3]~I .output_power_up = "low";
defparam \s1[3]~I .output_register_mode = "none";
defparam \s1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[2]~I (
	.datain(\inst4|registers[17][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[2]));
// synopsys translate_off
defparam \s1[2]~I .input_async_reset = "none";
defparam \s1[2]~I .input_power_up = "low";
defparam \s1[2]~I .input_register_mode = "none";
defparam \s1[2]~I .input_sync_reset = "none";
defparam \s1[2]~I .oe_async_reset = "none";
defparam \s1[2]~I .oe_power_up = "low";
defparam \s1[2]~I .oe_register_mode = "none";
defparam \s1[2]~I .oe_sync_reset = "none";
defparam \s1[2]~I .operation_mode = "output";
defparam \s1[2]~I .output_async_reset = "none";
defparam \s1[2]~I .output_power_up = "low";
defparam \s1[2]~I .output_register_mode = "none";
defparam \s1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[1]~I (
	.datain(\inst4|registers[17][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[1]));
// synopsys translate_off
defparam \s1[1]~I .input_async_reset = "none";
defparam \s1[1]~I .input_power_up = "low";
defparam \s1[1]~I .input_register_mode = "none";
defparam \s1[1]~I .input_sync_reset = "none";
defparam \s1[1]~I .oe_async_reset = "none";
defparam \s1[1]~I .oe_power_up = "low";
defparam \s1[1]~I .oe_register_mode = "none";
defparam \s1[1]~I .oe_sync_reset = "none";
defparam \s1[1]~I .operation_mode = "output";
defparam \s1[1]~I .output_async_reset = "none";
defparam \s1[1]~I .output_power_up = "low";
defparam \s1[1]~I .output_register_mode = "none";
defparam \s1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[0]~I (
	.datain(\inst4|registers[17][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[0]));
// synopsys translate_off
defparam \s1[0]~I .input_async_reset = "none";
defparam \s1[0]~I .input_power_up = "low";
defparam \s1[0]~I .input_register_mode = "none";
defparam \s1[0]~I .input_sync_reset = "none";
defparam \s1[0]~I .oe_async_reset = "none";
defparam \s1[0]~I .oe_power_up = "low";
defparam \s1[0]~I .oe_register_mode = "none";
defparam \s1[0]~I .oe_sync_reset = "none";
defparam \s1[0]~I .operation_mode = "output";
defparam \s1[0]~I .output_async_reset = "none";
defparam \s1[0]~I .output_power_up = "low";
defparam \s1[0]~I .output_register_mode = "none";
defparam \s1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[31]~I (
	.datain(\inst4|registers[8][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[31]));
// synopsys translate_off
defparam \t0[31]~I .input_async_reset = "none";
defparam \t0[31]~I .input_power_up = "low";
defparam \t0[31]~I .input_register_mode = "none";
defparam \t0[31]~I .input_sync_reset = "none";
defparam \t0[31]~I .oe_async_reset = "none";
defparam \t0[31]~I .oe_power_up = "low";
defparam \t0[31]~I .oe_register_mode = "none";
defparam \t0[31]~I .oe_sync_reset = "none";
defparam \t0[31]~I .operation_mode = "output";
defparam \t0[31]~I .output_async_reset = "none";
defparam \t0[31]~I .output_power_up = "low";
defparam \t0[31]~I .output_register_mode = "none";
defparam \t0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[30]~I (
	.datain(\inst4|registers[8][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[30]));
// synopsys translate_off
defparam \t0[30]~I .input_async_reset = "none";
defparam \t0[30]~I .input_power_up = "low";
defparam \t0[30]~I .input_register_mode = "none";
defparam \t0[30]~I .input_sync_reset = "none";
defparam \t0[30]~I .oe_async_reset = "none";
defparam \t0[30]~I .oe_power_up = "low";
defparam \t0[30]~I .oe_register_mode = "none";
defparam \t0[30]~I .oe_sync_reset = "none";
defparam \t0[30]~I .operation_mode = "output";
defparam \t0[30]~I .output_async_reset = "none";
defparam \t0[30]~I .output_power_up = "low";
defparam \t0[30]~I .output_register_mode = "none";
defparam \t0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[29]~I (
	.datain(\inst4|registers[8][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[29]));
// synopsys translate_off
defparam \t0[29]~I .input_async_reset = "none";
defparam \t0[29]~I .input_power_up = "low";
defparam \t0[29]~I .input_register_mode = "none";
defparam \t0[29]~I .input_sync_reset = "none";
defparam \t0[29]~I .oe_async_reset = "none";
defparam \t0[29]~I .oe_power_up = "low";
defparam \t0[29]~I .oe_register_mode = "none";
defparam \t0[29]~I .oe_sync_reset = "none";
defparam \t0[29]~I .operation_mode = "output";
defparam \t0[29]~I .output_async_reset = "none";
defparam \t0[29]~I .output_power_up = "low";
defparam \t0[29]~I .output_register_mode = "none";
defparam \t0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[28]~I (
	.datain(\inst4|registers[8][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[28]));
// synopsys translate_off
defparam \t0[28]~I .input_async_reset = "none";
defparam \t0[28]~I .input_power_up = "low";
defparam \t0[28]~I .input_register_mode = "none";
defparam \t0[28]~I .input_sync_reset = "none";
defparam \t0[28]~I .oe_async_reset = "none";
defparam \t0[28]~I .oe_power_up = "low";
defparam \t0[28]~I .oe_register_mode = "none";
defparam \t0[28]~I .oe_sync_reset = "none";
defparam \t0[28]~I .operation_mode = "output";
defparam \t0[28]~I .output_async_reset = "none";
defparam \t0[28]~I .output_power_up = "low";
defparam \t0[28]~I .output_register_mode = "none";
defparam \t0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[27]~I (
	.datain(\inst4|registers[8][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[27]));
// synopsys translate_off
defparam \t0[27]~I .input_async_reset = "none";
defparam \t0[27]~I .input_power_up = "low";
defparam \t0[27]~I .input_register_mode = "none";
defparam \t0[27]~I .input_sync_reset = "none";
defparam \t0[27]~I .oe_async_reset = "none";
defparam \t0[27]~I .oe_power_up = "low";
defparam \t0[27]~I .oe_register_mode = "none";
defparam \t0[27]~I .oe_sync_reset = "none";
defparam \t0[27]~I .operation_mode = "output";
defparam \t0[27]~I .output_async_reset = "none";
defparam \t0[27]~I .output_power_up = "low";
defparam \t0[27]~I .output_register_mode = "none";
defparam \t0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[26]~I (
	.datain(\inst4|registers[8][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[26]));
// synopsys translate_off
defparam \t0[26]~I .input_async_reset = "none";
defparam \t0[26]~I .input_power_up = "low";
defparam \t0[26]~I .input_register_mode = "none";
defparam \t0[26]~I .input_sync_reset = "none";
defparam \t0[26]~I .oe_async_reset = "none";
defparam \t0[26]~I .oe_power_up = "low";
defparam \t0[26]~I .oe_register_mode = "none";
defparam \t0[26]~I .oe_sync_reset = "none";
defparam \t0[26]~I .operation_mode = "output";
defparam \t0[26]~I .output_async_reset = "none";
defparam \t0[26]~I .output_power_up = "low";
defparam \t0[26]~I .output_register_mode = "none";
defparam \t0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[25]~I (
	.datain(\inst4|registers[8][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[25]));
// synopsys translate_off
defparam \t0[25]~I .input_async_reset = "none";
defparam \t0[25]~I .input_power_up = "low";
defparam \t0[25]~I .input_register_mode = "none";
defparam \t0[25]~I .input_sync_reset = "none";
defparam \t0[25]~I .oe_async_reset = "none";
defparam \t0[25]~I .oe_power_up = "low";
defparam \t0[25]~I .oe_register_mode = "none";
defparam \t0[25]~I .oe_sync_reset = "none";
defparam \t0[25]~I .operation_mode = "output";
defparam \t0[25]~I .output_async_reset = "none";
defparam \t0[25]~I .output_power_up = "low";
defparam \t0[25]~I .output_register_mode = "none";
defparam \t0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[24]~I (
	.datain(\inst4|registers[8][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[24]));
// synopsys translate_off
defparam \t0[24]~I .input_async_reset = "none";
defparam \t0[24]~I .input_power_up = "low";
defparam \t0[24]~I .input_register_mode = "none";
defparam \t0[24]~I .input_sync_reset = "none";
defparam \t0[24]~I .oe_async_reset = "none";
defparam \t0[24]~I .oe_power_up = "low";
defparam \t0[24]~I .oe_register_mode = "none";
defparam \t0[24]~I .oe_sync_reset = "none";
defparam \t0[24]~I .operation_mode = "output";
defparam \t0[24]~I .output_async_reset = "none";
defparam \t0[24]~I .output_power_up = "low";
defparam \t0[24]~I .output_register_mode = "none";
defparam \t0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[23]~I (
	.datain(\inst4|registers[8][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[23]));
// synopsys translate_off
defparam \t0[23]~I .input_async_reset = "none";
defparam \t0[23]~I .input_power_up = "low";
defparam \t0[23]~I .input_register_mode = "none";
defparam \t0[23]~I .input_sync_reset = "none";
defparam \t0[23]~I .oe_async_reset = "none";
defparam \t0[23]~I .oe_power_up = "low";
defparam \t0[23]~I .oe_register_mode = "none";
defparam \t0[23]~I .oe_sync_reset = "none";
defparam \t0[23]~I .operation_mode = "output";
defparam \t0[23]~I .output_async_reset = "none";
defparam \t0[23]~I .output_power_up = "low";
defparam \t0[23]~I .output_register_mode = "none";
defparam \t0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[22]~I (
	.datain(\inst4|registers[8][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[22]));
// synopsys translate_off
defparam \t0[22]~I .input_async_reset = "none";
defparam \t0[22]~I .input_power_up = "low";
defparam \t0[22]~I .input_register_mode = "none";
defparam \t0[22]~I .input_sync_reset = "none";
defparam \t0[22]~I .oe_async_reset = "none";
defparam \t0[22]~I .oe_power_up = "low";
defparam \t0[22]~I .oe_register_mode = "none";
defparam \t0[22]~I .oe_sync_reset = "none";
defparam \t0[22]~I .operation_mode = "output";
defparam \t0[22]~I .output_async_reset = "none";
defparam \t0[22]~I .output_power_up = "low";
defparam \t0[22]~I .output_register_mode = "none";
defparam \t0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[21]~I (
	.datain(\inst4|registers[8][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[21]));
// synopsys translate_off
defparam \t0[21]~I .input_async_reset = "none";
defparam \t0[21]~I .input_power_up = "low";
defparam \t0[21]~I .input_register_mode = "none";
defparam \t0[21]~I .input_sync_reset = "none";
defparam \t0[21]~I .oe_async_reset = "none";
defparam \t0[21]~I .oe_power_up = "low";
defparam \t0[21]~I .oe_register_mode = "none";
defparam \t0[21]~I .oe_sync_reset = "none";
defparam \t0[21]~I .operation_mode = "output";
defparam \t0[21]~I .output_async_reset = "none";
defparam \t0[21]~I .output_power_up = "low";
defparam \t0[21]~I .output_register_mode = "none";
defparam \t0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[20]~I (
	.datain(\inst4|registers[8][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[20]));
// synopsys translate_off
defparam \t0[20]~I .input_async_reset = "none";
defparam \t0[20]~I .input_power_up = "low";
defparam \t0[20]~I .input_register_mode = "none";
defparam \t0[20]~I .input_sync_reset = "none";
defparam \t0[20]~I .oe_async_reset = "none";
defparam \t0[20]~I .oe_power_up = "low";
defparam \t0[20]~I .oe_register_mode = "none";
defparam \t0[20]~I .oe_sync_reset = "none";
defparam \t0[20]~I .operation_mode = "output";
defparam \t0[20]~I .output_async_reset = "none";
defparam \t0[20]~I .output_power_up = "low";
defparam \t0[20]~I .output_register_mode = "none";
defparam \t0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[19]~I (
	.datain(\inst4|registers[8][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[19]));
// synopsys translate_off
defparam \t0[19]~I .input_async_reset = "none";
defparam \t0[19]~I .input_power_up = "low";
defparam \t0[19]~I .input_register_mode = "none";
defparam \t0[19]~I .input_sync_reset = "none";
defparam \t0[19]~I .oe_async_reset = "none";
defparam \t0[19]~I .oe_power_up = "low";
defparam \t0[19]~I .oe_register_mode = "none";
defparam \t0[19]~I .oe_sync_reset = "none";
defparam \t0[19]~I .operation_mode = "output";
defparam \t0[19]~I .output_async_reset = "none";
defparam \t0[19]~I .output_power_up = "low";
defparam \t0[19]~I .output_register_mode = "none";
defparam \t0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[18]~I (
	.datain(\inst4|registers[8][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[18]));
// synopsys translate_off
defparam \t0[18]~I .input_async_reset = "none";
defparam \t0[18]~I .input_power_up = "low";
defparam \t0[18]~I .input_register_mode = "none";
defparam \t0[18]~I .input_sync_reset = "none";
defparam \t0[18]~I .oe_async_reset = "none";
defparam \t0[18]~I .oe_power_up = "low";
defparam \t0[18]~I .oe_register_mode = "none";
defparam \t0[18]~I .oe_sync_reset = "none";
defparam \t0[18]~I .operation_mode = "output";
defparam \t0[18]~I .output_async_reset = "none";
defparam \t0[18]~I .output_power_up = "low";
defparam \t0[18]~I .output_register_mode = "none";
defparam \t0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[17]~I (
	.datain(\inst4|registers[8][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[17]));
// synopsys translate_off
defparam \t0[17]~I .input_async_reset = "none";
defparam \t0[17]~I .input_power_up = "low";
defparam \t0[17]~I .input_register_mode = "none";
defparam \t0[17]~I .input_sync_reset = "none";
defparam \t0[17]~I .oe_async_reset = "none";
defparam \t0[17]~I .oe_power_up = "low";
defparam \t0[17]~I .oe_register_mode = "none";
defparam \t0[17]~I .oe_sync_reset = "none";
defparam \t0[17]~I .operation_mode = "output";
defparam \t0[17]~I .output_async_reset = "none";
defparam \t0[17]~I .output_power_up = "low";
defparam \t0[17]~I .output_register_mode = "none";
defparam \t0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[16]~I (
	.datain(\inst4|registers[8][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[16]));
// synopsys translate_off
defparam \t0[16]~I .input_async_reset = "none";
defparam \t0[16]~I .input_power_up = "low";
defparam \t0[16]~I .input_register_mode = "none";
defparam \t0[16]~I .input_sync_reset = "none";
defparam \t0[16]~I .oe_async_reset = "none";
defparam \t0[16]~I .oe_power_up = "low";
defparam \t0[16]~I .oe_register_mode = "none";
defparam \t0[16]~I .oe_sync_reset = "none";
defparam \t0[16]~I .operation_mode = "output";
defparam \t0[16]~I .output_async_reset = "none";
defparam \t0[16]~I .output_power_up = "low";
defparam \t0[16]~I .output_register_mode = "none";
defparam \t0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[15]~I (
	.datain(\inst4|registers[8][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[15]));
// synopsys translate_off
defparam \t0[15]~I .input_async_reset = "none";
defparam \t0[15]~I .input_power_up = "low";
defparam \t0[15]~I .input_register_mode = "none";
defparam \t0[15]~I .input_sync_reset = "none";
defparam \t0[15]~I .oe_async_reset = "none";
defparam \t0[15]~I .oe_power_up = "low";
defparam \t0[15]~I .oe_register_mode = "none";
defparam \t0[15]~I .oe_sync_reset = "none";
defparam \t0[15]~I .operation_mode = "output";
defparam \t0[15]~I .output_async_reset = "none";
defparam \t0[15]~I .output_power_up = "low";
defparam \t0[15]~I .output_register_mode = "none";
defparam \t0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[14]~I (
	.datain(\inst4|registers[8][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[14]));
// synopsys translate_off
defparam \t0[14]~I .input_async_reset = "none";
defparam \t0[14]~I .input_power_up = "low";
defparam \t0[14]~I .input_register_mode = "none";
defparam \t0[14]~I .input_sync_reset = "none";
defparam \t0[14]~I .oe_async_reset = "none";
defparam \t0[14]~I .oe_power_up = "low";
defparam \t0[14]~I .oe_register_mode = "none";
defparam \t0[14]~I .oe_sync_reset = "none";
defparam \t0[14]~I .operation_mode = "output";
defparam \t0[14]~I .output_async_reset = "none";
defparam \t0[14]~I .output_power_up = "low";
defparam \t0[14]~I .output_register_mode = "none";
defparam \t0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[13]~I (
	.datain(\inst4|registers[8][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[13]));
// synopsys translate_off
defparam \t0[13]~I .input_async_reset = "none";
defparam \t0[13]~I .input_power_up = "low";
defparam \t0[13]~I .input_register_mode = "none";
defparam \t0[13]~I .input_sync_reset = "none";
defparam \t0[13]~I .oe_async_reset = "none";
defparam \t0[13]~I .oe_power_up = "low";
defparam \t0[13]~I .oe_register_mode = "none";
defparam \t0[13]~I .oe_sync_reset = "none";
defparam \t0[13]~I .operation_mode = "output";
defparam \t0[13]~I .output_async_reset = "none";
defparam \t0[13]~I .output_power_up = "low";
defparam \t0[13]~I .output_register_mode = "none";
defparam \t0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[12]~I (
	.datain(\inst4|registers[8][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[12]));
// synopsys translate_off
defparam \t0[12]~I .input_async_reset = "none";
defparam \t0[12]~I .input_power_up = "low";
defparam \t0[12]~I .input_register_mode = "none";
defparam \t0[12]~I .input_sync_reset = "none";
defparam \t0[12]~I .oe_async_reset = "none";
defparam \t0[12]~I .oe_power_up = "low";
defparam \t0[12]~I .oe_register_mode = "none";
defparam \t0[12]~I .oe_sync_reset = "none";
defparam \t0[12]~I .operation_mode = "output";
defparam \t0[12]~I .output_async_reset = "none";
defparam \t0[12]~I .output_power_up = "low";
defparam \t0[12]~I .output_register_mode = "none";
defparam \t0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[11]~I (
	.datain(\inst4|registers[8][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[11]));
// synopsys translate_off
defparam \t0[11]~I .input_async_reset = "none";
defparam \t0[11]~I .input_power_up = "low";
defparam \t0[11]~I .input_register_mode = "none";
defparam \t0[11]~I .input_sync_reset = "none";
defparam \t0[11]~I .oe_async_reset = "none";
defparam \t0[11]~I .oe_power_up = "low";
defparam \t0[11]~I .oe_register_mode = "none";
defparam \t0[11]~I .oe_sync_reset = "none";
defparam \t0[11]~I .operation_mode = "output";
defparam \t0[11]~I .output_async_reset = "none";
defparam \t0[11]~I .output_power_up = "low";
defparam \t0[11]~I .output_register_mode = "none";
defparam \t0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[10]~I (
	.datain(\inst4|registers[8][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[10]));
// synopsys translate_off
defparam \t0[10]~I .input_async_reset = "none";
defparam \t0[10]~I .input_power_up = "low";
defparam \t0[10]~I .input_register_mode = "none";
defparam \t0[10]~I .input_sync_reset = "none";
defparam \t0[10]~I .oe_async_reset = "none";
defparam \t0[10]~I .oe_power_up = "low";
defparam \t0[10]~I .oe_register_mode = "none";
defparam \t0[10]~I .oe_sync_reset = "none";
defparam \t0[10]~I .operation_mode = "output";
defparam \t0[10]~I .output_async_reset = "none";
defparam \t0[10]~I .output_power_up = "low";
defparam \t0[10]~I .output_register_mode = "none";
defparam \t0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[9]~I (
	.datain(\inst4|registers[8][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[9]));
// synopsys translate_off
defparam \t0[9]~I .input_async_reset = "none";
defparam \t0[9]~I .input_power_up = "low";
defparam \t0[9]~I .input_register_mode = "none";
defparam \t0[9]~I .input_sync_reset = "none";
defparam \t0[9]~I .oe_async_reset = "none";
defparam \t0[9]~I .oe_power_up = "low";
defparam \t0[9]~I .oe_register_mode = "none";
defparam \t0[9]~I .oe_sync_reset = "none";
defparam \t0[9]~I .operation_mode = "output";
defparam \t0[9]~I .output_async_reset = "none";
defparam \t0[9]~I .output_power_up = "low";
defparam \t0[9]~I .output_register_mode = "none";
defparam \t0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[8]~I (
	.datain(\inst4|registers[8][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[8]));
// synopsys translate_off
defparam \t0[8]~I .input_async_reset = "none";
defparam \t0[8]~I .input_power_up = "low";
defparam \t0[8]~I .input_register_mode = "none";
defparam \t0[8]~I .input_sync_reset = "none";
defparam \t0[8]~I .oe_async_reset = "none";
defparam \t0[8]~I .oe_power_up = "low";
defparam \t0[8]~I .oe_register_mode = "none";
defparam \t0[8]~I .oe_sync_reset = "none";
defparam \t0[8]~I .operation_mode = "output";
defparam \t0[8]~I .output_async_reset = "none";
defparam \t0[8]~I .output_power_up = "low";
defparam \t0[8]~I .output_register_mode = "none";
defparam \t0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[7]~I (
	.datain(\inst4|registers[8][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[7]));
// synopsys translate_off
defparam \t0[7]~I .input_async_reset = "none";
defparam \t0[7]~I .input_power_up = "low";
defparam \t0[7]~I .input_register_mode = "none";
defparam \t0[7]~I .input_sync_reset = "none";
defparam \t0[7]~I .oe_async_reset = "none";
defparam \t0[7]~I .oe_power_up = "low";
defparam \t0[7]~I .oe_register_mode = "none";
defparam \t0[7]~I .oe_sync_reset = "none";
defparam \t0[7]~I .operation_mode = "output";
defparam \t0[7]~I .output_async_reset = "none";
defparam \t0[7]~I .output_power_up = "low";
defparam \t0[7]~I .output_register_mode = "none";
defparam \t0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[6]~I (
	.datain(\inst4|registers[8][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[6]));
// synopsys translate_off
defparam \t0[6]~I .input_async_reset = "none";
defparam \t0[6]~I .input_power_up = "low";
defparam \t0[6]~I .input_register_mode = "none";
defparam \t0[6]~I .input_sync_reset = "none";
defparam \t0[6]~I .oe_async_reset = "none";
defparam \t0[6]~I .oe_power_up = "low";
defparam \t0[6]~I .oe_register_mode = "none";
defparam \t0[6]~I .oe_sync_reset = "none";
defparam \t0[6]~I .operation_mode = "output";
defparam \t0[6]~I .output_async_reset = "none";
defparam \t0[6]~I .output_power_up = "low";
defparam \t0[6]~I .output_register_mode = "none";
defparam \t0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[5]~I (
	.datain(\inst4|registers[8][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[5]));
// synopsys translate_off
defparam \t0[5]~I .input_async_reset = "none";
defparam \t0[5]~I .input_power_up = "low";
defparam \t0[5]~I .input_register_mode = "none";
defparam \t0[5]~I .input_sync_reset = "none";
defparam \t0[5]~I .oe_async_reset = "none";
defparam \t0[5]~I .oe_power_up = "low";
defparam \t0[5]~I .oe_register_mode = "none";
defparam \t0[5]~I .oe_sync_reset = "none";
defparam \t0[5]~I .operation_mode = "output";
defparam \t0[5]~I .output_async_reset = "none";
defparam \t0[5]~I .output_power_up = "low";
defparam \t0[5]~I .output_register_mode = "none";
defparam \t0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[4]~I (
	.datain(\inst4|registers[8][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[4]));
// synopsys translate_off
defparam \t0[4]~I .input_async_reset = "none";
defparam \t0[4]~I .input_power_up = "low";
defparam \t0[4]~I .input_register_mode = "none";
defparam \t0[4]~I .input_sync_reset = "none";
defparam \t0[4]~I .oe_async_reset = "none";
defparam \t0[4]~I .oe_power_up = "low";
defparam \t0[4]~I .oe_register_mode = "none";
defparam \t0[4]~I .oe_sync_reset = "none";
defparam \t0[4]~I .operation_mode = "output";
defparam \t0[4]~I .output_async_reset = "none";
defparam \t0[4]~I .output_power_up = "low";
defparam \t0[4]~I .output_register_mode = "none";
defparam \t0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[3]~I (
	.datain(\inst4|registers[8][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[3]));
// synopsys translate_off
defparam \t0[3]~I .input_async_reset = "none";
defparam \t0[3]~I .input_power_up = "low";
defparam \t0[3]~I .input_register_mode = "none";
defparam \t0[3]~I .input_sync_reset = "none";
defparam \t0[3]~I .oe_async_reset = "none";
defparam \t0[3]~I .oe_power_up = "low";
defparam \t0[3]~I .oe_register_mode = "none";
defparam \t0[3]~I .oe_sync_reset = "none";
defparam \t0[3]~I .operation_mode = "output";
defparam \t0[3]~I .output_async_reset = "none";
defparam \t0[3]~I .output_power_up = "low";
defparam \t0[3]~I .output_register_mode = "none";
defparam \t0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[2]~I (
	.datain(\inst4|registers[8][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[2]));
// synopsys translate_off
defparam \t0[2]~I .input_async_reset = "none";
defparam \t0[2]~I .input_power_up = "low";
defparam \t0[2]~I .input_register_mode = "none";
defparam \t0[2]~I .input_sync_reset = "none";
defparam \t0[2]~I .oe_async_reset = "none";
defparam \t0[2]~I .oe_power_up = "low";
defparam \t0[2]~I .oe_register_mode = "none";
defparam \t0[2]~I .oe_sync_reset = "none";
defparam \t0[2]~I .operation_mode = "output";
defparam \t0[2]~I .output_async_reset = "none";
defparam \t0[2]~I .output_power_up = "low";
defparam \t0[2]~I .output_register_mode = "none";
defparam \t0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[1]~I (
	.datain(\inst4|registers[8][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[1]));
// synopsys translate_off
defparam \t0[1]~I .input_async_reset = "none";
defparam \t0[1]~I .input_power_up = "low";
defparam \t0[1]~I .input_register_mode = "none";
defparam \t0[1]~I .input_sync_reset = "none";
defparam \t0[1]~I .oe_async_reset = "none";
defparam \t0[1]~I .oe_power_up = "low";
defparam \t0[1]~I .oe_register_mode = "none";
defparam \t0[1]~I .oe_sync_reset = "none";
defparam \t0[1]~I .operation_mode = "output";
defparam \t0[1]~I .output_async_reset = "none";
defparam \t0[1]~I .output_power_up = "low";
defparam \t0[1]~I .output_register_mode = "none";
defparam \t0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t0[0]~I (
	.datain(\inst4|registers[8][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t0[0]));
// synopsys translate_off
defparam \t0[0]~I .input_async_reset = "none";
defparam \t0[0]~I .input_power_up = "low";
defparam \t0[0]~I .input_register_mode = "none";
defparam \t0[0]~I .input_sync_reset = "none";
defparam \t0[0]~I .oe_async_reset = "none";
defparam \t0[0]~I .oe_power_up = "low";
defparam \t0[0]~I .oe_register_mode = "none";
defparam \t0[0]~I .oe_sync_reset = "none";
defparam \t0[0]~I .operation_mode = "output";
defparam \t0[0]~I .output_async_reset = "none";
defparam \t0[0]~I .output_power_up = "low";
defparam \t0[0]~I .output_register_mode = "none";
defparam \t0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[31]~I (
	.datain(\inst4|registers[9][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[31]));
// synopsys translate_off
defparam \t1[31]~I .input_async_reset = "none";
defparam \t1[31]~I .input_power_up = "low";
defparam \t1[31]~I .input_register_mode = "none";
defparam \t1[31]~I .input_sync_reset = "none";
defparam \t1[31]~I .oe_async_reset = "none";
defparam \t1[31]~I .oe_power_up = "low";
defparam \t1[31]~I .oe_register_mode = "none";
defparam \t1[31]~I .oe_sync_reset = "none";
defparam \t1[31]~I .operation_mode = "output";
defparam \t1[31]~I .output_async_reset = "none";
defparam \t1[31]~I .output_power_up = "low";
defparam \t1[31]~I .output_register_mode = "none";
defparam \t1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[30]~I (
	.datain(\inst4|registers[9][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[30]));
// synopsys translate_off
defparam \t1[30]~I .input_async_reset = "none";
defparam \t1[30]~I .input_power_up = "low";
defparam \t1[30]~I .input_register_mode = "none";
defparam \t1[30]~I .input_sync_reset = "none";
defparam \t1[30]~I .oe_async_reset = "none";
defparam \t1[30]~I .oe_power_up = "low";
defparam \t1[30]~I .oe_register_mode = "none";
defparam \t1[30]~I .oe_sync_reset = "none";
defparam \t1[30]~I .operation_mode = "output";
defparam \t1[30]~I .output_async_reset = "none";
defparam \t1[30]~I .output_power_up = "low";
defparam \t1[30]~I .output_register_mode = "none";
defparam \t1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[29]~I (
	.datain(\inst4|registers[9][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[29]));
// synopsys translate_off
defparam \t1[29]~I .input_async_reset = "none";
defparam \t1[29]~I .input_power_up = "low";
defparam \t1[29]~I .input_register_mode = "none";
defparam \t1[29]~I .input_sync_reset = "none";
defparam \t1[29]~I .oe_async_reset = "none";
defparam \t1[29]~I .oe_power_up = "low";
defparam \t1[29]~I .oe_register_mode = "none";
defparam \t1[29]~I .oe_sync_reset = "none";
defparam \t1[29]~I .operation_mode = "output";
defparam \t1[29]~I .output_async_reset = "none";
defparam \t1[29]~I .output_power_up = "low";
defparam \t1[29]~I .output_register_mode = "none";
defparam \t1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[28]~I (
	.datain(\inst4|registers[9][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[28]));
// synopsys translate_off
defparam \t1[28]~I .input_async_reset = "none";
defparam \t1[28]~I .input_power_up = "low";
defparam \t1[28]~I .input_register_mode = "none";
defparam \t1[28]~I .input_sync_reset = "none";
defparam \t1[28]~I .oe_async_reset = "none";
defparam \t1[28]~I .oe_power_up = "low";
defparam \t1[28]~I .oe_register_mode = "none";
defparam \t1[28]~I .oe_sync_reset = "none";
defparam \t1[28]~I .operation_mode = "output";
defparam \t1[28]~I .output_async_reset = "none";
defparam \t1[28]~I .output_power_up = "low";
defparam \t1[28]~I .output_register_mode = "none";
defparam \t1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[27]~I (
	.datain(\inst4|registers[9][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[27]));
// synopsys translate_off
defparam \t1[27]~I .input_async_reset = "none";
defparam \t1[27]~I .input_power_up = "low";
defparam \t1[27]~I .input_register_mode = "none";
defparam \t1[27]~I .input_sync_reset = "none";
defparam \t1[27]~I .oe_async_reset = "none";
defparam \t1[27]~I .oe_power_up = "low";
defparam \t1[27]~I .oe_register_mode = "none";
defparam \t1[27]~I .oe_sync_reset = "none";
defparam \t1[27]~I .operation_mode = "output";
defparam \t1[27]~I .output_async_reset = "none";
defparam \t1[27]~I .output_power_up = "low";
defparam \t1[27]~I .output_register_mode = "none";
defparam \t1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[26]~I (
	.datain(\inst4|registers[9][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[26]));
// synopsys translate_off
defparam \t1[26]~I .input_async_reset = "none";
defparam \t1[26]~I .input_power_up = "low";
defparam \t1[26]~I .input_register_mode = "none";
defparam \t1[26]~I .input_sync_reset = "none";
defparam \t1[26]~I .oe_async_reset = "none";
defparam \t1[26]~I .oe_power_up = "low";
defparam \t1[26]~I .oe_register_mode = "none";
defparam \t1[26]~I .oe_sync_reset = "none";
defparam \t1[26]~I .operation_mode = "output";
defparam \t1[26]~I .output_async_reset = "none";
defparam \t1[26]~I .output_power_up = "low";
defparam \t1[26]~I .output_register_mode = "none";
defparam \t1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[25]~I (
	.datain(\inst4|registers[9][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[25]));
// synopsys translate_off
defparam \t1[25]~I .input_async_reset = "none";
defparam \t1[25]~I .input_power_up = "low";
defparam \t1[25]~I .input_register_mode = "none";
defparam \t1[25]~I .input_sync_reset = "none";
defparam \t1[25]~I .oe_async_reset = "none";
defparam \t1[25]~I .oe_power_up = "low";
defparam \t1[25]~I .oe_register_mode = "none";
defparam \t1[25]~I .oe_sync_reset = "none";
defparam \t1[25]~I .operation_mode = "output";
defparam \t1[25]~I .output_async_reset = "none";
defparam \t1[25]~I .output_power_up = "low";
defparam \t1[25]~I .output_register_mode = "none";
defparam \t1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[24]~I (
	.datain(\inst4|registers[9][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[24]));
// synopsys translate_off
defparam \t1[24]~I .input_async_reset = "none";
defparam \t1[24]~I .input_power_up = "low";
defparam \t1[24]~I .input_register_mode = "none";
defparam \t1[24]~I .input_sync_reset = "none";
defparam \t1[24]~I .oe_async_reset = "none";
defparam \t1[24]~I .oe_power_up = "low";
defparam \t1[24]~I .oe_register_mode = "none";
defparam \t1[24]~I .oe_sync_reset = "none";
defparam \t1[24]~I .operation_mode = "output";
defparam \t1[24]~I .output_async_reset = "none";
defparam \t1[24]~I .output_power_up = "low";
defparam \t1[24]~I .output_register_mode = "none";
defparam \t1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[23]~I (
	.datain(\inst4|registers[9][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[23]));
// synopsys translate_off
defparam \t1[23]~I .input_async_reset = "none";
defparam \t1[23]~I .input_power_up = "low";
defparam \t1[23]~I .input_register_mode = "none";
defparam \t1[23]~I .input_sync_reset = "none";
defparam \t1[23]~I .oe_async_reset = "none";
defparam \t1[23]~I .oe_power_up = "low";
defparam \t1[23]~I .oe_register_mode = "none";
defparam \t1[23]~I .oe_sync_reset = "none";
defparam \t1[23]~I .operation_mode = "output";
defparam \t1[23]~I .output_async_reset = "none";
defparam \t1[23]~I .output_power_up = "low";
defparam \t1[23]~I .output_register_mode = "none";
defparam \t1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[22]~I (
	.datain(\inst4|registers[9][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[22]));
// synopsys translate_off
defparam \t1[22]~I .input_async_reset = "none";
defparam \t1[22]~I .input_power_up = "low";
defparam \t1[22]~I .input_register_mode = "none";
defparam \t1[22]~I .input_sync_reset = "none";
defparam \t1[22]~I .oe_async_reset = "none";
defparam \t1[22]~I .oe_power_up = "low";
defparam \t1[22]~I .oe_register_mode = "none";
defparam \t1[22]~I .oe_sync_reset = "none";
defparam \t1[22]~I .operation_mode = "output";
defparam \t1[22]~I .output_async_reset = "none";
defparam \t1[22]~I .output_power_up = "low";
defparam \t1[22]~I .output_register_mode = "none";
defparam \t1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[21]~I (
	.datain(\inst4|registers[9][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[21]));
// synopsys translate_off
defparam \t1[21]~I .input_async_reset = "none";
defparam \t1[21]~I .input_power_up = "low";
defparam \t1[21]~I .input_register_mode = "none";
defparam \t1[21]~I .input_sync_reset = "none";
defparam \t1[21]~I .oe_async_reset = "none";
defparam \t1[21]~I .oe_power_up = "low";
defparam \t1[21]~I .oe_register_mode = "none";
defparam \t1[21]~I .oe_sync_reset = "none";
defparam \t1[21]~I .operation_mode = "output";
defparam \t1[21]~I .output_async_reset = "none";
defparam \t1[21]~I .output_power_up = "low";
defparam \t1[21]~I .output_register_mode = "none";
defparam \t1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[20]~I (
	.datain(\inst4|registers[9][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[20]));
// synopsys translate_off
defparam \t1[20]~I .input_async_reset = "none";
defparam \t1[20]~I .input_power_up = "low";
defparam \t1[20]~I .input_register_mode = "none";
defparam \t1[20]~I .input_sync_reset = "none";
defparam \t1[20]~I .oe_async_reset = "none";
defparam \t1[20]~I .oe_power_up = "low";
defparam \t1[20]~I .oe_register_mode = "none";
defparam \t1[20]~I .oe_sync_reset = "none";
defparam \t1[20]~I .operation_mode = "output";
defparam \t1[20]~I .output_async_reset = "none";
defparam \t1[20]~I .output_power_up = "low";
defparam \t1[20]~I .output_register_mode = "none";
defparam \t1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[19]~I (
	.datain(\inst4|registers[9][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[19]));
// synopsys translate_off
defparam \t1[19]~I .input_async_reset = "none";
defparam \t1[19]~I .input_power_up = "low";
defparam \t1[19]~I .input_register_mode = "none";
defparam \t1[19]~I .input_sync_reset = "none";
defparam \t1[19]~I .oe_async_reset = "none";
defparam \t1[19]~I .oe_power_up = "low";
defparam \t1[19]~I .oe_register_mode = "none";
defparam \t1[19]~I .oe_sync_reset = "none";
defparam \t1[19]~I .operation_mode = "output";
defparam \t1[19]~I .output_async_reset = "none";
defparam \t1[19]~I .output_power_up = "low";
defparam \t1[19]~I .output_register_mode = "none";
defparam \t1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[18]~I (
	.datain(\inst4|registers[9][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[18]));
// synopsys translate_off
defparam \t1[18]~I .input_async_reset = "none";
defparam \t1[18]~I .input_power_up = "low";
defparam \t1[18]~I .input_register_mode = "none";
defparam \t1[18]~I .input_sync_reset = "none";
defparam \t1[18]~I .oe_async_reset = "none";
defparam \t1[18]~I .oe_power_up = "low";
defparam \t1[18]~I .oe_register_mode = "none";
defparam \t1[18]~I .oe_sync_reset = "none";
defparam \t1[18]~I .operation_mode = "output";
defparam \t1[18]~I .output_async_reset = "none";
defparam \t1[18]~I .output_power_up = "low";
defparam \t1[18]~I .output_register_mode = "none";
defparam \t1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[17]~I (
	.datain(\inst4|registers[9][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[17]));
// synopsys translate_off
defparam \t1[17]~I .input_async_reset = "none";
defparam \t1[17]~I .input_power_up = "low";
defparam \t1[17]~I .input_register_mode = "none";
defparam \t1[17]~I .input_sync_reset = "none";
defparam \t1[17]~I .oe_async_reset = "none";
defparam \t1[17]~I .oe_power_up = "low";
defparam \t1[17]~I .oe_register_mode = "none";
defparam \t1[17]~I .oe_sync_reset = "none";
defparam \t1[17]~I .operation_mode = "output";
defparam \t1[17]~I .output_async_reset = "none";
defparam \t1[17]~I .output_power_up = "low";
defparam \t1[17]~I .output_register_mode = "none";
defparam \t1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[16]~I (
	.datain(\inst4|registers[9][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[16]));
// synopsys translate_off
defparam \t1[16]~I .input_async_reset = "none";
defparam \t1[16]~I .input_power_up = "low";
defparam \t1[16]~I .input_register_mode = "none";
defparam \t1[16]~I .input_sync_reset = "none";
defparam \t1[16]~I .oe_async_reset = "none";
defparam \t1[16]~I .oe_power_up = "low";
defparam \t1[16]~I .oe_register_mode = "none";
defparam \t1[16]~I .oe_sync_reset = "none";
defparam \t1[16]~I .operation_mode = "output";
defparam \t1[16]~I .output_async_reset = "none";
defparam \t1[16]~I .output_power_up = "low";
defparam \t1[16]~I .output_register_mode = "none";
defparam \t1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[15]~I (
	.datain(\inst4|registers[9][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[15]));
// synopsys translate_off
defparam \t1[15]~I .input_async_reset = "none";
defparam \t1[15]~I .input_power_up = "low";
defparam \t1[15]~I .input_register_mode = "none";
defparam \t1[15]~I .input_sync_reset = "none";
defparam \t1[15]~I .oe_async_reset = "none";
defparam \t1[15]~I .oe_power_up = "low";
defparam \t1[15]~I .oe_register_mode = "none";
defparam \t1[15]~I .oe_sync_reset = "none";
defparam \t1[15]~I .operation_mode = "output";
defparam \t1[15]~I .output_async_reset = "none";
defparam \t1[15]~I .output_power_up = "low";
defparam \t1[15]~I .output_register_mode = "none";
defparam \t1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[14]~I (
	.datain(\inst4|registers[9][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[14]));
// synopsys translate_off
defparam \t1[14]~I .input_async_reset = "none";
defparam \t1[14]~I .input_power_up = "low";
defparam \t1[14]~I .input_register_mode = "none";
defparam \t1[14]~I .input_sync_reset = "none";
defparam \t1[14]~I .oe_async_reset = "none";
defparam \t1[14]~I .oe_power_up = "low";
defparam \t1[14]~I .oe_register_mode = "none";
defparam \t1[14]~I .oe_sync_reset = "none";
defparam \t1[14]~I .operation_mode = "output";
defparam \t1[14]~I .output_async_reset = "none";
defparam \t1[14]~I .output_power_up = "low";
defparam \t1[14]~I .output_register_mode = "none";
defparam \t1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[13]~I (
	.datain(\inst4|registers[9][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[13]));
// synopsys translate_off
defparam \t1[13]~I .input_async_reset = "none";
defparam \t1[13]~I .input_power_up = "low";
defparam \t1[13]~I .input_register_mode = "none";
defparam \t1[13]~I .input_sync_reset = "none";
defparam \t1[13]~I .oe_async_reset = "none";
defparam \t1[13]~I .oe_power_up = "low";
defparam \t1[13]~I .oe_register_mode = "none";
defparam \t1[13]~I .oe_sync_reset = "none";
defparam \t1[13]~I .operation_mode = "output";
defparam \t1[13]~I .output_async_reset = "none";
defparam \t1[13]~I .output_power_up = "low";
defparam \t1[13]~I .output_register_mode = "none";
defparam \t1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[12]~I (
	.datain(\inst4|registers[9][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[12]));
// synopsys translate_off
defparam \t1[12]~I .input_async_reset = "none";
defparam \t1[12]~I .input_power_up = "low";
defparam \t1[12]~I .input_register_mode = "none";
defparam \t1[12]~I .input_sync_reset = "none";
defparam \t1[12]~I .oe_async_reset = "none";
defparam \t1[12]~I .oe_power_up = "low";
defparam \t1[12]~I .oe_register_mode = "none";
defparam \t1[12]~I .oe_sync_reset = "none";
defparam \t1[12]~I .operation_mode = "output";
defparam \t1[12]~I .output_async_reset = "none";
defparam \t1[12]~I .output_power_up = "low";
defparam \t1[12]~I .output_register_mode = "none";
defparam \t1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[11]~I (
	.datain(\inst4|registers[9][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[11]));
// synopsys translate_off
defparam \t1[11]~I .input_async_reset = "none";
defparam \t1[11]~I .input_power_up = "low";
defparam \t1[11]~I .input_register_mode = "none";
defparam \t1[11]~I .input_sync_reset = "none";
defparam \t1[11]~I .oe_async_reset = "none";
defparam \t1[11]~I .oe_power_up = "low";
defparam \t1[11]~I .oe_register_mode = "none";
defparam \t1[11]~I .oe_sync_reset = "none";
defparam \t1[11]~I .operation_mode = "output";
defparam \t1[11]~I .output_async_reset = "none";
defparam \t1[11]~I .output_power_up = "low";
defparam \t1[11]~I .output_register_mode = "none";
defparam \t1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[10]~I (
	.datain(\inst4|registers[9][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[10]));
// synopsys translate_off
defparam \t1[10]~I .input_async_reset = "none";
defparam \t1[10]~I .input_power_up = "low";
defparam \t1[10]~I .input_register_mode = "none";
defparam \t1[10]~I .input_sync_reset = "none";
defparam \t1[10]~I .oe_async_reset = "none";
defparam \t1[10]~I .oe_power_up = "low";
defparam \t1[10]~I .oe_register_mode = "none";
defparam \t1[10]~I .oe_sync_reset = "none";
defparam \t1[10]~I .operation_mode = "output";
defparam \t1[10]~I .output_async_reset = "none";
defparam \t1[10]~I .output_power_up = "low";
defparam \t1[10]~I .output_register_mode = "none";
defparam \t1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[9]~I (
	.datain(\inst4|registers[9][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[9]));
// synopsys translate_off
defparam \t1[9]~I .input_async_reset = "none";
defparam \t1[9]~I .input_power_up = "low";
defparam \t1[9]~I .input_register_mode = "none";
defparam \t1[9]~I .input_sync_reset = "none";
defparam \t1[9]~I .oe_async_reset = "none";
defparam \t1[9]~I .oe_power_up = "low";
defparam \t1[9]~I .oe_register_mode = "none";
defparam \t1[9]~I .oe_sync_reset = "none";
defparam \t1[9]~I .operation_mode = "output";
defparam \t1[9]~I .output_async_reset = "none";
defparam \t1[9]~I .output_power_up = "low";
defparam \t1[9]~I .output_register_mode = "none";
defparam \t1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[8]~I (
	.datain(\inst4|registers[9][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[8]));
// synopsys translate_off
defparam \t1[8]~I .input_async_reset = "none";
defparam \t1[8]~I .input_power_up = "low";
defparam \t1[8]~I .input_register_mode = "none";
defparam \t1[8]~I .input_sync_reset = "none";
defparam \t1[8]~I .oe_async_reset = "none";
defparam \t1[8]~I .oe_power_up = "low";
defparam \t1[8]~I .oe_register_mode = "none";
defparam \t1[8]~I .oe_sync_reset = "none";
defparam \t1[8]~I .operation_mode = "output";
defparam \t1[8]~I .output_async_reset = "none";
defparam \t1[8]~I .output_power_up = "low";
defparam \t1[8]~I .output_register_mode = "none";
defparam \t1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[7]~I (
	.datain(\inst4|registers[9][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[7]));
// synopsys translate_off
defparam \t1[7]~I .input_async_reset = "none";
defparam \t1[7]~I .input_power_up = "low";
defparam \t1[7]~I .input_register_mode = "none";
defparam \t1[7]~I .input_sync_reset = "none";
defparam \t1[7]~I .oe_async_reset = "none";
defparam \t1[7]~I .oe_power_up = "low";
defparam \t1[7]~I .oe_register_mode = "none";
defparam \t1[7]~I .oe_sync_reset = "none";
defparam \t1[7]~I .operation_mode = "output";
defparam \t1[7]~I .output_async_reset = "none";
defparam \t1[7]~I .output_power_up = "low";
defparam \t1[7]~I .output_register_mode = "none";
defparam \t1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[6]~I (
	.datain(\inst4|registers[9][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[6]));
// synopsys translate_off
defparam \t1[6]~I .input_async_reset = "none";
defparam \t1[6]~I .input_power_up = "low";
defparam \t1[6]~I .input_register_mode = "none";
defparam \t1[6]~I .input_sync_reset = "none";
defparam \t1[6]~I .oe_async_reset = "none";
defparam \t1[6]~I .oe_power_up = "low";
defparam \t1[6]~I .oe_register_mode = "none";
defparam \t1[6]~I .oe_sync_reset = "none";
defparam \t1[6]~I .operation_mode = "output";
defparam \t1[6]~I .output_async_reset = "none";
defparam \t1[6]~I .output_power_up = "low";
defparam \t1[6]~I .output_register_mode = "none";
defparam \t1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[5]~I (
	.datain(\inst4|registers[9][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[5]));
// synopsys translate_off
defparam \t1[5]~I .input_async_reset = "none";
defparam \t1[5]~I .input_power_up = "low";
defparam \t1[5]~I .input_register_mode = "none";
defparam \t1[5]~I .input_sync_reset = "none";
defparam \t1[5]~I .oe_async_reset = "none";
defparam \t1[5]~I .oe_power_up = "low";
defparam \t1[5]~I .oe_register_mode = "none";
defparam \t1[5]~I .oe_sync_reset = "none";
defparam \t1[5]~I .operation_mode = "output";
defparam \t1[5]~I .output_async_reset = "none";
defparam \t1[5]~I .output_power_up = "low";
defparam \t1[5]~I .output_register_mode = "none";
defparam \t1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[4]~I (
	.datain(\inst4|registers[9][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[4]));
// synopsys translate_off
defparam \t1[4]~I .input_async_reset = "none";
defparam \t1[4]~I .input_power_up = "low";
defparam \t1[4]~I .input_register_mode = "none";
defparam \t1[4]~I .input_sync_reset = "none";
defparam \t1[4]~I .oe_async_reset = "none";
defparam \t1[4]~I .oe_power_up = "low";
defparam \t1[4]~I .oe_register_mode = "none";
defparam \t1[4]~I .oe_sync_reset = "none";
defparam \t1[4]~I .operation_mode = "output";
defparam \t1[4]~I .output_async_reset = "none";
defparam \t1[4]~I .output_power_up = "low";
defparam \t1[4]~I .output_register_mode = "none";
defparam \t1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[3]~I (
	.datain(\inst4|registers[9][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[3]));
// synopsys translate_off
defparam \t1[3]~I .input_async_reset = "none";
defparam \t1[3]~I .input_power_up = "low";
defparam \t1[3]~I .input_register_mode = "none";
defparam \t1[3]~I .input_sync_reset = "none";
defparam \t1[3]~I .oe_async_reset = "none";
defparam \t1[3]~I .oe_power_up = "low";
defparam \t1[3]~I .oe_register_mode = "none";
defparam \t1[3]~I .oe_sync_reset = "none";
defparam \t1[3]~I .operation_mode = "output";
defparam \t1[3]~I .output_async_reset = "none";
defparam \t1[3]~I .output_power_up = "low";
defparam \t1[3]~I .output_register_mode = "none";
defparam \t1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[2]~I (
	.datain(\inst4|registers[9][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[2]));
// synopsys translate_off
defparam \t1[2]~I .input_async_reset = "none";
defparam \t1[2]~I .input_power_up = "low";
defparam \t1[2]~I .input_register_mode = "none";
defparam \t1[2]~I .input_sync_reset = "none";
defparam \t1[2]~I .oe_async_reset = "none";
defparam \t1[2]~I .oe_power_up = "low";
defparam \t1[2]~I .oe_register_mode = "none";
defparam \t1[2]~I .oe_sync_reset = "none";
defparam \t1[2]~I .operation_mode = "output";
defparam \t1[2]~I .output_async_reset = "none";
defparam \t1[2]~I .output_power_up = "low";
defparam \t1[2]~I .output_register_mode = "none";
defparam \t1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[1]~I (
	.datain(\inst4|registers[9][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[1]));
// synopsys translate_off
defparam \t1[1]~I .input_async_reset = "none";
defparam \t1[1]~I .input_power_up = "low";
defparam \t1[1]~I .input_register_mode = "none";
defparam \t1[1]~I .input_sync_reset = "none";
defparam \t1[1]~I .oe_async_reset = "none";
defparam \t1[1]~I .oe_power_up = "low";
defparam \t1[1]~I .oe_register_mode = "none";
defparam \t1[1]~I .oe_sync_reset = "none";
defparam \t1[1]~I .operation_mode = "output";
defparam \t1[1]~I .output_async_reset = "none";
defparam \t1[1]~I .output_power_up = "low";
defparam \t1[1]~I .output_register_mode = "none";
defparam \t1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t1[0]~I (
	.datain(\inst4|registers[9][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t1[0]));
// synopsys translate_off
defparam \t1[0]~I .input_async_reset = "none";
defparam \t1[0]~I .input_power_up = "low";
defparam \t1[0]~I .input_register_mode = "none";
defparam \t1[0]~I .input_sync_reset = "none";
defparam \t1[0]~I .oe_async_reset = "none";
defparam \t1[0]~I .oe_power_up = "low";
defparam \t1[0]~I .oe_register_mode = "none";
defparam \t1[0]~I .oe_sync_reset = "none";
defparam \t1[0]~I .operation_mode = "output";
defparam \t1[0]~I .output_async_reset = "none";
defparam \t1[0]~I .output_power_up = "low";
defparam \t1[0]~I .output_register_mode = "none";
defparam \t1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[31]~I (
	.datain(\inst30|out[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[31]));
// synopsys translate_off
defparam \ULAB[31]~I .input_async_reset = "none";
defparam \ULAB[31]~I .input_power_up = "low";
defparam \ULAB[31]~I .input_register_mode = "none";
defparam \ULAB[31]~I .input_sync_reset = "none";
defparam \ULAB[31]~I .oe_async_reset = "none";
defparam \ULAB[31]~I .oe_power_up = "low";
defparam \ULAB[31]~I .oe_register_mode = "none";
defparam \ULAB[31]~I .oe_sync_reset = "none";
defparam \ULAB[31]~I .operation_mode = "output";
defparam \ULAB[31]~I .output_async_reset = "none";
defparam \ULAB[31]~I .output_power_up = "low";
defparam \ULAB[31]~I .output_register_mode = "none";
defparam \ULAB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[30]~I (
	.datain(\inst30|out[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[30]));
// synopsys translate_off
defparam \ULAB[30]~I .input_async_reset = "none";
defparam \ULAB[30]~I .input_power_up = "low";
defparam \ULAB[30]~I .input_register_mode = "none";
defparam \ULAB[30]~I .input_sync_reset = "none";
defparam \ULAB[30]~I .oe_async_reset = "none";
defparam \ULAB[30]~I .oe_power_up = "low";
defparam \ULAB[30]~I .oe_register_mode = "none";
defparam \ULAB[30]~I .oe_sync_reset = "none";
defparam \ULAB[30]~I .operation_mode = "output";
defparam \ULAB[30]~I .output_async_reset = "none";
defparam \ULAB[30]~I .output_power_up = "low";
defparam \ULAB[30]~I .output_register_mode = "none";
defparam \ULAB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[29]~I (
	.datain(\inst30|out[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[29]));
// synopsys translate_off
defparam \ULAB[29]~I .input_async_reset = "none";
defparam \ULAB[29]~I .input_power_up = "low";
defparam \ULAB[29]~I .input_register_mode = "none";
defparam \ULAB[29]~I .input_sync_reset = "none";
defparam \ULAB[29]~I .oe_async_reset = "none";
defparam \ULAB[29]~I .oe_power_up = "low";
defparam \ULAB[29]~I .oe_register_mode = "none";
defparam \ULAB[29]~I .oe_sync_reset = "none";
defparam \ULAB[29]~I .operation_mode = "output";
defparam \ULAB[29]~I .output_async_reset = "none";
defparam \ULAB[29]~I .output_power_up = "low";
defparam \ULAB[29]~I .output_register_mode = "none";
defparam \ULAB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[28]~I (
	.datain(\inst30|out[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[28]));
// synopsys translate_off
defparam \ULAB[28]~I .input_async_reset = "none";
defparam \ULAB[28]~I .input_power_up = "low";
defparam \ULAB[28]~I .input_register_mode = "none";
defparam \ULAB[28]~I .input_sync_reset = "none";
defparam \ULAB[28]~I .oe_async_reset = "none";
defparam \ULAB[28]~I .oe_power_up = "low";
defparam \ULAB[28]~I .oe_register_mode = "none";
defparam \ULAB[28]~I .oe_sync_reset = "none";
defparam \ULAB[28]~I .operation_mode = "output";
defparam \ULAB[28]~I .output_async_reset = "none";
defparam \ULAB[28]~I .output_power_up = "low";
defparam \ULAB[28]~I .output_register_mode = "none";
defparam \ULAB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[27]~I (
	.datain(\inst30|out[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[27]));
// synopsys translate_off
defparam \ULAB[27]~I .input_async_reset = "none";
defparam \ULAB[27]~I .input_power_up = "low";
defparam \ULAB[27]~I .input_register_mode = "none";
defparam \ULAB[27]~I .input_sync_reset = "none";
defparam \ULAB[27]~I .oe_async_reset = "none";
defparam \ULAB[27]~I .oe_power_up = "low";
defparam \ULAB[27]~I .oe_register_mode = "none";
defparam \ULAB[27]~I .oe_sync_reset = "none";
defparam \ULAB[27]~I .operation_mode = "output";
defparam \ULAB[27]~I .output_async_reset = "none";
defparam \ULAB[27]~I .output_power_up = "low";
defparam \ULAB[27]~I .output_register_mode = "none";
defparam \ULAB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[26]~I (
	.datain(\inst30|out[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[26]));
// synopsys translate_off
defparam \ULAB[26]~I .input_async_reset = "none";
defparam \ULAB[26]~I .input_power_up = "low";
defparam \ULAB[26]~I .input_register_mode = "none";
defparam \ULAB[26]~I .input_sync_reset = "none";
defparam \ULAB[26]~I .oe_async_reset = "none";
defparam \ULAB[26]~I .oe_power_up = "low";
defparam \ULAB[26]~I .oe_register_mode = "none";
defparam \ULAB[26]~I .oe_sync_reset = "none";
defparam \ULAB[26]~I .operation_mode = "output";
defparam \ULAB[26]~I .output_async_reset = "none";
defparam \ULAB[26]~I .output_power_up = "low";
defparam \ULAB[26]~I .output_register_mode = "none";
defparam \ULAB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[25]~I (
	.datain(\inst30|out[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[25]));
// synopsys translate_off
defparam \ULAB[25]~I .input_async_reset = "none";
defparam \ULAB[25]~I .input_power_up = "low";
defparam \ULAB[25]~I .input_register_mode = "none";
defparam \ULAB[25]~I .input_sync_reset = "none";
defparam \ULAB[25]~I .oe_async_reset = "none";
defparam \ULAB[25]~I .oe_power_up = "low";
defparam \ULAB[25]~I .oe_register_mode = "none";
defparam \ULAB[25]~I .oe_sync_reset = "none";
defparam \ULAB[25]~I .operation_mode = "output";
defparam \ULAB[25]~I .output_async_reset = "none";
defparam \ULAB[25]~I .output_power_up = "low";
defparam \ULAB[25]~I .output_register_mode = "none";
defparam \ULAB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[24]~I (
	.datain(\inst30|out[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[24]));
// synopsys translate_off
defparam \ULAB[24]~I .input_async_reset = "none";
defparam \ULAB[24]~I .input_power_up = "low";
defparam \ULAB[24]~I .input_register_mode = "none";
defparam \ULAB[24]~I .input_sync_reset = "none";
defparam \ULAB[24]~I .oe_async_reset = "none";
defparam \ULAB[24]~I .oe_power_up = "low";
defparam \ULAB[24]~I .oe_register_mode = "none";
defparam \ULAB[24]~I .oe_sync_reset = "none";
defparam \ULAB[24]~I .operation_mode = "output";
defparam \ULAB[24]~I .output_async_reset = "none";
defparam \ULAB[24]~I .output_power_up = "low";
defparam \ULAB[24]~I .output_register_mode = "none";
defparam \ULAB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[23]~I (
	.datain(\inst30|out[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[23]));
// synopsys translate_off
defparam \ULAB[23]~I .input_async_reset = "none";
defparam \ULAB[23]~I .input_power_up = "low";
defparam \ULAB[23]~I .input_register_mode = "none";
defparam \ULAB[23]~I .input_sync_reset = "none";
defparam \ULAB[23]~I .oe_async_reset = "none";
defparam \ULAB[23]~I .oe_power_up = "low";
defparam \ULAB[23]~I .oe_register_mode = "none";
defparam \ULAB[23]~I .oe_sync_reset = "none";
defparam \ULAB[23]~I .operation_mode = "output";
defparam \ULAB[23]~I .output_async_reset = "none";
defparam \ULAB[23]~I .output_power_up = "low";
defparam \ULAB[23]~I .output_register_mode = "none";
defparam \ULAB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[22]~I (
	.datain(\inst30|out[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[22]));
// synopsys translate_off
defparam \ULAB[22]~I .input_async_reset = "none";
defparam \ULAB[22]~I .input_power_up = "low";
defparam \ULAB[22]~I .input_register_mode = "none";
defparam \ULAB[22]~I .input_sync_reset = "none";
defparam \ULAB[22]~I .oe_async_reset = "none";
defparam \ULAB[22]~I .oe_power_up = "low";
defparam \ULAB[22]~I .oe_register_mode = "none";
defparam \ULAB[22]~I .oe_sync_reset = "none";
defparam \ULAB[22]~I .operation_mode = "output";
defparam \ULAB[22]~I .output_async_reset = "none";
defparam \ULAB[22]~I .output_power_up = "low";
defparam \ULAB[22]~I .output_register_mode = "none";
defparam \ULAB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[21]~I (
	.datain(\inst30|out[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[21]));
// synopsys translate_off
defparam \ULAB[21]~I .input_async_reset = "none";
defparam \ULAB[21]~I .input_power_up = "low";
defparam \ULAB[21]~I .input_register_mode = "none";
defparam \ULAB[21]~I .input_sync_reset = "none";
defparam \ULAB[21]~I .oe_async_reset = "none";
defparam \ULAB[21]~I .oe_power_up = "low";
defparam \ULAB[21]~I .oe_register_mode = "none";
defparam \ULAB[21]~I .oe_sync_reset = "none";
defparam \ULAB[21]~I .operation_mode = "output";
defparam \ULAB[21]~I .output_async_reset = "none";
defparam \ULAB[21]~I .output_power_up = "low";
defparam \ULAB[21]~I .output_register_mode = "none";
defparam \ULAB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[20]~I (
	.datain(\inst30|out[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[20]));
// synopsys translate_off
defparam \ULAB[20]~I .input_async_reset = "none";
defparam \ULAB[20]~I .input_power_up = "low";
defparam \ULAB[20]~I .input_register_mode = "none";
defparam \ULAB[20]~I .input_sync_reset = "none";
defparam \ULAB[20]~I .oe_async_reset = "none";
defparam \ULAB[20]~I .oe_power_up = "low";
defparam \ULAB[20]~I .oe_register_mode = "none";
defparam \ULAB[20]~I .oe_sync_reset = "none";
defparam \ULAB[20]~I .operation_mode = "output";
defparam \ULAB[20]~I .output_async_reset = "none";
defparam \ULAB[20]~I .output_power_up = "low";
defparam \ULAB[20]~I .output_register_mode = "none";
defparam \ULAB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[19]~I (
	.datain(\inst30|out[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[19]));
// synopsys translate_off
defparam \ULAB[19]~I .input_async_reset = "none";
defparam \ULAB[19]~I .input_power_up = "low";
defparam \ULAB[19]~I .input_register_mode = "none";
defparam \ULAB[19]~I .input_sync_reset = "none";
defparam \ULAB[19]~I .oe_async_reset = "none";
defparam \ULAB[19]~I .oe_power_up = "low";
defparam \ULAB[19]~I .oe_register_mode = "none";
defparam \ULAB[19]~I .oe_sync_reset = "none";
defparam \ULAB[19]~I .operation_mode = "output";
defparam \ULAB[19]~I .output_async_reset = "none";
defparam \ULAB[19]~I .output_power_up = "low";
defparam \ULAB[19]~I .output_register_mode = "none";
defparam \ULAB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[18]~I (
	.datain(\inst30|out[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[18]));
// synopsys translate_off
defparam \ULAB[18]~I .input_async_reset = "none";
defparam \ULAB[18]~I .input_power_up = "low";
defparam \ULAB[18]~I .input_register_mode = "none";
defparam \ULAB[18]~I .input_sync_reset = "none";
defparam \ULAB[18]~I .oe_async_reset = "none";
defparam \ULAB[18]~I .oe_power_up = "low";
defparam \ULAB[18]~I .oe_register_mode = "none";
defparam \ULAB[18]~I .oe_sync_reset = "none";
defparam \ULAB[18]~I .operation_mode = "output";
defparam \ULAB[18]~I .output_async_reset = "none";
defparam \ULAB[18]~I .output_power_up = "low";
defparam \ULAB[18]~I .output_register_mode = "none";
defparam \ULAB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[17]~I (
	.datain(\inst30|out[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[17]));
// synopsys translate_off
defparam \ULAB[17]~I .input_async_reset = "none";
defparam \ULAB[17]~I .input_power_up = "low";
defparam \ULAB[17]~I .input_register_mode = "none";
defparam \ULAB[17]~I .input_sync_reset = "none";
defparam \ULAB[17]~I .oe_async_reset = "none";
defparam \ULAB[17]~I .oe_power_up = "low";
defparam \ULAB[17]~I .oe_register_mode = "none";
defparam \ULAB[17]~I .oe_sync_reset = "none";
defparam \ULAB[17]~I .operation_mode = "output";
defparam \ULAB[17]~I .output_async_reset = "none";
defparam \ULAB[17]~I .output_power_up = "low";
defparam \ULAB[17]~I .output_register_mode = "none";
defparam \ULAB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[16]~I (
	.datain(\inst30|out[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[16]));
// synopsys translate_off
defparam \ULAB[16]~I .input_async_reset = "none";
defparam \ULAB[16]~I .input_power_up = "low";
defparam \ULAB[16]~I .input_register_mode = "none";
defparam \ULAB[16]~I .input_sync_reset = "none";
defparam \ULAB[16]~I .oe_async_reset = "none";
defparam \ULAB[16]~I .oe_power_up = "low";
defparam \ULAB[16]~I .oe_register_mode = "none";
defparam \ULAB[16]~I .oe_sync_reset = "none";
defparam \ULAB[16]~I .operation_mode = "output";
defparam \ULAB[16]~I .output_async_reset = "none";
defparam \ULAB[16]~I .output_power_up = "low";
defparam \ULAB[16]~I .output_register_mode = "none";
defparam \ULAB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[15]~I (
	.datain(\inst30|out[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[15]));
// synopsys translate_off
defparam \ULAB[15]~I .input_async_reset = "none";
defparam \ULAB[15]~I .input_power_up = "low";
defparam \ULAB[15]~I .input_register_mode = "none";
defparam \ULAB[15]~I .input_sync_reset = "none";
defparam \ULAB[15]~I .oe_async_reset = "none";
defparam \ULAB[15]~I .oe_power_up = "low";
defparam \ULAB[15]~I .oe_register_mode = "none";
defparam \ULAB[15]~I .oe_sync_reset = "none";
defparam \ULAB[15]~I .operation_mode = "output";
defparam \ULAB[15]~I .output_async_reset = "none";
defparam \ULAB[15]~I .output_power_up = "low";
defparam \ULAB[15]~I .output_register_mode = "none";
defparam \ULAB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[14]~I (
	.datain(\inst30|out[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[14]));
// synopsys translate_off
defparam \ULAB[14]~I .input_async_reset = "none";
defparam \ULAB[14]~I .input_power_up = "low";
defparam \ULAB[14]~I .input_register_mode = "none";
defparam \ULAB[14]~I .input_sync_reset = "none";
defparam \ULAB[14]~I .oe_async_reset = "none";
defparam \ULAB[14]~I .oe_power_up = "low";
defparam \ULAB[14]~I .oe_register_mode = "none";
defparam \ULAB[14]~I .oe_sync_reset = "none";
defparam \ULAB[14]~I .operation_mode = "output";
defparam \ULAB[14]~I .output_async_reset = "none";
defparam \ULAB[14]~I .output_power_up = "low";
defparam \ULAB[14]~I .output_register_mode = "none";
defparam \ULAB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[13]~I (
	.datain(\inst30|out[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[13]));
// synopsys translate_off
defparam \ULAB[13]~I .input_async_reset = "none";
defparam \ULAB[13]~I .input_power_up = "low";
defparam \ULAB[13]~I .input_register_mode = "none";
defparam \ULAB[13]~I .input_sync_reset = "none";
defparam \ULAB[13]~I .oe_async_reset = "none";
defparam \ULAB[13]~I .oe_power_up = "low";
defparam \ULAB[13]~I .oe_register_mode = "none";
defparam \ULAB[13]~I .oe_sync_reset = "none";
defparam \ULAB[13]~I .operation_mode = "output";
defparam \ULAB[13]~I .output_async_reset = "none";
defparam \ULAB[13]~I .output_power_up = "low";
defparam \ULAB[13]~I .output_register_mode = "none";
defparam \ULAB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[12]~I (
	.datain(\inst30|out[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[12]));
// synopsys translate_off
defparam \ULAB[12]~I .input_async_reset = "none";
defparam \ULAB[12]~I .input_power_up = "low";
defparam \ULAB[12]~I .input_register_mode = "none";
defparam \ULAB[12]~I .input_sync_reset = "none";
defparam \ULAB[12]~I .oe_async_reset = "none";
defparam \ULAB[12]~I .oe_power_up = "low";
defparam \ULAB[12]~I .oe_register_mode = "none";
defparam \ULAB[12]~I .oe_sync_reset = "none";
defparam \ULAB[12]~I .operation_mode = "output";
defparam \ULAB[12]~I .output_async_reset = "none";
defparam \ULAB[12]~I .output_power_up = "low";
defparam \ULAB[12]~I .output_register_mode = "none";
defparam \ULAB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[11]~I (
	.datain(\inst30|out[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[11]));
// synopsys translate_off
defparam \ULAB[11]~I .input_async_reset = "none";
defparam \ULAB[11]~I .input_power_up = "low";
defparam \ULAB[11]~I .input_register_mode = "none";
defparam \ULAB[11]~I .input_sync_reset = "none";
defparam \ULAB[11]~I .oe_async_reset = "none";
defparam \ULAB[11]~I .oe_power_up = "low";
defparam \ULAB[11]~I .oe_register_mode = "none";
defparam \ULAB[11]~I .oe_sync_reset = "none";
defparam \ULAB[11]~I .operation_mode = "output";
defparam \ULAB[11]~I .output_async_reset = "none";
defparam \ULAB[11]~I .output_power_up = "low";
defparam \ULAB[11]~I .output_register_mode = "none";
defparam \ULAB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[10]~I (
	.datain(\inst30|out[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[10]));
// synopsys translate_off
defparam \ULAB[10]~I .input_async_reset = "none";
defparam \ULAB[10]~I .input_power_up = "low";
defparam \ULAB[10]~I .input_register_mode = "none";
defparam \ULAB[10]~I .input_sync_reset = "none";
defparam \ULAB[10]~I .oe_async_reset = "none";
defparam \ULAB[10]~I .oe_power_up = "low";
defparam \ULAB[10]~I .oe_register_mode = "none";
defparam \ULAB[10]~I .oe_sync_reset = "none";
defparam \ULAB[10]~I .operation_mode = "output";
defparam \ULAB[10]~I .output_async_reset = "none";
defparam \ULAB[10]~I .output_power_up = "low";
defparam \ULAB[10]~I .output_register_mode = "none";
defparam \ULAB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[9]~I (
	.datain(\inst30|out[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[9]));
// synopsys translate_off
defparam \ULAB[9]~I .input_async_reset = "none";
defparam \ULAB[9]~I .input_power_up = "low";
defparam \ULAB[9]~I .input_register_mode = "none";
defparam \ULAB[9]~I .input_sync_reset = "none";
defparam \ULAB[9]~I .oe_async_reset = "none";
defparam \ULAB[9]~I .oe_power_up = "low";
defparam \ULAB[9]~I .oe_register_mode = "none";
defparam \ULAB[9]~I .oe_sync_reset = "none";
defparam \ULAB[9]~I .operation_mode = "output";
defparam \ULAB[9]~I .output_async_reset = "none";
defparam \ULAB[9]~I .output_power_up = "low";
defparam \ULAB[9]~I .output_register_mode = "none";
defparam \ULAB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[8]~I (
	.datain(\inst30|out[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[8]));
// synopsys translate_off
defparam \ULAB[8]~I .input_async_reset = "none";
defparam \ULAB[8]~I .input_power_up = "low";
defparam \ULAB[8]~I .input_register_mode = "none";
defparam \ULAB[8]~I .input_sync_reset = "none";
defparam \ULAB[8]~I .oe_async_reset = "none";
defparam \ULAB[8]~I .oe_power_up = "low";
defparam \ULAB[8]~I .oe_register_mode = "none";
defparam \ULAB[8]~I .oe_sync_reset = "none";
defparam \ULAB[8]~I .operation_mode = "output";
defparam \ULAB[8]~I .output_async_reset = "none";
defparam \ULAB[8]~I .output_power_up = "low";
defparam \ULAB[8]~I .output_register_mode = "none";
defparam \ULAB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[7]~I (
	.datain(\inst30|out[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[7]));
// synopsys translate_off
defparam \ULAB[7]~I .input_async_reset = "none";
defparam \ULAB[7]~I .input_power_up = "low";
defparam \ULAB[7]~I .input_register_mode = "none";
defparam \ULAB[7]~I .input_sync_reset = "none";
defparam \ULAB[7]~I .oe_async_reset = "none";
defparam \ULAB[7]~I .oe_power_up = "low";
defparam \ULAB[7]~I .oe_register_mode = "none";
defparam \ULAB[7]~I .oe_sync_reset = "none";
defparam \ULAB[7]~I .operation_mode = "output";
defparam \ULAB[7]~I .output_async_reset = "none";
defparam \ULAB[7]~I .output_power_up = "low";
defparam \ULAB[7]~I .output_register_mode = "none";
defparam \ULAB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[6]~I (
	.datain(\inst30|out[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[6]));
// synopsys translate_off
defparam \ULAB[6]~I .input_async_reset = "none";
defparam \ULAB[6]~I .input_power_up = "low";
defparam \ULAB[6]~I .input_register_mode = "none";
defparam \ULAB[6]~I .input_sync_reset = "none";
defparam \ULAB[6]~I .oe_async_reset = "none";
defparam \ULAB[6]~I .oe_power_up = "low";
defparam \ULAB[6]~I .oe_register_mode = "none";
defparam \ULAB[6]~I .oe_sync_reset = "none";
defparam \ULAB[6]~I .operation_mode = "output";
defparam \ULAB[6]~I .output_async_reset = "none";
defparam \ULAB[6]~I .output_power_up = "low";
defparam \ULAB[6]~I .output_register_mode = "none";
defparam \ULAB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[5]~I (
	.datain(\inst30|out[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[5]));
// synopsys translate_off
defparam \ULAB[5]~I .input_async_reset = "none";
defparam \ULAB[5]~I .input_power_up = "low";
defparam \ULAB[5]~I .input_register_mode = "none";
defparam \ULAB[5]~I .input_sync_reset = "none";
defparam \ULAB[5]~I .oe_async_reset = "none";
defparam \ULAB[5]~I .oe_power_up = "low";
defparam \ULAB[5]~I .oe_register_mode = "none";
defparam \ULAB[5]~I .oe_sync_reset = "none";
defparam \ULAB[5]~I .operation_mode = "output";
defparam \ULAB[5]~I .output_async_reset = "none";
defparam \ULAB[5]~I .output_power_up = "low";
defparam \ULAB[5]~I .output_register_mode = "none";
defparam \ULAB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[4]~I (
	.datain(\inst30|out[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[4]));
// synopsys translate_off
defparam \ULAB[4]~I .input_async_reset = "none";
defparam \ULAB[4]~I .input_power_up = "low";
defparam \ULAB[4]~I .input_register_mode = "none";
defparam \ULAB[4]~I .input_sync_reset = "none";
defparam \ULAB[4]~I .oe_async_reset = "none";
defparam \ULAB[4]~I .oe_power_up = "low";
defparam \ULAB[4]~I .oe_register_mode = "none";
defparam \ULAB[4]~I .oe_sync_reset = "none";
defparam \ULAB[4]~I .operation_mode = "output";
defparam \ULAB[4]~I .output_async_reset = "none";
defparam \ULAB[4]~I .output_power_up = "low";
defparam \ULAB[4]~I .output_register_mode = "none";
defparam \ULAB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[3]~I (
	.datain(\inst30|out[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[3]));
// synopsys translate_off
defparam \ULAB[3]~I .input_async_reset = "none";
defparam \ULAB[3]~I .input_power_up = "low";
defparam \ULAB[3]~I .input_register_mode = "none";
defparam \ULAB[3]~I .input_sync_reset = "none";
defparam \ULAB[3]~I .oe_async_reset = "none";
defparam \ULAB[3]~I .oe_power_up = "low";
defparam \ULAB[3]~I .oe_register_mode = "none";
defparam \ULAB[3]~I .oe_sync_reset = "none";
defparam \ULAB[3]~I .operation_mode = "output";
defparam \ULAB[3]~I .output_async_reset = "none";
defparam \ULAB[3]~I .output_power_up = "low";
defparam \ULAB[3]~I .output_register_mode = "none";
defparam \ULAB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[2]~I (
	.datain(\inst30|out[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[2]));
// synopsys translate_off
defparam \ULAB[2]~I .input_async_reset = "none";
defparam \ULAB[2]~I .input_power_up = "low";
defparam \ULAB[2]~I .input_register_mode = "none";
defparam \ULAB[2]~I .input_sync_reset = "none";
defparam \ULAB[2]~I .oe_async_reset = "none";
defparam \ULAB[2]~I .oe_power_up = "low";
defparam \ULAB[2]~I .oe_register_mode = "none";
defparam \ULAB[2]~I .oe_sync_reset = "none";
defparam \ULAB[2]~I .operation_mode = "output";
defparam \ULAB[2]~I .output_async_reset = "none";
defparam \ULAB[2]~I .output_power_up = "low";
defparam \ULAB[2]~I .output_register_mode = "none";
defparam \ULAB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[1]~I (
	.datain(\inst30|out[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[1]));
// synopsys translate_off
defparam \ULAB[1]~I .input_async_reset = "none";
defparam \ULAB[1]~I .input_power_up = "low";
defparam \ULAB[1]~I .input_register_mode = "none";
defparam \ULAB[1]~I .input_sync_reset = "none";
defparam \ULAB[1]~I .oe_async_reset = "none";
defparam \ULAB[1]~I .oe_power_up = "low";
defparam \ULAB[1]~I .oe_register_mode = "none";
defparam \ULAB[1]~I .oe_sync_reset = "none";
defparam \ULAB[1]~I .operation_mode = "output";
defparam \ULAB[1]~I .output_async_reset = "none";
defparam \ULAB[1]~I .output_power_up = "low";
defparam \ULAB[1]~I .output_register_mode = "none";
defparam \ULAB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[0]~I (
	.datain(\inst30|out[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[0]));
// synopsys translate_off
defparam \ULAB[0]~I .input_async_reset = "none";
defparam \ULAB[0]~I .input_power_up = "low";
defparam \ULAB[0]~I .input_register_mode = "none";
defparam \ULAB[0]~I .input_sync_reset = "none";
defparam \ULAB[0]~I .oe_async_reset = "none";
defparam \ULAB[0]~I .oe_power_up = "low";
defparam \ULAB[0]~I .oe_register_mode = "none";
defparam \ULAB[0]~I .oe_sync_reset = "none";
defparam \ULAB[0]~I .operation_mode = "output";
defparam \ULAB[0]~I .output_async_reset = "none";
defparam \ULAB[0]~I .output_power_up = "low";
defparam \ULAB[0]~I .output_register_mode = "none";
defparam \ULAB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[3]));
// synopsys translate_off
defparam \ULAOPCODE[3]~I .input_async_reset = "none";
defparam \ULAOPCODE[3]~I .input_power_up = "low";
defparam \ULAOPCODE[3]~I .input_register_mode = "none";
defparam \ULAOPCODE[3]~I .input_sync_reset = "none";
defparam \ULAOPCODE[3]~I .oe_async_reset = "none";
defparam \ULAOPCODE[3]~I .oe_power_up = "low";
defparam \ULAOPCODE[3]~I .oe_register_mode = "none";
defparam \ULAOPCODE[3]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[3]~I .operation_mode = "output";
defparam \ULAOPCODE[3]~I .output_async_reset = "none";
defparam \ULAOPCODE[3]~I .output_power_up = "low";
defparam \ULAOPCODE[3]~I .output_register_mode = "none";
defparam \ULAOPCODE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[2]~I (
	.datain(\inst5|ULAopcode [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[2]));
// synopsys translate_off
defparam \ULAOPCODE[2]~I .input_async_reset = "none";
defparam \ULAOPCODE[2]~I .input_power_up = "low";
defparam \ULAOPCODE[2]~I .input_register_mode = "none";
defparam \ULAOPCODE[2]~I .input_sync_reset = "none";
defparam \ULAOPCODE[2]~I .oe_async_reset = "none";
defparam \ULAOPCODE[2]~I .oe_power_up = "low";
defparam \ULAOPCODE[2]~I .oe_register_mode = "none";
defparam \ULAOPCODE[2]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[2]~I .operation_mode = "output";
defparam \ULAOPCODE[2]~I .output_async_reset = "none";
defparam \ULAOPCODE[2]~I .output_power_up = "low";
defparam \ULAOPCODE[2]~I .output_register_mode = "none";
defparam \ULAOPCODE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[1]~I (
	.datain(!\inst5|ULAopcode[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[1]));
// synopsys translate_off
defparam \ULAOPCODE[1]~I .input_async_reset = "none";
defparam \ULAOPCODE[1]~I .input_power_up = "low";
defparam \ULAOPCODE[1]~I .input_register_mode = "none";
defparam \ULAOPCODE[1]~I .input_sync_reset = "none";
defparam \ULAOPCODE[1]~I .oe_async_reset = "none";
defparam \ULAOPCODE[1]~I .oe_power_up = "low";
defparam \ULAOPCODE[1]~I .oe_register_mode = "none";
defparam \ULAOPCODE[1]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[1]~I .operation_mode = "output";
defparam \ULAOPCODE[1]~I .output_async_reset = "none";
defparam \ULAOPCODE[1]~I .output_power_up = "low";
defparam \ULAOPCODE[1]~I .output_register_mode = "none";
defparam \ULAOPCODE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[0]~I (
	.datain(\inst5|ULAopcode[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[0]));
// synopsys translate_off
defparam \ULAOPCODE[0]~I .input_async_reset = "none";
defparam \ULAOPCODE[0]~I .input_power_up = "low";
defparam \ULAOPCODE[0]~I .input_register_mode = "none";
defparam \ULAOPCODE[0]~I .input_sync_reset = "none";
defparam \ULAOPCODE[0]~I .oe_async_reset = "none";
defparam \ULAOPCODE[0]~I .oe_power_up = "low";
defparam \ULAOPCODE[0]~I .oe_register_mode = "none";
defparam \ULAOPCODE[0]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[0]~I .operation_mode = "output";
defparam \ULAOPCODE[0]~I .output_async_reset = "none";
defparam \ULAOPCODE[0]~I .output_power_up = "low";
defparam \ULAOPCODE[0]~I .output_register_mode = "none";
defparam \ULAOPCODE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[31]~I (
	.datain(\inst6|Mux0~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[31]));
// synopsys translate_off
defparam \ULAR[31]~I .input_async_reset = "none";
defparam \ULAR[31]~I .input_power_up = "low";
defparam \ULAR[31]~I .input_register_mode = "none";
defparam \ULAR[31]~I .input_sync_reset = "none";
defparam \ULAR[31]~I .oe_async_reset = "none";
defparam \ULAR[31]~I .oe_power_up = "low";
defparam \ULAR[31]~I .oe_register_mode = "none";
defparam \ULAR[31]~I .oe_sync_reset = "none";
defparam \ULAR[31]~I .operation_mode = "output";
defparam \ULAR[31]~I .output_async_reset = "none";
defparam \ULAR[31]~I .output_power_up = "low";
defparam \ULAR[31]~I .output_register_mode = "none";
defparam \ULAR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[30]~I (
	.datain(\inst6|Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[30]));
// synopsys translate_off
defparam \ULAR[30]~I .input_async_reset = "none";
defparam \ULAR[30]~I .input_power_up = "low";
defparam \ULAR[30]~I .input_register_mode = "none";
defparam \ULAR[30]~I .input_sync_reset = "none";
defparam \ULAR[30]~I .oe_async_reset = "none";
defparam \ULAR[30]~I .oe_power_up = "low";
defparam \ULAR[30]~I .oe_register_mode = "none";
defparam \ULAR[30]~I .oe_sync_reset = "none";
defparam \ULAR[30]~I .operation_mode = "output";
defparam \ULAR[30]~I .output_async_reset = "none";
defparam \ULAR[30]~I .output_power_up = "low";
defparam \ULAR[30]~I .output_register_mode = "none";
defparam \ULAR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[29]~I (
	.datain(\inst6|Mux2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[29]));
// synopsys translate_off
defparam \ULAR[29]~I .input_async_reset = "none";
defparam \ULAR[29]~I .input_power_up = "low";
defparam \ULAR[29]~I .input_register_mode = "none";
defparam \ULAR[29]~I .input_sync_reset = "none";
defparam \ULAR[29]~I .oe_async_reset = "none";
defparam \ULAR[29]~I .oe_power_up = "low";
defparam \ULAR[29]~I .oe_register_mode = "none";
defparam \ULAR[29]~I .oe_sync_reset = "none";
defparam \ULAR[29]~I .operation_mode = "output";
defparam \ULAR[29]~I .output_async_reset = "none";
defparam \ULAR[29]~I .output_power_up = "low";
defparam \ULAR[29]~I .output_register_mode = "none";
defparam \ULAR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[28]~I (
	.datain(\inst6|Mux3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[28]));
// synopsys translate_off
defparam \ULAR[28]~I .input_async_reset = "none";
defparam \ULAR[28]~I .input_power_up = "low";
defparam \ULAR[28]~I .input_register_mode = "none";
defparam \ULAR[28]~I .input_sync_reset = "none";
defparam \ULAR[28]~I .oe_async_reset = "none";
defparam \ULAR[28]~I .oe_power_up = "low";
defparam \ULAR[28]~I .oe_register_mode = "none";
defparam \ULAR[28]~I .oe_sync_reset = "none";
defparam \ULAR[28]~I .operation_mode = "output";
defparam \ULAR[28]~I .output_async_reset = "none";
defparam \ULAR[28]~I .output_power_up = "low";
defparam \ULAR[28]~I .output_register_mode = "none";
defparam \ULAR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[27]~I (
	.datain(\inst6|Mux4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[27]));
// synopsys translate_off
defparam \ULAR[27]~I .input_async_reset = "none";
defparam \ULAR[27]~I .input_power_up = "low";
defparam \ULAR[27]~I .input_register_mode = "none";
defparam \ULAR[27]~I .input_sync_reset = "none";
defparam \ULAR[27]~I .oe_async_reset = "none";
defparam \ULAR[27]~I .oe_power_up = "low";
defparam \ULAR[27]~I .oe_register_mode = "none";
defparam \ULAR[27]~I .oe_sync_reset = "none";
defparam \ULAR[27]~I .operation_mode = "output";
defparam \ULAR[27]~I .output_async_reset = "none";
defparam \ULAR[27]~I .output_power_up = "low";
defparam \ULAR[27]~I .output_register_mode = "none";
defparam \ULAR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[26]~I (
	.datain(\inst6|Mux5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[26]));
// synopsys translate_off
defparam \ULAR[26]~I .input_async_reset = "none";
defparam \ULAR[26]~I .input_power_up = "low";
defparam \ULAR[26]~I .input_register_mode = "none";
defparam \ULAR[26]~I .input_sync_reset = "none";
defparam \ULAR[26]~I .oe_async_reset = "none";
defparam \ULAR[26]~I .oe_power_up = "low";
defparam \ULAR[26]~I .oe_register_mode = "none";
defparam \ULAR[26]~I .oe_sync_reset = "none";
defparam \ULAR[26]~I .operation_mode = "output";
defparam \ULAR[26]~I .output_async_reset = "none";
defparam \ULAR[26]~I .output_power_up = "low";
defparam \ULAR[26]~I .output_register_mode = "none";
defparam \ULAR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[25]~I (
	.datain(\inst6|Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[25]));
// synopsys translate_off
defparam \ULAR[25]~I .input_async_reset = "none";
defparam \ULAR[25]~I .input_power_up = "low";
defparam \ULAR[25]~I .input_register_mode = "none";
defparam \ULAR[25]~I .input_sync_reset = "none";
defparam \ULAR[25]~I .oe_async_reset = "none";
defparam \ULAR[25]~I .oe_power_up = "low";
defparam \ULAR[25]~I .oe_register_mode = "none";
defparam \ULAR[25]~I .oe_sync_reset = "none";
defparam \ULAR[25]~I .operation_mode = "output";
defparam \ULAR[25]~I .output_async_reset = "none";
defparam \ULAR[25]~I .output_power_up = "low";
defparam \ULAR[25]~I .output_register_mode = "none";
defparam \ULAR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[24]~I (
	.datain(\inst6|Mux7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[24]));
// synopsys translate_off
defparam \ULAR[24]~I .input_async_reset = "none";
defparam \ULAR[24]~I .input_power_up = "low";
defparam \ULAR[24]~I .input_register_mode = "none";
defparam \ULAR[24]~I .input_sync_reset = "none";
defparam \ULAR[24]~I .oe_async_reset = "none";
defparam \ULAR[24]~I .oe_power_up = "low";
defparam \ULAR[24]~I .oe_register_mode = "none";
defparam \ULAR[24]~I .oe_sync_reset = "none";
defparam \ULAR[24]~I .operation_mode = "output";
defparam \ULAR[24]~I .output_async_reset = "none";
defparam \ULAR[24]~I .output_power_up = "low";
defparam \ULAR[24]~I .output_register_mode = "none";
defparam \ULAR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[23]~I (
	.datain(\inst6|Mux8~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[23]));
// synopsys translate_off
defparam \ULAR[23]~I .input_async_reset = "none";
defparam \ULAR[23]~I .input_power_up = "low";
defparam \ULAR[23]~I .input_register_mode = "none";
defparam \ULAR[23]~I .input_sync_reset = "none";
defparam \ULAR[23]~I .oe_async_reset = "none";
defparam \ULAR[23]~I .oe_power_up = "low";
defparam \ULAR[23]~I .oe_register_mode = "none";
defparam \ULAR[23]~I .oe_sync_reset = "none";
defparam \ULAR[23]~I .operation_mode = "output";
defparam \ULAR[23]~I .output_async_reset = "none";
defparam \ULAR[23]~I .output_power_up = "low";
defparam \ULAR[23]~I .output_register_mode = "none";
defparam \ULAR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[22]~I (
	.datain(\inst6|Mux9~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[22]));
// synopsys translate_off
defparam \ULAR[22]~I .input_async_reset = "none";
defparam \ULAR[22]~I .input_power_up = "low";
defparam \ULAR[22]~I .input_register_mode = "none";
defparam \ULAR[22]~I .input_sync_reset = "none";
defparam \ULAR[22]~I .oe_async_reset = "none";
defparam \ULAR[22]~I .oe_power_up = "low";
defparam \ULAR[22]~I .oe_register_mode = "none";
defparam \ULAR[22]~I .oe_sync_reset = "none";
defparam \ULAR[22]~I .operation_mode = "output";
defparam \ULAR[22]~I .output_async_reset = "none";
defparam \ULAR[22]~I .output_power_up = "low";
defparam \ULAR[22]~I .output_register_mode = "none";
defparam \ULAR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[21]~I (
	.datain(\inst6|Mux10~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[21]));
// synopsys translate_off
defparam \ULAR[21]~I .input_async_reset = "none";
defparam \ULAR[21]~I .input_power_up = "low";
defparam \ULAR[21]~I .input_register_mode = "none";
defparam \ULAR[21]~I .input_sync_reset = "none";
defparam \ULAR[21]~I .oe_async_reset = "none";
defparam \ULAR[21]~I .oe_power_up = "low";
defparam \ULAR[21]~I .oe_register_mode = "none";
defparam \ULAR[21]~I .oe_sync_reset = "none";
defparam \ULAR[21]~I .operation_mode = "output";
defparam \ULAR[21]~I .output_async_reset = "none";
defparam \ULAR[21]~I .output_power_up = "low";
defparam \ULAR[21]~I .output_register_mode = "none";
defparam \ULAR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[20]~I (
	.datain(\inst6|Mux11~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[20]));
// synopsys translate_off
defparam \ULAR[20]~I .input_async_reset = "none";
defparam \ULAR[20]~I .input_power_up = "low";
defparam \ULAR[20]~I .input_register_mode = "none";
defparam \ULAR[20]~I .input_sync_reset = "none";
defparam \ULAR[20]~I .oe_async_reset = "none";
defparam \ULAR[20]~I .oe_power_up = "low";
defparam \ULAR[20]~I .oe_register_mode = "none";
defparam \ULAR[20]~I .oe_sync_reset = "none";
defparam \ULAR[20]~I .operation_mode = "output";
defparam \ULAR[20]~I .output_async_reset = "none";
defparam \ULAR[20]~I .output_power_up = "low";
defparam \ULAR[20]~I .output_register_mode = "none";
defparam \ULAR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[19]~I (
	.datain(\inst6|Mux12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[19]));
// synopsys translate_off
defparam \ULAR[19]~I .input_async_reset = "none";
defparam \ULAR[19]~I .input_power_up = "low";
defparam \ULAR[19]~I .input_register_mode = "none";
defparam \ULAR[19]~I .input_sync_reset = "none";
defparam \ULAR[19]~I .oe_async_reset = "none";
defparam \ULAR[19]~I .oe_power_up = "low";
defparam \ULAR[19]~I .oe_register_mode = "none";
defparam \ULAR[19]~I .oe_sync_reset = "none";
defparam \ULAR[19]~I .operation_mode = "output";
defparam \ULAR[19]~I .output_async_reset = "none";
defparam \ULAR[19]~I .output_power_up = "low";
defparam \ULAR[19]~I .output_register_mode = "none";
defparam \ULAR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[18]~I (
	.datain(\inst6|Mux13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[18]));
// synopsys translate_off
defparam \ULAR[18]~I .input_async_reset = "none";
defparam \ULAR[18]~I .input_power_up = "low";
defparam \ULAR[18]~I .input_register_mode = "none";
defparam \ULAR[18]~I .input_sync_reset = "none";
defparam \ULAR[18]~I .oe_async_reset = "none";
defparam \ULAR[18]~I .oe_power_up = "low";
defparam \ULAR[18]~I .oe_register_mode = "none";
defparam \ULAR[18]~I .oe_sync_reset = "none";
defparam \ULAR[18]~I .operation_mode = "output";
defparam \ULAR[18]~I .output_async_reset = "none";
defparam \ULAR[18]~I .output_power_up = "low";
defparam \ULAR[18]~I .output_register_mode = "none";
defparam \ULAR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[17]~I (
	.datain(\inst6|Mux14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[17]));
// synopsys translate_off
defparam \ULAR[17]~I .input_async_reset = "none";
defparam \ULAR[17]~I .input_power_up = "low";
defparam \ULAR[17]~I .input_register_mode = "none";
defparam \ULAR[17]~I .input_sync_reset = "none";
defparam \ULAR[17]~I .oe_async_reset = "none";
defparam \ULAR[17]~I .oe_power_up = "low";
defparam \ULAR[17]~I .oe_register_mode = "none";
defparam \ULAR[17]~I .oe_sync_reset = "none";
defparam \ULAR[17]~I .operation_mode = "output";
defparam \ULAR[17]~I .output_async_reset = "none";
defparam \ULAR[17]~I .output_power_up = "low";
defparam \ULAR[17]~I .output_register_mode = "none";
defparam \ULAR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[16]~I (
	.datain(\inst6|Mux15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[16]));
// synopsys translate_off
defparam \ULAR[16]~I .input_async_reset = "none";
defparam \ULAR[16]~I .input_power_up = "low";
defparam \ULAR[16]~I .input_register_mode = "none";
defparam \ULAR[16]~I .input_sync_reset = "none";
defparam \ULAR[16]~I .oe_async_reset = "none";
defparam \ULAR[16]~I .oe_power_up = "low";
defparam \ULAR[16]~I .oe_register_mode = "none";
defparam \ULAR[16]~I .oe_sync_reset = "none";
defparam \ULAR[16]~I .operation_mode = "output";
defparam \ULAR[16]~I .output_async_reset = "none";
defparam \ULAR[16]~I .output_power_up = "low";
defparam \ULAR[16]~I .output_register_mode = "none";
defparam \ULAR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[15]~I (
	.datain(\inst6|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[15]));
// synopsys translate_off
defparam \ULAR[15]~I .input_async_reset = "none";
defparam \ULAR[15]~I .input_power_up = "low";
defparam \ULAR[15]~I .input_register_mode = "none";
defparam \ULAR[15]~I .input_sync_reset = "none";
defparam \ULAR[15]~I .oe_async_reset = "none";
defparam \ULAR[15]~I .oe_power_up = "low";
defparam \ULAR[15]~I .oe_register_mode = "none";
defparam \ULAR[15]~I .oe_sync_reset = "none";
defparam \ULAR[15]~I .operation_mode = "output";
defparam \ULAR[15]~I .output_async_reset = "none";
defparam \ULAR[15]~I .output_power_up = "low";
defparam \ULAR[15]~I .output_register_mode = "none";
defparam \ULAR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[14]~I (
	.datain(\inst6|Mux17~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[14]));
// synopsys translate_off
defparam \ULAR[14]~I .input_async_reset = "none";
defparam \ULAR[14]~I .input_power_up = "low";
defparam \ULAR[14]~I .input_register_mode = "none";
defparam \ULAR[14]~I .input_sync_reset = "none";
defparam \ULAR[14]~I .oe_async_reset = "none";
defparam \ULAR[14]~I .oe_power_up = "low";
defparam \ULAR[14]~I .oe_register_mode = "none";
defparam \ULAR[14]~I .oe_sync_reset = "none";
defparam \ULAR[14]~I .operation_mode = "output";
defparam \ULAR[14]~I .output_async_reset = "none";
defparam \ULAR[14]~I .output_power_up = "low";
defparam \ULAR[14]~I .output_register_mode = "none";
defparam \ULAR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[13]~I (
	.datain(\inst6|Mux18~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[13]));
// synopsys translate_off
defparam \ULAR[13]~I .input_async_reset = "none";
defparam \ULAR[13]~I .input_power_up = "low";
defparam \ULAR[13]~I .input_register_mode = "none";
defparam \ULAR[13]~I .input_sync_reset = "none";
defparam \ULAR[13]~I .oe_async_reset = "none";
defparam \ULAR[13]~I .oe_power_up = "low";
defparam \ULAR[13]~I .oe_register_mode = "none";
defparam \ULAR[13]~I .oe_sync_reset = "none";
defparam \ULAR[13]~I .operation_mode = "output";
defparam \ULAR[13]~I .output_async_reset = "none";
defparam \ULAR[13]~I .output_power_up = "low";
defparam \ULAR[13]~I .output_register_mode = "none";
defparam \ULAR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[12]~I (
	.datain(\inst6|Mux19~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[12]));
// synopsys translate_off
defparam \ULAR[12]~I .input_async_reset = "none";
defparam \ULAR[12]~I .input_power_up = "low";
defparam \ULAR[12]~I .input_register_mode = "none";
defparam \ULAR[12]~I .input_sync_reset = "none";
defparam \ULAR[12]~I .oe_async_reset = "none";
defparam \ULAR[12]~I .oe_power_up = "low";
defparam \ULAR[12]~I .oe_register_mode = "none";
defparam \ULAR[12]~I .oe_sync_reset = "none";
defparam \ULAR[12]~I .operation_mode = "output";
defparam \ULAR[12]~I .output_async_reset = "none";
defparam \ULAR[12]~I .output_power_up = "low";
defparam \ULAR[12]~I .output_register_mode = "none";
defparam \ULAR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[11]~I (
	.datain(\inst6|Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[11]));
// synopsys translate_off
defparam \ULAR[11]~I .input_async_reset = "none";
defparam \ULAR[11]~I .input_power_up = "low";
defparam \ULAR[11]~I .input_register_mode = "none";
defparam \ULAR[11]~I .input_sync_reset = "none";
defparam \ULAR[11]~I .oe_async_reset = "none";
defparam \ULAR[11]~I .oe_power_up = "low";
defparam \ULAR[11]~I .oe_register_mode = "none";
defparam \ULAR[11]~I .oe_sync_reset = "none";
defparam \ULAR[11]~I .operation_mode = "output";
defparam \ULAR[11]~I .output_async_reset = "none";
defparam \ULAR[11]~I .output_power_up = "low";
defparam \ULAR[11]~I .output_register_mode = "none";
defparam \ULAR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[10]~I (
	.datain(\inst6|Mux21~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[10]));
// synopsys translate_off
defparam \ULAR[10]~I .input_async_reset = "none";
defparam \ULAR[10]~I .input_power_up = "low";
defparam \ULAR[10]~I .input_register_mode = "none";
defparam \ULAR[10]~I .input_sync_reset = "none";
defparam \ULAR[10]~I .oe_async_reset = "none";
defparam \ULAR[10]~I .oe_power_up = "low";
defparam \ULAR[10]~I .oe_register_mode = "none";
defparam \ULAR[10]~I .oe_sync_reset = "none";
defparam \ULAR[10]~I .operation_mode = "output";
defparam \ULAR[10]~I .output_async_reset = "none";
defparam \ULAR[10]~I .output_power_up = "low";
defparam \ULAR[10]~I .output_register_mode = "none";
defparam \ULAR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[9]~I (
	.datain(\inst6|Mux22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[9]));
// synopsys translate_off
defparam \ULAR[9]~I .input_async_reset = "none";
defparam \ULAR[9]~I .input_power_up = "low";
defparam \ULAR[9]~I .input_register_mode = "none";
defparam \ULAR[9]~I .input_sync_reset = "none";
defparam \ULAR[9]~I .oe_async_reset = "none";
defparam \ULAR[9]~I .oe_power_up = "low";
defparam \ULAR[9]~I .oe_register_mode = "none";
defparam \ULAR[9]~I .oe_sync_reset = "none";
defparam \ULAR[9]~I .operation_mode = "output";
defparam \ULAR[9]~I .output_async_reset = "none";
defparam \ULAR[9]~I .output_power_up = "low";
defparam \ULAR[9]~I .output_register_mode = "none";
defparam \ULAR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[8]~I (
	.datain(\inst6|Mux23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[8]));
// synopsys translate_off
defparam \ULAR[8]~I .input_async_reset = "none";
defparam \ULAR[8]~I .input_power_up = "low";
defparam \ULAR[8]~I .input_register_mode = "none";
defparam \ULAR[8]~I .input_sync_reset = "none";
defparam \ULAR[8]~I .oe_async_reset = "none";
defparam \ULAR[8]~I .oe_power_up = "low";
defparam \ULAR[8]~I .oe_register_mode = "none";
defparam \ULAR[8]~I .oe_sync_reset = "none";
defparam \ULAR[8]~I .operation_mode = "output";
defparam \ULAR[8]~I .output_async_reset = "none";
defparam \ULAR[8]~I .output_power_up = "low";
defparam \ULAR[8]~I .output_register_mode = "none";
defparam \ULAR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[7]~I (
	.datain(\inst6|Mux24~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[7]));
// synopsys translate_off
defparam \ULAR[7]~I .input_async_reset = "none";
defparam \ULAR[7]~I .input_power_up = "low";
defparam \ULAR[7]~I .input_register_mode = "none";
defparam \ULAR[7]~I .input_sync_reset = "none";
defparam \ULAR[7]~I .oe_async_reset = "none";
defparam \ULAR[7]~I .oe_power_up = "low";
defparam \ULAR[7]~I .oe_register_mode = "none";
defparam \ULAR[7]~I .oe_sync_reset = "none";
defparam \ULAR[7]~I .operation_mode = "output";
defparam \ULAR[7]~I .output_async_reset = "none";
defparam \ULAR[7]~I .output_power_up = "low";
defparam \ULAR[7]~I .output_register_mode = "none";
defparam \ULAR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[6]~I (
	.datain(\inst6|Mux25~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[6]));
// synopsys translate_off
defparam \ULAR[6]~I .input_async_reset = "none";
defparam \ULAR[6]~I .input_power_up = "low";
defparam \ULAR[6]~I .input_register_mode = "none";
defparam \ULAR[6]~I .input_sync_reset = "none";
defparam \ULAR[6]~I .oe_async_reset = "none";
defparam \ULAR[6]~I .oe_power_up = "low";
defparam \ULAR[6]~I .oe_register_mode = "none";
defparam \ULAR[6]~I .oe_sync_reset = "none";
defparam \ULAR[6]~I .operation_mode = "output";
defparam \ULAR[6]~I .output_async_reset = "none";
defparam \ULAR[6]~I .output_power_up = "low";
defparam \ULAR[6]~I .output_register_mode = "none";
defparam \ULAR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[5]~I (
	.datain(\inst6|Mux26~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[5]));
// synopsys translate_off
defparam \ULAR[5]~I .input_async_reset = "none";
defparam \ULAR[5]~I .input_power_up = "low";
defparam \ULAR[5]~I .input_register_mode = "none";
defparam \ULAR[5]~I .input_sync_reset = "none";
defparam \ULAR[5]~I .oe_async_reset = "none";
defparam \ULAR[5]~I .oe_power_up = "low";
defparam \ULAR[5]~I .oe_register_mode = "none";
defparam \ULAR[5]~I .oe_sync_reset = "none";
defparam \ULAR[5]~I .operation_mode = "output";
defparam \ULAR[5]~I .output_async_reset = "none";
defparam \ULAR[5]~I .output_power_up = "low";
defparam \ULAR[5]~I .output_register_mode = "none";
defparam \ULAR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[4]~I (
	.datain(\inst6|Mux27~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[4]));
// synopsys translate_off
defparam \ULAR[4]~I .input_async_reset = "none";
defparam \ULAR[4]~I .input_power_up = "low";
defparam \ULAR[4]~I .input_register_mode = "none";
defparam \ULAR[4]~I .input_sync_reset = "none";
defparam \ULAR[4]~I .oe_async_reset = "none";
defparam \ULAR[4]~I .oe_power_up = "low";
defparam \ULAR[4]~I .oe_register_mode = "none";
defparam \ULAR[4]~I .oe_sync_reset = "none";
defparam \ULAR[4]~I .operation_mode = "output";
defparam \ULAR[4]~I .output_async_reset = "none";
defparam \ULAR[4]~I .output_power_up = "low";
defparam \ULAR[4]~I .output_register_mode = "none";
defparam \ULAR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[3]~I (
	.datain(\inst6|Mux28~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[3]));
// synopsys translate_off
defparam \ULAR[3]~I .input_async_reset = "none";
defparam \ULAR[3]~I .input_power_up = "low";
defparam \ULAR[3]~I .input_register_mode = "none";
defparam \ULAR[3]~I .input_sync_reset = "none";
defparam \ULAR[3]~I .oe_async_reset = "none";
defparam \ULAR[3]~I .oe_power_up = "low";
defparam \ULAR[3]~I .oe_register_mode = "none";
defparam \ULAR[3]~I .oe_sync_reset = "none";
defparam \ULAR[3]~I .operation_mode = "output";
defparam \ULAR[3]~I .output_async_reset = "none";
defparam \ULAR[3]~I .output_power_up = "low";
defparam \ULAR[3]~I .output_register_mode = "none";
defparam \ULAR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[2]~I (
	.datain(\inst6|Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[2]));
// synopsys translate_off
defparam \ULAR[2]~I .input_async_reset = "none";
defparam \ULAR[2]~I .input_power_up = "low";
defparam \ULAR[2]~I .input_register_mode = "none";
defparam \ULAR[2]~I .input_sync_reset = "none";
defparam \ULAR[2]~I .oe_async_reset = "none";
defparam \ULAR[2]~I .oe_power_up = "low";
defparam \ULAR[2]~I .oe_register_mode = "none";
defparam \ULAR[2]~I .oe_sync_reset = "none";
defparam \ULAR[2]~I .operation_mode = "output";
defparam \ULAR[2]~I .output_async_reset = "none";
defparam \ULAR[2]~I .output_power_up = "low";
defparam \ULAR[2]~I .output_register_mode = "none";
defparam \ULAR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[1]~I (
	.datain(\inst6|Mux30~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[1]));
// synopsys translate_off
defparam \ULAR[1]~I .input_async_reset = "none";
defparam \ULAR[1]~I .input_power_up = "low";
defparam \ULAR[1]~I .input_register_mode = "none";
defparam \ULAR[1]~I .input_sync_reset = "none";
defparam \ULAR[1]~I .oe_async_reset = "none";
defparam \ULAR[1]~I .oe_power_up = "low";
defparam \ULAR[1]~I .oe_register_mode = "none";
defparam \ULAR[1]~I .oe_sync_reset = "none";
defparam \ULAR[1]~I .operation_mode = "output";
defparam \ULAR[1]~I .output_async_reset = "none";
defparam \ULAR[1]~I .output_power_up = "low";
defparam \ULAR[1]~I .output_register_mode = "none";
defparam \ULAR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[0]~I (
	.datain(\inst6|Mux31~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[0]));
// synopsys translate_off
defparam \ULAR[0]~I .input_async_reset = "none";
defparam \ULAR[0]~I .input_power_up = "low";
defparam \ULAR[0]~I .input_register_mode = "none";
defparam \ULAR[0]~I .input_sync_reset = "none";
defparam \ULAR[0]~I .oe_async_reset = "none";
defparam \ULAR[0]~I .oe_power_up = "low";
defparam \ULAR[0]~I .oe_register_mode = "none";
defparam \ULAR[0]~I .oe_sync_reset = "none";
defparam \ULAR[0]~I .operation_mode = "output";
defparam \ULAR[0]~I .output_async_reset = "none";
defparam \ULAR[0]~I .output_power_up = "low";
defparam \ULAR[0]~I .output_register_mode = "none";
defparam \ULAR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[31]~I (
	.datain(\inst4|registers[0][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[31]));
// synopsys translate_off
defparam \zero[31]~I .input_async_reset = "none";
defparam \zero[31]~I .input_power_up = "low";
defparam \zero[31]~I .input_register_mode = "none";
defparam \zero[31]~I .input_sync_reset = "none";
defparam \zero[31]~I .oe_async_reset = "none";
defparam \zero[31]~I .oe_power_up = "low";
defparam \zero[31]~I .oe_register_mode = "none";
defparam \zero[31]~I .oe_sync_reset = "none";
defparam \zero[31]~I .operation_mode = "output";
defparam \zero[31]~I .output_async_reset = "none";
defparam \zero[31]~I .output_power_up = "low";
defparam \zero[31]~I .output_register_mode = "none";
defparam \zero[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[30]~I (
	.datain(\inst4|registers[0][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[30]));
// synopsys translate_off
defparam \zero[30]~I .input_async_reset = "none";
defparam \zero[30]~I .input_power_up = "low";
defparam \zero[30]~I .input_register_mode = "none";
defparam \zero[30]~I .input_sync_reset = "none";
defparam \zero[30]~I .oe_async_reset = "none";
defparam \zero[30]~I .oe_power_up = "low";
defparam \zero[30]~I .oe_register_mode = "none";
defparam \zero[30]~I .oe_sync_reset = "none";
defparam \zero[30]~I .operation_mode = "output";
defparam \zero[30]~I .output_async_reset = "none";
defparam \zero[30]~I .output_power_up = "low";
defparam \zero[30]~I .output_register_mode = "none";
defparam \zero[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[29]~I (
	.datain(\inst4|registers[0][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[29]));
// synopsys translate_off
defparam \zero[29]~I .input_async_reset = "none";
defparam \zero[29]~I .input_power_up = "low";
defparam \zero[29]~I .input_register_mode = "none";
defparam \zero[29]~I .input_sync_reset = "none";
defparam \zero[29]~I .oe_async_reset = "none";
defparam \zero[29]~I .oe_power_up = "low";
defparam \zero[29]~I .oe_register_mode = "none";
defparam \zero[29]~I .oe_sync_reset = "none";
defparam \zero[29]~I .operation_mode = "output";
defparam \zero[29]~I .output_async_reset = "none";
defparam \zero[29]~I .output_power_up = "low";
defparam \zero[29]~I .output_register_mode = "none";
defparam \zero[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[28]~I (
	.datain(\inst4|registers[0][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[28]));
// synopsys translate_off
defparam \zero[28]~I .input_async_reset = "none";
defparam \zero[28]~I .input_power_up = "low";
defparam \zero[28]~I .input_register_mode = "none";
defparam \zero[28]~I .input_sync_reset = "none";
defparam \zero[28]~I .oe_async_reset = "none";
defparam \zero[28]~I .oe_power_up = "low";
defparam \zero[28]~I .oe_register_mode = "none";
defparam \zero[28]~I .oe_sync_reset = "none";
defparam \zero[28]~I .operation_mode = "output";
defparam \zero[28]~I .output_async_reset = "none";
defparam \zero[28]~I .output_power_up = "low";
defparam \zero[28]~I .output_register_mode = "none";
defparam \zero[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[27]~I (
	.datain(\inst4|registers[0][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[27]));
// synopsys translate_off
defparam \zero[27]~I .input_async_reset = "none";
defparam \zero[27]~I .input_power_up = "low";
defparam \zero[27]~I .input_register_mode = "none";
defparam \zero[27]~I .input_sync_reset = "none";
defparam \zero[27]~I .oe_async_reset = "none";
defparam \zero[27]~I .oe_power_up = "low";
defparam \zero[27]~I .oe_register_mode = "none";
defparam \zero[27]~I .oe_sync_reset = "none";
defparam \zero[27]~I .operation_mode = "output";
defparam \zero[27]~I .output_async_reset = "none";
defparam \zero[27]~I .output_power_up = "low";
defparam \zero[27]~I .output_register_mode = "none";
defparam \zero[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[26]~I (
	.datain(\inst4|registers[0][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[26]));
// synopsys translate_off
defparam \zero[26]~I .input_async_reset = "none";
defparam \zero[26]~I .input_power_up = "low";
defparam \zero[26]~I .input_register_mode = "none";
defparam \zero[26]~I .input_sync_reset = "none";
defparam \zero[26]~I .oe_async_reset = "none";
defparam \zero[26]~I .oe_power_up = "low";
defparam \zero[26]~I .oe_register_mode = "none";
defparam \zero[26]~I .oe_sync_reset = "none";
defparam \zero[26]~I .operation_mode = "output";
defparam \zero[26]~I .output_async_reset = "none";
defparam \zero[26]~I .output_power_up = "low";
defparam \zero[26]~I .output_register_mode = "none";
defparam \zero[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[25]~I (
	.datain(\inst4|registers[0][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[25]));
// synopsys translate_off
defparam \zero[25]~I .input_async_reset = "none";
defparam \zero[25]~I .input_power_up = "low";
defparam \zero[25]~I .input_register_mode = "none";
defparam \zero[25]~I .input_sync_reset = "none";
defparam \zero[25]~I .oe_async_reset = "none";
defparam \zero[25]~I .oe_power_up = "low";
defparam \zero[25]~I .oe_register_mode = "none";
defparam \zero[25]~I .oe_sync_reset = "none";
defparam \zero[25]~I .operation_mode = "output";
defparam \zero[25]~I .output_async_reset = "none";
defparam \zero[25]~I .output_power_up = "low";
defparam \zero[25]~I .output_register_mode = "none";
defparam \zero[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[24]~I (
	.datain(\inst4|registers[0][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[24]));
// synopsys translate_off
defparam \zero[24]~I .input_async_reset = "none";
defparam \zero[24]~I .input_power_up = "low";
defparam \zero[24]~I .input_register_mode = "none";
defparam \zero[24]~I .input_sync_reset = "none";
defparam \zero[24]~I .oe_async_reset = "none";
defparam \zero[24]~I .oe_power_up = "low";
defparam \zero[24]~I .oe_register_mode = "none";
defparam \zero[24]~I .oe_sync_reset = "none";
defparam \zero[24]~I .operation_mode = "output";
defparam \zero[24]~I .output_async_reset = "none";
defparam \zero[24]~I .output_power_up = "low";
defparam \zero[24]~I .output_register_mode = "none";
defparam \zero[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[23]~I (
	.datain(\inst4|registers[0][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[23]));
// synopsys translate_off
defparam \zero[23]~I .input_async_reset = "none";
defparam \zero[23]~I .input_power_up = "low";
defparam \zero[23]~I .input_register_mode = "none";
defparam \zero[23]~I .input_sync_reset = "none";
defparam \zero[23]~I .oe_async_reset = "none";
defparam \zero[23]~I .oe_power_up = "low";
defparam \zero[23]~I .oe_register_mode = "none";
defparam \zero[23]~I .oe_sync_reset = "none";
defparam \zero[23]~I .operation_mode = "output";
defparam \zero[23]~I .output_async_reset = "none";
defparam \zero[23]~I .output_power_up = "low";
defparam \zero[23]~I .output_register_mode = "none";
defparam \zero[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[22]~I (
	.datain(\inst4|registers[0][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[22]));
// synopsys translate_off
defparam \zero[22]~I .input_async_reset = "none";
defparam \zero[22]~I .input_power_up = "low";
defparam \zero[22]~I .input_register_mode = "none";
defparam \zero[22]~I .input_sync_reset = "none";
defparam \zero[22]~I .oe_async_reset = "none";
defparam \zero[22]~I .oe_power_up = "low";
defparam \zero[22]~I .oe_register_mode = "none";
defparam \zero[22]~I .oe_sync_reset = "none";
defparam \zero[22]~I .operation_mode = "output";
defparam \zero[22]~I .output_async_reset = "none";
defparam \zero[22]~I .output_power_up = "low";
defparam \zero[22]~I .output_register_mode = "none";
defparam \zero[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[21]~I (
	.datain(\inst4|registers[0][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[21]));
// synopsys translate_off
defparam \zero[21]~I .input_async_reset = "none";
defparam \zero[21]~I .input_power_up = "low";
defparam \zero[21]~I .input_register_mode = "none";
defparam \zero[21]~I .input_sync_reset = "none";
defparam \zero[21]~I .oe_async_reset = "none";
defparam \zero[21]~I .oe_power_up = "low";
defparam \zero[21]~I .oe_register_mode = "none";
defparam \zero[21]~I .oe_sync_reset = "none";
defparam \zero[21]~I .operation_mode = "output";
defparam \zero[21]~I .output_async_reset = "none";
defparam \zero[21]~I .output_power_up = "low";
defparam \zero[21]~I .output_register_mode = "none";
defparam \zero[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[20]~I (
	.datain(\inst4|registers[0][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[20]));
// synopsys translate_off
defparam \zero[20]~I .input_async_reset = "none";
defparam \zero[20]~I .input_power_up = "low";
defparam \zero[20]~I .input_register_mode = "none";
defparam \zero[20]~I .input_sync_reset = "none";
defparam \zero[20]~I .oe_async_reset = "none";
defparam \zero[20]~I .oe_power_up = "low";
defparam \zero[20]~I .oe_register_mode = "none";
defparam \zero[20]~I .oe_sync_reset = "none";
defparam \zero[20]~I .operation_mode = "output";
defparam \zero[20]~I .output_async_reset = "none";
defparam \zero[20]~I .output_power_up = "low";
defparam \zero[20]~I .output_register_mode = "none";
defparam \zero[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[19]~I (
	.datain(\inst4|registers[0][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[19]));
// synopsys translate_off
defparam \zero[19]~I .input_async_reset = "none";
defparam \zero[19]~I .input_power_up = "low";
defparam \zero[19]~I .input_register_mode = "none";
defparam \zero[19]~I .input_sync_reset = "none";
defparam \zero[19]~I .oe_async_reset = "none";
defparam \zero[19]~I .oe_power_up = "low";
defparam \zero[19]~I .oe_register_mode = "none";
defparam \zero[19]~I .oe_sync_reset = "none";
defparam \zero[19]~I .operation_mode = "output";
defparam \zero[19]~I .output_async_reset = "none";
defparam \zero[19]~I .output_power_up = "low";
defparam \zero[19]~I .output_register_mode = "none";
defparam \zero[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[18]~I (
	.datain(\inst4|registers[0][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[18]));
// synopsys translate_off
defparam \zero[18]~I .input_async_reset = "none";
defparam \zero[18]~I .input_power_up = "low";
defparam \zero[18]~I .input_register_mode = "none";
defparam \zero[18]~I .input_sync_reset = "none";
defparam \zero[18]~I .oe_async_reset = "none";
defparam \zero[18]~I .oe_power_up = "low";
defparam \zero[18]~I .oe_register_mode = "none";
defparam \zero[18]~I .oe_sync_reset = "none";
defparam \zero[18]~I .operation_mode = "output";
defparam \zero[18]~I .output_async_reset = "none";
defparam \zero[18]~I .output_power_up = "low";
defparam \zero[18]~I .output_register_mode = "none";
defparam \zero[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[17]~I (
	.datain(\inst4|registers[0][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[17]));
// synopsys translate_off
defparam \zero[17]~I .input_async_reset = "none";
defparam \zero[17]~I .input_power_up = "low";
defparam \zero[17]~I .input_register_mode = "none";
defparam \zero[17]~I .input_sync_reset = "none";
defparam \zero[17]~I .oe_async_reset = "none";
defparam \zero[17]~I .oe_power_up = "low";
defparam \zero[17]~I .oe_register_mode = "none";
defparam \zero[17]~I .oe_sync_reset = "none";
defparam \zero[17]~I .operation_mode = "output";
defparam \zero[17]~I .output_async_reset = "none";
defparam \zero[17]~I .output_power_up = "low";
defparam \zero[17]~I .output_register_mode = "none";
defparam \zero[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[16]~I (
	.datain(\inst4|registers[0][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[16]));
// synopsys translate_off
defparam \zero[16]~I .input_async_reset = "none";
defparam \zero[16]~I .input_power_up = "low";
defparam \zero[16]~I .input_register_mode = "none";
defparam \zero[16]~I .input_sync_reset = "none";
defparam \zero[16]~I .oe_async_reset = "none";
defparam \zero[16]~I .oe_power_up = "low";
defparam \zero[16]~I .oe_register_mode = "none";
defparam \zero[16]~I .oe_sync_reset = "none";
defparam \zero[16]~I .operation_mode = "output";
defparam \zero[16]~I .output_async_reset = "none";
defparam \zero[16]~I .output_power_up = "low";
defparam \zero[16]~I .output_register_mode = "none";
defparam \zero[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[15]~I (
	.datain(\inst4|registers[0][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[15]));
// synopsys translate_off
defparam \zero[15]~I .input_async_reset = "none";
defparam \zero[15]~I .input_power_up = "low";
defparam \zero[15]~I .input_register_mode = "none";
defparam \zero[15]~I .input_sync_reset = "none";
defparam \zero[15]~I .oe_async_reset = "none";
defparam \zero[15]~I .oe_power_up = "low";
defparam \zero[15]~I .oe_register_mode = "none";
defparam \zero[15]~I .oe_sync_reset = "none";
defparam \zero[15]~I .operation_mode = "output";
defparam \zero[15]~I .output_async_reset = "none";
defparam \zero[15]~I .output_power_up = "low";
defparam \zero[15]~I .output_register_mode = "none";
defparam \zero[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[14]~I (
	.datain(\inst4|registers[0][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[14]));
// synopsys translate_off
defparam \zero[14]~I .input_async_reset = "none";
defparam \zero[14]~I .input_power_up = "low";
defparam \zero[14]~I .input_register_mode = "none";
defparam \zero[14]~I .input_sync_reset = "none";
defparam \zero[14]~I .oe_async_reset = "none";
defparam \zero[14]~I .oe_power_up = "low";
defparam \zero[14]~I .oe_register_mode = "none";
defparam \zero[14]~I .oe_sync_reset = "none";
defparam \zero[14]~I .operation_mode = "output";
defparam \zero[14]~I .output_async_reset = "none";
defparam \zero[14]~I .output_power_up = "low";
defparam \zero[14]~I .output_register_mode = "none";
defparam \zero[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[13]~I (
	.datain(\inst4|registers[0][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[13]));
// synopsys translate_off
defparam \zero[13]~I .input_async_reset = "none";
defparam \zero[13]~I .input_power_up = "low";
defparam \zero[13]~I .input_register_mode = "none";
defparam \zero[13]~I .input_sync_reset = "none";
defparam \zero[13]~I .oe_async_reset = "none";
defparam \zero[13]~I .oe_power_up = "low";
defparam \zero[13]~I .oe_register_mode = "none";
defparam \zero[13]~I .oe_sync_reset = "none";
defparam \zero[13]~I .operation_mode = "output";
defparam \zero[13]~I .output_async_reset = "none";
defparam \zero[13]~I .output_power_up = "low";
defparam \zero[13]~I .output_register_mode = "none";
defparam \zero[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[12]~I (
	.datain(\inst4|registers[0][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[12]));
// synopsys translate_off
defparam \zero[12]~I .input_async_reset = "none";
defparam \zero[12]~I .input_power_up = "low";
defparam \zero[12]~I .input_register_mode = "none";
defparam \zero[12]~I .input_sync_reset = "none";
defparam \zero[12]~I .oe_async_reset = "none";
defparam \zero[12]~I .oe_power_up = "low";
defparam \zero[12]~I .oe_register_mode = "none";
defparam \zero[12]~I .oe_sync_reset = "none";
defparam \zero[12]~I .operation_mode = "output";
defparam \zero[12]~I .output_async_reset = "none";
defparam \zero[12]~I .output_power_up = "low";
defparam \zero[12]~I .output_register_mode = "none";
defparam \zero[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[11]~I (
	.datain(\inst4|registers[0][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[11]));
// synopsys translate_off
defparam \zero[11]~I .input_async_reset = "none";
defparam \zero[11]~I .input_power_up = "low";
defparam \zero[11]~I .input_register_mode = "none";
defparam \zero[11]~I .input_sync_reset = "none";
defparam \zero[11]~I .oe_async_reset = "none";
defparam \zero[11]~I .oe_power_up = "low";
defparam \zero[11]~I .oe_register_mode = "none";
defparam \zero[11]~I .oe_sync_reset = "none";
defparam \zero[11]~I .operation_mode = "output";
defparam \zero[11]~I .output_async_reset = "none";
defparam \zero[11]~I .output_power_up = "low";
defparam \zero[11]~I .output_register_mode = "none";
defparam \zero[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[10]~I (
	.datain(\inst4|registers[0][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[10]));
// synopsys translate_off
defparam \zero[10]~I .input_async_reset = "none";
defparam \zero[10]~I .input_power_up = "low";
defparam \zero[10]~I .input_register_mode = "none";
defparam \zero[10]~I .input_sync_reset = "none";
defparam \zero[10]~I .oe_async_reset = "none";
defparam \zero[10]~I .oe_power_up = "low";
defparam \zero[10]~I .oe_register_mode = "none";
defparam \zero[10]~I .oe_sync_reset = "none";
defparam \zero[10]~I .operation_mode = "output";
defparam \zero[10]~I .output_async_reset = "none";
defparam \zero[10]~I .output_power_up = "low";
defparam \zero[10]~I .output_register_mode = "none";
defparam \zero[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[9]~I (
	.datain(\inst4|registers[0][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[9]));
// synopsys translate_off
defparam \zero[9]~I .input_async_reset = "none";
defparam \zero[9]~I .input_power_up = "low";
defparam \zero[9]~I .input_register_mode = "none";
defparam \zero[9]~I .input_sync_reset = "none";
defparam \zero[9]~I .oe_async_reset = "none";
defparam \zero[9]~I .oe_power_up = "low";
defparam \zero[9]~I .oe_register_mode = "none";
defparam \zero[9]~I .oe_sync_reset = "none";
defparam \zero[9]~I .operation_mode = "output";
defparam \zero[9]~I .output_async_reset = "none";
defparam \zero[9]~I .output_power_up = "low";
defparam \zero[9]~I .output_register_mode = "none";
defparam \zero[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[8]~I (
	.datain(\inst4|registers[0][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[8]));
// synopsys translate_off
defparam \zero[8]~I .input_async_reset = "none";
defparam \zero[8]~I .input_power_up = "low";
defparam \zero[8]~I .input_register_mode = "none";
defparam \zero[8]~I .input_sync_reset = "none";
defparam \zero[8]~I .oe_async_reset = "none";
defparam \zero[8]~I .oe_power_up = "low";
defparam \zero[8]~I .oe_register_mode = "none";
defparam \zero[8]~I .oe_sync_reset = "none";
defparam \zero[8]~I .operation_mode = "output";
defparam \zero[8]~I .output_async_reset = "none";
defparam \zero[8]~I .output_power_up = "low";
defparam \zero[8]~I .output_register_mode = "none";
defparam \zero[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[7]~I (
	.datain(\inst4|registers[0][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[7]));
// synopsys translate_off
defparam \zero[7]~I .input_async_reset = "none";
defparam \zero[7]~I .input_power_up = "low";
defparam \zero[7]~I .input_register_mode = "none";
defparam \zero[7]~I .input_sync_reset = "none";
defparam \zero[7]~I .oe_async_reset = "none";
defparam \zero[7]~I .oe_power_up = "low";
defparam \zero[7]~I .oe_register_mode = "none";
defparam \zero[7]~I .oe_sync_reset = "none";
defparam \zero[7]~I .operation_mode = "output";
defparam \zero[7]~I .output_async_reset = "none";
defparam \zero[7]~I .output_power_up = "low";
defparam \zero[7]~I .output_register_mode = "none";
defparam \zero[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[6]~I (
	.datain(\inst4|registers[0][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[6]));
// synopsys translate_off
defparam \zero[6]~I .input_async_reset = "none";
defparam \zero[6]~I .input_power_up = "low";
defparam \zero[6]~I .input_register_mode = "none";
defparam \zero[6]~I .input_sync_reset = "none";
defparam \zero[6]~I .oe_async_reset = "none";
defparam \zero[6]~I .oe_power_up = "low";
defparam \zero[6]~I .oe_register_mode = "none";
defparam \zero[6]~I .oe_sync_reset = "none";
defparam \zero[6]~I .operation_mode = "output";
defparam \zero[6]~I .output_async_reset = "none";
defparam \zero[6]~I .output_power_up = "low";
defparam \zero[6]~I .output_register_mode = "none";
defparam \zero[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[5]~I (
	.datain(\inst4|registers[0][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[5]));
// synopsys translate_off
defparam \zero[5]~I .input_async_reset = "none";
defparam \zero[5]~I .input_power_up = "low";
defparam \zero[5]~I .input_register_mode = "none";
defparam \zero[5]~I .input_sync_reset = "none";
defparam \zero[5]~I .oe_async_reset = "none";
defparam \zero[5]~I .oe_power_up = "low";
defparam \zero[5]~I .oe_register_mode = "none";
defparam \zero[5]~I .oe_sync_reset = "none";
defparam \zero[5]~I .operation_mode = "output";
defparam \zero[5]~I .output_async_reset = "none";
defparam \zero[5]~I .output_power_up = "low";
defparam \zero[5]~I .output_register_mode = "none";
defparam \zero[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[4]~I (
	.datain(\inst4|registers[0][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[4]));
// synopsys translate_off
defparam \zero[4]~I .input_async_reset = "none";
defparam \zero[4]~I .input_power_up = "low";
defparam \zero[4]~I .input_register_mode = "none";
defparam \zero[4]~I .input_sync_reset = "none";
defparam \zero[4]~I .oe_async_reset = "none";
defparam \zero[4]~I .oe_power_up = "low";
defparam \zero[4]~I .oe_register_mode = "none";
defparam \zero[4]~I .oe_sync_reset = "none";
defparam \zero[4]~I .operation_mode = "output";
defparam \zero[4]~I .output_async_reset = "none";
defparam \zero[4]~I .output_power_up = "low";
defparam \zero[4]~I .output_register_mode = "none";
defparam \zero[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[3]~I (
	.datain(\inst4|registers[0][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[3]));
// synopsys translate_off
defparam \zero[3]~I .input_async_reset = "none";
defparam \zero[3]~I .input_power_up = "low";
defparam \zero[3]~I .input_register_mode = "none";
defparam \zero[3]~I .input_sync_reset = "none";
defparam \zero[3]~I .oe_async_reset = "none";
defparam \zero[3]~I .oe_power_up = "low";
defparam \zero[3]~I .oe_register_mode = "none";
defparam \zero[3]~I .oe_sync_reset = "none";
defparam \zero[3]~I .operation_mode = "output";
defparam \zero[3]~I .output_async_reset = "none";
defparam \zero[3]~I .output_power_up = "low";
defparam \zero[3]~I .output_register_mode = "none";
defparam \zero[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[2]~I (
	.datain(\inst4|registers[0][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[2]));
// synopsys translate_off
defparam \zero[2]~I .input_async_reset = "none";
defparam \zero[2]~I .input_power_up = "low";
defparam \zero[2]~I .input_register_mode = "none";
defparam \zero[2]~I .input_sync_reset = "none";
defparam \zero[2]~I .oe_async_reset = "none";
defparam \zero[2]~I .oe_power_up = "low";
defparam \zero[2]~I .oe_register_mode = "none";
defparam \zero[2]~I .oe_sync_reset = "none";
defparam \zero[2]~I .operation_mode = "output";
defparam \zero[2]~I .output_async_reset = "none";
defparam \zero[2]~I .output_power_up = "low";
defparam \zero[2]~I .output_register_mode = "none";
defparam \zero[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[1]~I (
	.datain(\inst4|registers[0][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[1]));
// synopsys translate_off
defparam \zero[1]~I .input_async_reset = "none";
defparam \zero[1]~I .input_power_up = "low";
defparam \zero[1]~I .input_register_mode = "none";
defparam \zero[1]~I .input_sync_reset = "none";
defparam \zero[1]~I .oe_async_reset = "none";
defparam \zero[1]~I .oe_power_up = "low";
defparam \zero[1]~I .oe_register_mode = "none";
defparam \zero[1]~I .oe_sync_reset = "none";
defparam \zero[1]~I .operation_mode = "output";
defparam \zero[1]~I .output_async_reset = "none";
defparam \zero[1]~I .output_power_up = "low";
defparam \zero[1]~I .output_register_mode = "none";
defparam \zero[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero[0]~I (
	.datain(\inst4|registers[0][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero[0]));
// synopsys translate_off
defparam \zero[0]~I .input_async_reset = "none";
defparam \zero[0]~I .input_power_up = "low";
defparam \zero[0]~I .input_register_mode = "none";
defparam \zero[0]~I .input_sync_reset = "none";
defparam \zero[0]~I .oe_async_reset = "none";
defparam \zero[0]~I .oe_power_up = "low";
defparam \zero[0]~I .oe_register_mode = "none";
defparam \zero[0]~I .oe_sync_reset = "none";
defparam \zero[0]~I .operation_mode = "output";
defparam \zero[0]~I .output_async_reset = "none";
defparam \zero[0]~I .output_power_up = "low";
defparam \zero[0]~I .output_register_mode = "none";
defparam \zero[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
