addi $8 $8 100
Reg no.   Reg name        Content
     0       zero            0x0
     1         at            0x0
     2         v0            0x0
     3         v1            0x0
     4         a0            0x0
     5         a1            0x0
     6         a2            0x0
     7         a3            0x0
     8         t0           0x64
     9         t1            0x0
    10         t2            0x0
    11         t3            0x0
    12         t4            0x0
    13         t5            0x0
    14         t6            0x0
    15         t7            0x0
    16         s0            0x0
    17         s1            0x0
    18         s2            0x0
    19         s3            0x0
    20         s4            0x0
    21         s5            0x0
    22         s6            0x0
    23         s7            0x0
    24         t8            0x0
    25         t9            0x0
    26         k0            0x0
    27         k1            0x0
    28         gp            0x0
    29         sp            0x0
    30         fp            0x0
    31         ra            0x0
===================================================
        Total number of clock cycles :           1
      Number of instructions executed:           1
 Average clock cycles per instruction:           1
===================================================
Instruction         Executed
        lw        0  time(s)
        sw        0  time(s)
       add        0  time(s)
       sub        0  time(s)
       mul        0  time(s)
      addi        1  time(s)
         j        0  time(s)
       beq        0  time(s)
       bne        0  time(s)
       slt        0  time(s)
