{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:11 2010 " "Info: Processing started: Tue May 11 19:05:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259A " "Warning: Ignored assignments for entity \"8259A\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "F:/interface/8259Acyq/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "F:/interface/8259Acyq/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "F:/interface/8259Acyq/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_irr_a " "Info: Found entity 1: 8259A_irr_a" {  } { { "8259A_irr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_isr_a " "Info: Found entity 1: 8259A_isr_a" {  } { { "8259A_isr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_imr_a " "Info: Found entity 1: 8259A_imr_a" {  } { { "8259A_imr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "F:/interface/8259Acyq/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Info: Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(83) " "Warning (10230): Verilog HDL assignment warning at core.v(83): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(85) " "Warning (10230): Verilog HDL assignment warning at core.v(85): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(86) " "Warning (10230): Verilog HDL assignment warning at core.v(86): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(105) " "Warning (10230): Verilog HDL assignment warning at core.v(105): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(106) " "Warning (10230): Verilog HDL assignment warning at core.v(106): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag1 core.v(134) " "Warning (10235): Verilog HDL Always Construct warning at core.v(134): variable \"flag1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag1 core.v(136) " "Warning (10235): Verilog HDL Always Construct warning at core.v(136): variable \"flag1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(142) " "Warning (10235): Verilog HDL Always Construct warning at core.v(142): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag1 core.v(125) " "Warning (10240): Verilog HDL Always Construct warning at core.v(125): inferring latch(es) for variable \"flag1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag2 core.v(125) " "Warning (10240): Verilog HDL Always Construct warning at core.v(125): inferring latch(es) for variable \"flag2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(157) " "Warning (10235): Verilog HDL Always Construct warning at core.v(157): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(157) " "Warning (10235): Verilog HDL Always Construct warning at core.v(157): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(158) " "Warning (10235): Verilog HDL Always Construct warning at core.v(158): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(160) " "Warning (10235): Verilog HDL Always Construct warning at core.v(160): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(161) " "Warning (10235): Verilog HDL Always Construct warning at core.v(161): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(174) " "Warning (10235): Verilog HDL Always Construct warning at core.v(174): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(176) " "Warning (10235): Verilog HDL Always Construct warning at core.v(176): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(177) " "Warning (10235): Verilog HDL Always Construct warning at core.v(177): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(178) " "Warning (10235): Verilog HDL Always Construct warning at core.v(178): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(191) " "Warning (10235): Verilog HDL Always Construct warning at core.v(191): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(155) " "Warning (10240): Verilog HDL Always Construct warning at core.v(155): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(213) " "Warning (10235): Verilog HDL Always Construct warning at core.v(213): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(213) " "Warning (10235): Verilog HDL Always Construct warning at core.v(213): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(215) " "Warning (10235): Verilog HDL Always Construct warning at core.v(215): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(216) " "Warning (10235): Verilog HDL Always Construct warning at core.v(216): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(218) " "Warning (10235): Verilog HDL Always Construct warning at core.v(218): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(218) " "Warning (10270): Verilog HDL Case Statement warning at core.v(218): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(218) " "Info (10264): Verilog HDL Case Statement information at core.v(218): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(229) " "Warning (10235): Verilog HDL Always Construct warning at core.v(229): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(229) " "Warning (10235): Verilog HDL Always Construct warning at core.v(229): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(230) " "Warning (10235): Verilog HDL Always Construct warning at core.v(230): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(232) " "Warning (10235): Verilog HDL Always Construct warning at core.v(232): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(245) " "Warning (10235): Verilog HDL Always Construct warning at core.v(245): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(245) " "Warning (10270): Verilog HDL Case Statement warning at core.v(245): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 245 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(258) " "Warning (10235): Verilog HDL Always Construct warning at core.v(258): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(211) " "Warning (10240): Verilog HDL Always Construct warning at core.v(211): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(264) " "Warning (10230): Verilog HDL assignment warning at core.v(264): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(269) " "Warning (10230): Verilog HDL assignment warning at core.v(269): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(270) " "Warning (10230): Verilog HDL assignment warning at core.v(270): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(211) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(211) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(211) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(155) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(155) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(155) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(155) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(155) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(155) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(155) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(155) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2\[0\] core.v(132) " "Info (10041): Inferred latch for \"flag2\[0\]\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2\[1\] core.v(132) " "Info (10041): Inferred latch for \"flag2\[1\]\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.10 core.v(132) " "Info (10041): Inferred latch for \"flag1.10\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.01 core.v(132) " "Info (10041): Inferred latch for \"flag1.01\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.00 core.v(132) " "Info (10041): Inferred latch for \"flag1.00\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw4\[1\] core.v(92) " "Info (10041): Inferred latch for \"icw4\[1\]\" at core.v(92)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[3\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[3\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[4\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[4\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[5\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[5\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[6\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[6\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[7\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[7\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|core\|state 5 " "Info: State machine \"\|core\|state\" contains 5 states" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|core\|state " "Info: Selected Auto state machine encoding method for state machine \"\|core\|state\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|core\|state " "Info: Encoding result for state machine \"\|core\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0101 " "Info: Encoded state bit \"state.0101\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0100 " "Info: Encoded state bit \"state.0100\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0011 " "Info: Encoded state bit \"state.0011\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0010 " "Info: Encoded state bit \"state.0010\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0001 " "Info: Encoded state bit \"state.0001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0001 00000 " "Info: State \"\|core\|state.0001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0010 00011 " "Info: State \"\|core\|state.0010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0011 00101 " "Info: State \"\|core\|state.0011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0100 01001 " "Info: State \"\|core\|state.0100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0101 10001 " "Info: State \"\|core\|state.0101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[0\] " "Warning: Latch er\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[1\] " "Warning: Latch er\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[2\] " "Warning: Latch er\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[3\] " "Warning: Latch er\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[4\] " "Warning: Latch er\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[5\] " "Warning: Latch er\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[6\] " "Warning: Latch er\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[7\] " "Warning: Latch er\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[0\] " "Warning: Latch pri\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[1\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[1\] " "Warning: Latch pri\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[2\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[2\] " "Warning: Latch pri\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[4\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "flag1.01_782 " "Warning: Latch flag1.01_782 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag1.00_792 " "Warning: Ports D and ENA on the latch are fed by the same signal flag1.00_792" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "flag1.00_792 " "Warning: Latch flag1.00_792 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inta " "Warning: Ports D and ENA on the latch are fed by the same signal inta" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "freeze VCC " "Warning (13410): Pin \"freeze\" stuck at VCC" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~61 " "Info: Register \"state~61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~62 " "Info: Register \"state~62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~63 " "Info: Register \"state~63\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~64 " "Info: Register \"state~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259A " "Warning: Ignored assignments for entity \"8259A\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[0\] " "Warning (15610): No output dependent on input pin \"isrset\[0\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[1\] " "Warning (15610): No output dependent on input pin \"isrset\[1\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[2\] " "Warning (15610): No output dependent on input pin \"isrset\[2\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[3\] " "Warning (15610): No output dependent on input pin \"isrset\[3\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[4\] " "Warning (15610): No output dependent on input pin \"isrset\[4\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[5\] " "Warning (15610): No output dependent on input pin \"isrset\[5\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[6\] " "Warning (15610): No output dependent on input pin \"isrset\[6\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[7\] " "Warning (15610): No output dependent on input pin \"isrset\[7\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Info: Implemented 111 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:15 2010 " "Info: Processing ended: Tue May 11 19:05:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
