# systemverilog
SystemVerilog language examples

This repo is a collection of examples reflecting the best practices in
SystemVerilog, mainly oriented towards DV.

## [configs](configs/README.md)
This is an example of how SV configs can be used to make a multi-implementation
flow work in a easy way.
