Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 19 23:05:56 2022
| Host         : DESKTOP-8TG7GVV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           10          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.348        0.000                      0                   91        0.140        0.000                      0                   91        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk              {0.000 5.000}      10.000          100.000         
  clkfbout_uart_pll  {0.000 5.000}      10.000          100.000         
  uart_clk_uart_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_uart_pll                                                                                                                                                    8.592        0.000                       0                     3  
  uart_clk_uart_pll        7.348        0.000                      0                   91        0.140        0.000                      0                   91        4.600        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clkfbout_uart_pll                     
(none)             uart_clk_uart_pll                     
(none)                                uart_clk_uart_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_pll
  To Clock:  clkfbout_uart_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    uart_pll_inst0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_uart_pll
  To Clock:  uart_clk_uart_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.493ns (20.975%)  route 1.857ns (79.025%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.375     1.010    uart_rx_inst0/data_in
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379     9.199    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[1]/C
                         clock pessimism             -0.565     8.633    
                         clock uncertainty           -0.074     8.559    
    SLICE_X151Y123       FDCE (Setup_fdce_C_CE)      -0.201     8.358    uart_rx_inst0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.493ns (20.975%)  route 1.857ns (79.025%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.375     1.010    uart_rx_inst0/data_in
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379     9.199    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[6]/C
                         clock pessimism             -0.565     8.633    
                         clock uncertainty           -0.074     8.559    
    SLICE_X151Y123       FDCE (Setup_fdce_C_CE)      -0.201     8.358    uart_rx_inst0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.493ns (21.765%)  route 1.772ns (78.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 9.200 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.290     0.925    uart_rx_inst0/data_in
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.380     9.200    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[0]/C
                         clock pessimism             -0.565     8.634    
                         clock uncertainty           -0.074     8.560    
    SLICE_X151Y122       FDCE (Setup_fdce_C_CE)      -0.201     8.359    uart_rx_inst0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.493ns (21.765%)  route 1.772ns (78.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 9.200 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.290     0.925    uart_rx_inst0/data_in
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.380     9.200    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[2]/C
                         clock pessimism             -0.565     8.634    
                         clock uncertainty           -0.074     8.560    
    SLICE_X151Y122       FDCE (Setup_fdce_C_CE)      -0.201     8.359    uart_rx_inst0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.493ns (21.765%)  route 1.772ns (78.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 9.200 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.290     0.925    uart_rx_inst0/data_in
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.380     9.200    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/C
                         clock pessimism             -0.565     8.634    
                         clock uncertainty           -0.074     8.560    
    SLICE_X151Y122       FDCE (Setup_fdce_C_CE)      -0.201     8.359    uart_rx_inst0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.493ns (21.765%)  route 1.772ns (78.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 9.200 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.290     0.925    uart_rx_inst0/data_in
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.380     9.200    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
                         clock pessimism             -0.565     8.634    
                         clock uncertainty           -0.074     8.560    
    SLICE_X151Y122       FDCE (Setup_fdce_C_CE)      -0.201     8.359    uart_rx_inst0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_bit_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.136%)  route 1.829ns (83.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X150Y122       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 r  uart_rx_inst0/data_bit_cnt_reg[11]/Q
                         net (fo=2, routed)           0.557    -0.563    uart_rx_inst0/data_bit_cnt_reg_n_0_[11]
    SLICE_X150Y123       LUT4 (Prop_lut4_I1_O)        0.043    -0.520 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0/O
                         net (fo=6, routed)           0.536     0.016    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0_n_0
    SLICE_X151Y119       LUT5 (Prop_lut5_I4_O)        0.043     0.059 r  uart_rx_inst0/data_bit_cnt[15]_i_3/O
                         net (fo=1, routed)           0.346     0.405    uart_rx_inst0/data_bit_cnt[15]_i_3_n_0
    SLICE_X150Y119       LUT6 (Prop_lut6_I3_O)        0.043     0.448 r  uart_rx_inst0/data_bit_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.390     0.838    uart_rx_inst0/data_bit_cnt
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379     9.199    uart_rx_inst0/uart_clk
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[13]/C
                         clock pessimism             -0.565     8.633    
                         clock uncertainty           -0.074     8.559    
    SLICE_X150Y123       FDCE (Setup_fdce_C_CE)      -0.201     8.358    uart_rx_inst0/data_bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_bit_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.136%)  route 1.829ns (83.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X150Y122       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 r  uart_rx_inst0/data_bit_cnt_reg[11]/Q
                         net (fo=2, routed)           0.557    -0.563    uart_rx_inst0/data_bit_cnt_reg_n_0_[11]
    SLICE_X150Y123       LUT4 (Prop_lut4_I1_O)        0.043    -0.520 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0/O
                         net (fo=6, routed)           0.536     0.016    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0_n_0
    SLICE_X151Y119       LUT5 (Prop_lut5_I4_O)        0.043     0.059 r  uart_rx_inst0/data_bit_cnt[15]_i_3/O
                         net (fo=1, routed)           0.346     0.405    uart_rx_inst0/data_bit_cnt[15]_i_3_n_0
    SLICE_X150Y119       LUT6 (Prop_lut6_I3_O)        0.043     0.448 r  uart_rx_inst0/data_bit_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.390     0.838    uart_rx_inst0/data_bit_cnt
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379     9.199    uart_rx_inst0/uart_clk
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[14]/C
                         clock pessimism             -0.565     8.633    
                         clock uncertainty           -0.074     8.559    
    SLICE_X150Y123       FDCE (Setup_fdce_C_CE)      -0.201     8.358    uart_rx_inst0/data_bit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_bit_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.136%)  route 1.829ns (83.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X150Y122       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 r  uart_rx_inst0/data_bit_cnt_reg[11]/Q
                         net (fo=2, routed)           0.557    -0.563    uart_rx_inst0/data_bit_cnt_reg_n_0_[11]
    SLICE_X150Y123       LUT4 (Prop_lut4_I1_O)        0.043    -0.520 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0/O
                         net (fo=6, routed)           0.536     0.016    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_7__0_n_0
    SLICE_X151Y119       LUT5 (Prop_lut5_I4_O)        0.043     0.059 r  uart_rx_inst0/data_bit_cnt[15]_i_3/O
                         net (fo=1, routed)           0.346     0.405    uart_rx_inst0/data_bit_cnt[15]_i_3_n_0
    SLICE_X150Y119       LUT6 (Prop_lut6_I3_O)        0.043     0.448 r  uart_rx_inst0/data_bit_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.390     0.838    uart_rx_inst0/data_bit_cnt
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379     9.199    uart_rx_inst0/uart_clk
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[15]/C
                         clock pessimism             -0.565     8.633    
                         clock uncertainty           -0.074     8.559    
    SLICE_X150Y123       FDCE (Setup_fdce_C_CE)      -0.201     8.358    uart_rx_inst0/data_bit_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 uart_rx_inst0/data_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_clk_uart_pll rise@10.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.493ns (22.658%)  route 1.683ns (77.342%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 9.201 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -1.341    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDCE (Prop_fdce_C_Q)         0.259    -1.082 f  uart_rx_inst0/data_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.769    -0.313    uart_rx_inst0/data_bit_cnt_reg_n_0_[4]
    SLICE_X151Y119       LUT4 (Prop_lut4_I1_O)        0.054    -0.259 f  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0/O
                         net (fo=3, routed)           0.364     0.105    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_6__0_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I1_O)        0.137     0.242 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0/O
                         net (fo=7, routed)           0.350     0.591    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_4__0_n_0
    SLICE_X149Y121       LUT2 (Prop_lut2_I0_O)        0.043     0.634 r  uart_rx_inst0/data_in[7]_i_1/O
                         net (fo=8, routed)           0.201     0.835    uart_rx_inst0/data_in
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                     10.000    10.000 r  
    F17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422    11.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    12.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     6.382 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     7.737    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.820 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.381     9.201    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/C
                         clock pessimism             -0.565     8.635    
                         clock uncertainty           -0.074     8.561    
    SLICE_X151Y121       FDCE (Setup_fdce_C_CE)      -0.201     8.360    uart_rx_inst0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst0/data_load_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.514%)  route 0.111ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 r  uart_rx_inst0/data_in_reg[5]/Q
                         net (fo=4, routed)           0.111    -0.161    uart_rx_inst0/p_0_in[4]
    SLICE_X152Y122       LUT6 (Prop_lut6_I5_O)        0.028    -0.133 r  uart_rx_inst0/data_load[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    uart_tx_inst0/D[5]
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_tx_inst0/CLK
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[5]/C
                         clock pessimism             -0.100    -0.360    
    SLICE_X152Y122       FDCE (Hold_fdce_C_D)         0.087    -0.273    uart_tx_inst0/data_load_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.300%)  route 0.095ns (42.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.668    -0.369    uart_rx_inst0/uart_clk
    SLICE_X150Y119       FDCE                                         r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDCE (Prop_fdce_C_Q)         0.100    -0.269 r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/Q
                         net (fo=30, routed)          0.095    -0.174    uart_rx_inst0/stage_cnt__0[0]
    SLICE_X151Y119       LUT6 (Prop_lut6_I3_O)        0.028    -0.146 r  uart_rx_inst0/data_bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    uart_rx_inst0/data_bit_cnt[2]_i_1__0_n_0
    SLICE_X151Y119       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.886    -0.258    uart_rx_inst0/uart_clk
    SLICE_X151Y119       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[2]/C
                         clock pessimism             -0.101    -0.358    
    SLICE_X151Y119       FDCE (Hold_fdce_C_D)         0.061    -0.297    uart_rx_inst0/data_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.674%)  route 0.068ns (30.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.664    -0.373    uart_rx_inst0/uart_clk
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y121       FDCE (Prop_fdce_C_Q)         0.091    -0.282 r  uart_rx_inst0/data_cnt_reg[1]/Q
                         net (fo=3, routed)           0.068    -0.214    uart_rx_inst0/data_cnt_reg_n_0_[1]
    SLICE_X149Y121       LUT6 (Prop_lut6_I1_O)        0.066    -0.148 r  uart_rx_inst0/data_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    uart_rx_inst0/data_cnt[2]_i_1_n_0
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_rx_inst0/uart_clk
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[2]/C
                         clock pessimism             -0.113    -0.373    
    SLICE_X149Y121       FDCE (Hold_fdce_C_D)         0.060    -0.313    uart_rx_inst0/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst0/data_load_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.130ns (46.948%)  route 0.147ns (53.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.666    -0.371    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.100    -0.271 r  uart_rx_inst0/data_in_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.124    uart_rx_inst0/p_0_in[2]
    SLICE_X152Y122       LUT5 (Prop_lut5_I3_O)        0.030    -0.094 r  uart_rx_inst0/data_load[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    uart_tx_inst0/D[4]
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_tx_inst0/CLK
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[4]/C
                         clock pessimism             -0.100    -0.360    
    SLICE_X152Y122       FDCE (Hold_fdce_C_D)         0.096    -0.264    uart_tx_inst0/data_load_reg[4]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst0/data_load_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.562%)  route 0.147ns (53.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.666    -0.371    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.100    -0.271 r  uart_rx_inst0/data_in_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.124    uart_rx_inst0/p_0_in[2]
    SLICE_X152Y122       LUT4 (Prop_lut4_I3_O)        0.028    -0.096 r  uart_rx_inst0/data_load[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    uart_tx_inst0/D[3]
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_tx_inst0/CLK
    SLICE_X152Y122       FDCE                                         r  uart_tx_inst0/data_load_reg[3]/C
                         clock pessimism             -0.100    -0.360    
    SLICE_X152Y122       FDCE (Hold_fdce_C_D)         0.087    -0.273    uart_tx_inst0/data_load_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.836%)  route 0.133ns (57.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.664    -0.373    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y123       FDCE (Prop_fdce_C_Q)         0.100    -0.273 r  uart_rx_inst0/data_in_reg[6]/Q
                         net (fo=4, routed)           0.133    -0.140    uart_rx_inst0/p_0_in[5]
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
                         clock pessimism             -0.100    -0.360    
    SLICE_X151Y122       FDCE (Hold_fdce_C_D)         0.039    -0.321    uart_rx_inst0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.240%)  route 0.138ns (51.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.664    -0.373    uart_rx_inst0/uart_clk
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y121       FDCE (Prop_fdce_C_Q)         0.100    -0.273 r  uart_rx_inst0/data_cnt_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.135    uart_rx_inst0/data_cnt_reg_n_0_[0]
    SLICE_X149Y121       LUT5 (Prop_lut5_I0_O)        0.029    -0.106 r  uart_rx_inst0/data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    uart_rx_inst0/data_cnt[1]_i_1_n_0
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_rx_inst0/uart_clk
    SLICE_X149Y121       FDCE                                         r  uart_rx_inst0/data_cnt_reg[1]/C
                         clock pessimism             -0.113    -0.373    
    SLICE_X149Y121       FDCE (Hold_fdce_C_D)         0.075    -0.298    uart_rx_inst0/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_rx_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst0/data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.994%)  route 0.138ns (58.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 r  uart_rx_inst0/data_in_reg[5]/Q
                         net (fo=4, routed)           0.138    -0.134    uart_rx_inst0/p_0_in[4]
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.883    -0.261    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/C
                         clock pessimism             -0.112    -0.372    
    SLICE_X151Y122       FDCE (Hold_fdce_C_D)         0.041    -0.331    uart_rx_inst0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_tx_inst0/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst0/data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.129ns (47.331%)  route 0.144ns (52.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.663    -0.374    uart_tx_inst0/CLK
    SLICE_X151Y124       FDCE                                         r  uart_tx_inst0/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y124       FDCE (Prop_fdce_C_Q)         0.100    -0.274 r  uart_tx_inst0/data_cnt_reg[0]/Q
                         net (fo=6, routed)           0.144    -0.131    uart_tx_inst0/data_cnt_reg_n_0_[0]
    SLICE_X151Y124       LUT5 (Prop_lut5_I0_O)        0.029    -0.102 r  uart_tx_inst0/data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    uart_tx_inst0/data_cnt[1]_i_1_n_0
    SLICE_X151Y124       FDCE                                         r  uart_tx_inst0/data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.880    -0.264    uart_tx_inst0/CLK
    SLICE_X151Y124       FDCE                                         r  uart_tx_inst0/data_cnt_reg[1]/C
                         clock pessimism             -0.111    -0.374    
    SLICE_X151Y124       FDCE (Hold_fdce_C_D)         0.075    -0.299    uart_tx_inst0/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_tx_inst0/data_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst0/data_bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uart_clk_uart_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_uart_pll rise@0.000ns - uart_clk_uart_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.663    -0.374    uart_tx_inst0/CLK
    SLICE_X149Y122       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.274 f  uart_tx_inst0/data_bit_cnt_reg[0]/Q
                         net (fo=3, routed)           0.136    -0.138    uart_tx_inst0/data_bit_cnt_reg_n_0_[0]
    SLICE_X149Y122       LUT4 (Prop_lut4_I3_O)        0.028    -0.110 r  uart_tx_inst0/data_bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    uart_tx_inst0/data_bit_cnt[0]
    SLICE_X149Y122       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.882    -0.262    uart_tx_inst0/CLK
    SLICE_X149Y122       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[0]/C
                         clock pessimism             -0.113    -0.374    
    SLICE_X149Y122       FDCE (Hold_fdce_C_D)         0.060    -0.314    uart_tx_inst0/data_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_uart_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    uart_pll_inst0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y121   uart_rx_inst0/data_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y124   uart_tx_inst0/data_bit_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X149Y124   uart_tx_inst0/data_bit_cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y121   uart_rx_inst0/data_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y121   uart_rx_inst0/data_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y125   uart_tx_inst0/data_bit_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X149Y123   uart_tx_inst0/data_bit_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y119   uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y119   uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y119   uart_rx_inst0/FSM_sequential_stage_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y119   uart_rx_inst0/FSM_sequential_stage_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X149Y120   uart_rx_inst0/data_bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X149Y120   uart_rx_inst0/data_bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y122   uart_rx_inst0/data_bit_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y122   uart_rx_inst0/data_bit_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y122   uart_rx_inst0/data_bit_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X150Y122   uart_rx_inst0/data_bit_cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.030ns (2.026%)  route 1.451ns (97.974%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_pll fall edge)
                                                      5.000     5.000 f  
    F17                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     5.675 f  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     6.228    uart_pll_inst0/inst/sys_clk_uart_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039     3.189 f  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637     3.826    uart_pll_inst0/inst/clkfbout_uart_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.856 f  uart_pll_inst0/inst/clkf_buf/O
                         net (fo=1, routed)           0.814     4.670    uart_pll_inst0/inst/clkfbout_buf_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   f  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.703ns  (logic 0.083ns (3.071%)  route 2.620ns (96.929%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/clkfbout_uart_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkf_buf/O
                         net (fo=1, routed)           1.265    -0.915    uart_pll_inst0/inst/clkfbout_buf_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   r  uart_pll_inst0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk_uart_pll
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst0/uart_tx_r_reg/C
                            (rising edge-triggered cell FDPE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 3.564ns (46.912%)  route 4.033ns (53.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.510    -1.347    uart_tx_inst0/CLK
    SLICE_X152Y124       FDPE                                         r  uart_tx_inst0/uart_tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y124       FDPE (Prop_fdpe_C_Q)         0.259    -1.088 r  uart_tx_inst0/uart_tx_r_reg/Q
                         net (fo=1, routed)           4.033     2.945    uart_tx_OBUF
    M25                  OBUF (Prop_obuf_I_O)         3.305     6.250 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.250    uart_tx
    M25                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.539ns  (logic 2.374ns (42.867%)  route 3.165ns (57.133%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 f  uart_rx_inst0/data_in_reg[4]/Q
                         net (fo=5, routed)           0.636    -0.484    uart_rx_inst0/p_0_in[3]
    SLICE_X153Y119       LUT1 (Prop_lut1_I0_O)        0.043    -0.441 r  uart_rx_inst0/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.528     2.087    leds_OBUF[4]
    AE10                 OBUF (Prop_obuf_I_O)         2.108     4.196 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.196    leds[4]
    AE10                                                              r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 2.428ns (45.411%)  route 2.919ns (54.589%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -1.343    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.223    -1.120 f  uart_rx_inst0/data_in_reg[7]/Q
                         net (fo=3, routed)           0.533    -0.587    uart_rx_inst0/p_0_in[6]
    SLICE_X153Y119       LUT1 (Prop_lut1_I0_O)        0.043    -0.544 r  uart_rx_inst0/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.386     1.842    leds_OBUF[7]
    Y12                  OBUF (Prop_obuf_I_O)         2.162     4.005 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.005    leds[7]
    Y12                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.612ns  (logic 2.353ns (51.020%)  route 2.259ns (48.980%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -1.343    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.223    -1.120 f  uart_rx_inst0/data_in_reg[3]/Q
                         net (fo=6, routed)           0.519    -0.600    uart_rx_inst0/p_0_in[2]
    SLICE_X152Y117       LUT1 (Prop_lut1_I0_O)        0.043    -0.557 r  uart_rx_inst0/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.740     1.183    leds_OBUF[3]
    Y10                  OBUF (Prop_obuf_I_O)         2.087     3.270 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.270    leds[3]
    Y10                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 2.362ns (51.857%)  route 2.193ns (48.143%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 f  uart_rx_inst0/data_in_reg[2]/Q
                         net (fo=7, routed)           0.370    -0.751    uart_rx_inst0/p_0_in[1]
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.043    -0.708 r  uart_rx_inst0/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.823     1.115    leds_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         2.096     3.211 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.211    leds[2]
    W10                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.324ns  (logic 2.341ns (54.147%)  route 1.983ns (45.853%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 f  uart_rx_inst0/data_in_reg[5]/Q
                         net (fo=4, routed)           0.381    -0.739    uart_rx_inst0/p_0_in[4]
    SLICE_X152Y119       LUT1 (Prop_lut1_I0_O)        0.043    -0.696 r  uart_rx_inst0/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.601     0.905    leds_OBUF[5]
    W11                  OBUF (Prop_obuf_I_O)         2.075     2.981 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.981    leds[5]
    W11                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.309ns  (logic 2.345ns (54.421%)  route 1.964ns (45.579%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.511    -1.346    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y123       FDCE (Prop_fdce_C_Q)         0.223    -1.123 f  uart_rx_inst0/data_in_reg[6]/Q
                         net (fo=4, routed)           0.338    -0.784    uart_rx_inst0/p_0_in[5]
    SLICE_X153Y117       LUT1 (Prop_lut1_I0_O)        0.043    -0.741 r  uart_rx_inst0/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.626     0.884    leds_OBUF[6]
    V11                  OBUF (Prop_obuf_I_O)         2.079     2.964 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.964    leds[6]
    V11                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.244ns  (logic 2.383ns (56.143%)  route 1.861ns (43.857%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.511    -1.346    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y123       FDCE (Prop_fdce_C_Q)         0.223    -1.123 f  uart_rx_inst0/data_in_reg[1]/Q
                         net (fo=8, routed)           0.456    -0.667    uart_rx_inst0/p_0_in[0]
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.043    -0.624 r  uart_rx_inst0/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.406     0.782    leds_OBUF[1]
    AD5                  OBUF (Prop_obuf_I_O)         2.117     2.899 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.899    leds[1]
    AD5                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 2.359ns (58.323%)  route 1.686ns (41.677%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    -1.344    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.223    -1.121 f  uart_rx_inst0/data_in_reg[0]/Q
                         net (fo=7, routed)           0.538    -0.583    uart_rx_inst0/data_in_reg_n_0_[0]
    SLICE_X153Y123       LUT1 (Prop_lut1_I0_O)        0.043    -0.540 r  uart_rx_inst0/leds_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.148     0.608    leds_OBUF[0]
    AA2                  OBUF (Prop_obuf_I_O)         2.093     2.702 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.702    leds[0]
    AA2                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.337ns (68.462%)  route 0.616ns (31.538%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 f  uart_rx_inst0/data_in_reg[0]/Q
                         net (fo=7, routed)           0.281     0.009    uart_rx_inst0/data_in_reg_n_0_[0]
    SLICE_X153Y123       LUT1 (Prop_lut1_I0_O)        0.028     0.037 r  uart_rx_inst0/leds_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.335     0.372    leds_OBUF[0]
    AA2                  OBUF (Prop_obuf_I_O)         1.209     1.581 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    leds[0]
    AA2                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.361ns (65.536%)  route 0.715ns (34.464%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.664    -0.373    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y123       FDCE (Prop_fdce_C_Q)         0.100    -0.273 f  uart_rx_inst0/data_in_reg[1]/Q
                         net (fo=8, routed)           0.242    -0.031    uart_rx_inst0/p_0_in[0]
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.028    -0.003 r  uart_rx_inst0/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.474     0.470    leds_OBUF[1]
    AD5                  OBUF (Prop_obuf_I_O)         1.233     1.703 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.703    leds[1]
    AD5                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.323ns (63.452%)  route 0.762ns (36.548%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.664    -0.373    uart_rx_inst0/uart_clk
    SLICE_X151Y123       FDCE                                         r  uart_rx_inst0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y123       FDCE (Prop_fdce_C_Q)         0.100    -0.273 f  uart_rx_inst0/data_in_reg[6]/Q
                         net (fo=4, routed)           0.181    -0.092    uart_rx_inst0/p_0_in[5]
    SLICE_X153Y117       LUT1 (Prop_lut1_I0_O)        0.028    -0.064 r  uart_rx_inst0/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.581     0.517    leds_OBUF[6]
    V11                  OBUF (Prop_obuf_I_O)         1.195     1.712 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.712    leds[6]
    V11                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.319ns (62.734%)  route 0.784ns (37.266%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 f  uart_rx_inst0/data_in_reg[5]/Q
                         net (fo=4, routed)           0.202    -0.070    uart_rx_inst0/p_0_in[4]
    SLICE_X152Y119       LUT1 (Prop_lut1_I0_O)        0.028    -0.042 r  uart_rx_inst0/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.581     0.540    leds_OBUF[5]
    W11                  OBUF (Prop_obuf_I_O)         1.191     1.731 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.731    leds[5]
    W11                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.340ns (59.982%)  route 0.894ns (40.017%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 f  uart_rx_inst0/data_in_reg[2]/Q
                         net (fo=7, routed)           0.192    -0.081    uart_rx_inst0/p_0_in[1]
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.028    -0.053 r  uart_rx_inst0/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.702     0.650    leds_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         1.212     1.861 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.861    leds[2]
    W10                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.331ns (57.269%)  route 0.993ns (42.731%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.666    -0.371    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.100    -0.271 f  uart_rx_inst0/data_in_reg[3]/Q
                         net (fo=6, routed)           0.338     0.067    uart_rx_inst0/p_0_in[2]
    SLICE_X152Y117       LUT1 (Prop_lut1_I0_O)        0.028     0.095 r  uart_rx_inst0/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.655     0.750    leds_OBUF[3]
    Y10                  OBUF (Prop_obuf_I_O)         1.203     1.953 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.953    leds[3]
    Y10                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.405ns (52.392%)  route 1.277ns (47.608%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.666    -0.371    uart_rx_inst0/uart_clk
    SLICE_X151Y121       FDCE                                         r  uart_rx_inst0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y121       FDCE (Prop_fdce_C_Q)         0.100    -0.271 f  uart_rx_inst0/data_in_reg[7]/Q
                         net (fo=3, routed)           0.278     0.007    uart_rx_inst0/p_0_in[6]
    SLICE_X153Y119       LUT1 (Prop_lut1_I0_O)        0.028     0.035 r  uart_rx_inst0/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.999     1.034    leds_OBUF[7]
    Y12                  OBUF (Prop_obuf_I_O)         1.277     2.311 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.311    leds[7]
    Y12                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst0/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.352ns (49.065%)  route 1.404ns (50.935%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.665    -0.372    uart_rx_inst0/uart_clk
    SLICE_X151Y122       FDCE                                         r  uart_rx_inst0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y122       FDCE (Prop_fdce_C_Q)         0.100    -0.272 f  uart_rx_inst0/data_in_reg[4]/Q
                         net (fo=5, routed)           0.335     0.063    uart_rx_inst0/p_0_in[3]
    SLICE_X153Y119       LUT1 (Prop_lut1_I0_O)        0.028     0.091 r  uart_rx_inst0/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.068     1.160    leds_OBUF[4]
    AE10                 OBUF (Prop_obuf_I_O)         1.224     2.384 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.384    leds[4]
    AE10                                                              r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst0/uart_tx_r_reg/C
                            (rising edge-triggered cell FDPE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.531ns (44.038%)  route 1.945ns (55.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.663    -0.374    uart_tx_inst0/CLK
    SLICE_X152Y124       FDPE                                         r  uart_tx_inst0/uart_tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y124       FDPE (Prop_fdpe_C_Q)         0.118    -0.256 r  uart_tx_inst0/uart_tx_r_reg/Q
                         net (fo=1, routed)           1.945     1.689    uart_tx_OBUF
    M25                  OBUF (Prop_obuf_I_O)         1.413     3.101 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.101    uart_tx
    M25                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  uart_clk_uart_pll

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/FSM_sequential_stage_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.391ns  (logic 1.754ns (23.727%)  route 5.638ns (76.273%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.551     6.077    uart_rx_inst0/uart_rx_IBUF
    SLICE_X149Y120       LUT3 (Prop_lut3_I2_O)        0.049     6.126 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_10/O
                         net (fo=1, routed)           0.531     6.656    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_10_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I4_O)        0.136     6.792 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_3__0/O
                         net (fo=2, routed)           0.556     7.348    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_3__0_n_0
    SLICE_X150Y119       LUT6 (Prop_lut6_I2_O)        0.043     7.391 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.391    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_1__0_n_0
    SLICE_X150Y119       FDCE                                         r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.384    -0.796    uart_rx_inst0/uart_clk
    SLICE_X150Y119       FDCE                                         r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.754ns (24.965%)  route 5.271ns (75.035%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.551     6.077    uart_rx_inst0/uart_rx_IBUF
    SLICE_X149Y120       LUT3 (Prop_lut3_I2_O)        0.049     6.126 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_10/O
                         net (fo=1, routed)           0.531     6.656    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_10_n_0
    SLICE_X150Y120       LUT6 (Prop_lut6_I4_O)        0.136     6.792 r  uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_3__0/O
                         net (fo=2, routed)           0.189     6.982    uart_rx_inst0/FSM_sequential_stage_cnt[1]_i_3__0_n_0
    SLICE_X150Y119       LUT6 (Prop_lut6_I2_O)        0.043     7.025 r  uart_rx_inst0/FSM_sequential_stage_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.025    uart_rx_inst0/FSM_sequential_stage_cnt[0]_i_1__0_n_0
    SLICE_X150Y119       FDCE                                         r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.384    -0.796    uart_rx_inst0/uart_clk
    SLICE_X150Y119       FDCE                                         r  uart_rx_inst0/FSM_sequential_stage_cnt_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.652ns  (logic 1.612ns (24.230%)  route 5.040ns (75.770%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.665     6.609    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y121       LUT6 (Prop_lut6_I4_O)        0.043     6.652 r  uart_rx_inst0/data_bit_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.652    uart_rx_inst0/data_bit_cnt[5]_i_1__0_n_0
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.381    -0.799    uart_rx_inst0/uart_clk
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.650ns  (logic 1.612ns (24.237%)  route 5.038ns (75.763%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.663     6.607    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y121       LUT6 (Prop_lut6_I4_O)        0.043     6.650 r  uart_rx_inst0/data_bit_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.650    uart_rx_inst0/data_bit_cnt[6]_i_1__0_n_0
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.381    -0.799    uart_rx_inst0/uart_clk
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.612ns (24.601%)  route 4.940ns (75.399%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.564     6.509    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X150Y122       LUT6 (Prop_lut6_I4_O)        0.043     6.552 r  uart_rx_inst0/data_bit_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     6.552    uart_rx_inst0/data_bit_cnt[11]_i_1__0_n_0
    SLICE_X150Y122       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.380    -0.800    uart_rx_inst0/uart_clk
    SLICE_X150Y122       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.612ns (24.637%)  route 4.930ns (75.363%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.555     6.499    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X150Y123       LUT6 (Prop_lut6_I4_O)        0.043     6.542 r  uart_rx_inst0/data_bit_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     6.542    uart_rx_inst0/data_bit_cnt[15]_i_2_n_0
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.379    -0.801    uart_rx_inst0/uart_clk
    SLICE_X150Y123       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[15]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 1.612ns (24.651%)  route 4.927ns (75.349%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.551     6.495    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y120       LUT6 (Prop_lut6_I4_O)        0.043     6.538 r  uart_rx_inst0/data_bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    uart_rx_inst0/data_bit_cnt[1]_i_1__0_n_0
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.383    -0.797    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.534ns  (logic 1.612ns (24.666%)  route 4.923ns (75.334%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.547     6.491    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y120       LUT6 (Prop_lut6_I4_O)        0.043     6.534 r  uart_rx_inst0/data_bit_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.534    uart_rx_inst0/data_bit_cnt[4]_i_1__0_n_0
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.383    -0.797    uart_rx_inst0/uart_clk
    SLICE_X152Y120       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.612ns (24.947%)  route 4.849ns (75.053%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.473     6.418    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y121       LUT6 (Prop_lut6_I4_O)        0.043     6.461 r  uart_rx_inst0/data_bit_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.461    uart_rx_inst0/data_bit_cnt[8]_i_1__0_n_0
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.381    -0.799    uart_rx_inst0/uart_clk
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst0/data_bit_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.612ns (24.962%)  route 4.845ns (75.038%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    L25                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=5, routed)           4.376     5.901    uart_rx_inst0/uart_rx_IBUF
    SLICE_X150Y121       LUT6 (Prop_lut6_I4_O)        0.043     5.944 r  uart_rx_inst0/data_bit_cnt[15]_i_6/O
                         net (fo=15, routed)          0.469     6.414    uart_rx_inst0/data_bit_cnt[15]_i_6_n_0
    SLICE_X152Y121       LUT6 (Prop_lut6_I4_O)        0.043     6.457 r  uart_rx_inst0/data_bit_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.457    uart_rx_inst0/data_bit_cnt[7]_i_1__0_n_0
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     2.408    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    -3.618 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -2.263    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.180 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          1.381    -0.799    uart_rx_inst0/uart_clk
    SLICE_X152Y121       FDCE                                         r  uart_rx_inst0/data_bit_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[10]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[10]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[11]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[11]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[13]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[14]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[14]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[15]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[15]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[9]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.028ns (1.055%)  route 2.626ns (98.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.184     2.654    uart_tx_inst0/bbstub_locked
    SLICE_X149Y125       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y125       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[9]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[12]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.719ns  (logic 0.028ns (1.030%)  route 2.691ns (98.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.249     2.719    uart_tx_inst0/bbstub_locked
    SLICE_X149Y124       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y124       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[12]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[6]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.719ns  (logic 0.028ns (1.030%)  route 2.691ns (98.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.249     2.719    uart_tx_inst0/bbstub_locked
    SLICE_X149Y124       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y124       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[7]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.719ns  (logic 0.028ns (1.030%)  route 2.691ns (98.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.249     2.719    uart_tx_inst0/bbstub_locked
    SLICE_X149Y124       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y124       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[7]/C

Slack:                    inf
  Source:                 uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_inst0/data_bit_cnt_reg[8]/CLR
                            (removal check against rising-edge clock uart_clk_uart_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.719ns  (logic 0.028ns (1.030%)  route 2.691ns (98.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  uart_pll_inst0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.442     2.442    uart_tx_inst0/locked
    SLICE_X146Y128       LUT1 (Prop_lut1_I0_O)        0.028     2.470 f  uart_tx_inst0/FSM_sequential_stage_cnt[1]_i_2__0/O
                         net (fo=60, routed)          0.249     2.719    uart_tx_inst0/bbstub_locked
    SLICE_X149Y124       FDCE                                         f  uart_tx_inst0/data_bit_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_uart_pll rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    uart_pll_inst0/inst/sys_clk
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  uart_pll_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    uart_pll_inst0/inst/sys_clk_uart_pll
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  uart_pll_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    uart_pll_inst0/inst/uart_clk_uart_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  uart_pll_inst0/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.265    uart_tx_inst0/CLK
    SLICE_X149Y124       FDCE                                         r  uart_tx_inst0/data_bit_cnt_reg[8]/C





