# compile vhdl design source files
vhdl xil_defaultlib  "../../../register_alu.srcs/sources_1/new/register_alu.vhd"
