$date
	Sat Oct 22 18:57:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#179508
b11 !
1"
#179510
b11 &
b11 %
1$
#179511
0"
#179514
b1010 &
b1010 %
#179518
b101 &
b101 %
#179522
b10000 &
b10000 %
#179526
b1000 &
b1000 %
#179530
b100 &
b100 %
#179534
b10 &
b10 %
#179538
b1 &
b1 %
1#
#179542
b0 &
0#
b0 %
0$
#1175588
b1111 !
1"
#1175590
b1111 &
b1111 %
1$
#1175591
0"
#1175594
b101110 &
b101110 %
#1175598
b10111 &
b10111 %
#1175602
b1000110 &
b1000110 %
#1175606
b100011 &
b100011 %
#1175610
b1101010 &
b1101010 %
#1175614
b110101 &
b110101 %
#1175618
b10100000 &
b10100000 %
#1175622
b1010000 &
b1010000 %
#1175626
b101000 &
b101000 %
#1175630
b10100 &
b10100 %
#1175634
b1010 &
b1010 %
#1175638
b101 &
b101 %
#1175642
b10000 &
b10000 %
#1175646
b1000 &
b1000 %
#1175650
b100 &
b100 %
#1175654
b10 &
b10 %
#1175658
b1 &
b1 %
1#
#1175662
b0 &
0#
b0 %
0$
#2227604
b10100 !
1"
#2227606
b10100 &
b10100 %
1$
#2227607
0"
#2227610
b1010 &
b1010 %
#2227614
b101 &
b101 %
#2227618
b10000 &
b10000 %
#2227622
b1000 &
b1000 %
#2227626
b100 &
b100 %
#2227630
b10 &
b10 %
#2227634
b1 &
b1 %
1#
#2227638
b0 &
0#
b0 %
0$
#4500012
