{"Source Block": ["hdl/library/axi_dmac/request_arb.v@222:232@HdlIdDef", "wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@227:237", "wire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@228:238", "wire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\n"], ["hdl/library/axi_dmac/request_arb.v@220:230", "wire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@221:231", "wire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@226:236", "wire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@224:234", "\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n"], ["hdl/library/axi_dmac/request_arb.v@229:239", "wire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_last;\n"], ["hdl/library/axi_dmac/request_arb.v@223:233", "wire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\n"]], "Diff Content": {"Delete": [[227, "wire dest_response_empty;\n"]], "Add": []}}