// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module digi2win (
        digi_dout,
        digi_empty_n,
        digi_read,
        layer_1_out_0_V,
        layer_1_out_1_V,
        layer_1_out_2_V,
        layer_1_out_3_V,
        layer_1_out_4_V,
        layer_1_out_5_V,
        layer_1_out_6_V,
        layer_1_out_7_V,
        layer_1_out_8_V,
        layer_1_out_9_V,
        layer_1_out_10_V,
        layer_1_out_11_V,
        layer_1_out_12_V,
        layer_1_out_13_V,
        layer_1_out_14_V,
        layer_1_out_15_V,
        layer_1_out_16_V,
        layer_1_out_17_V,
        layer_1_out_18_V,
        layer_1_out_19_V,
        layer_1_out_20_V,
        layer_1_out_21_V,
        layer_1_out_22_V,
        layer_1_out_23_V,
        layer_1_out_24_V,
        layer_1_out_25_V,
        layer_1_out_26_V,
        layer_1_out_27_V,
        layer_1_out_28_V,
        layer_1_out_29_V,
        layer_1_out_30_V,
        layer_1_out_31_V,
        layer_1_out_32_V,
        layer_1_out_33_V,
        layer_1_out_34_V,
        layer_1_out_35_V,
        layer_1_out_36_V,
        layer_1_out_37_V,
        layer_1_out_38_V,
        layer_1_out_39_V,
        layer_1_out_40_V,
        layer_1_out_41_V,
        layer_1_out_42_V,
        layer_1_out_43_V,
        layer_1_out_44_V,
        layer_1_out_45_V,
        layer_1_out_46_V,
        layer_1_out_47_V,
        layer_1_out_48_V,
        layer_1_out_49_V,
        layer_1_out_50_V,
        layer_1_out_51_V,
        layer_1_out_52_V,
        layer_1_out_53_V,
        layer_1_out_54_V,
        layer_1_out_55_V,
        layer_1_out_56_V,
        layer_1_out_57_V,
        layer_1_out_58_V,
        layer_1_out_59_V,
        layer_1_out_60_V,
        layer_1_out_61_V,
        layer_1_out_62_V,
        layer_1_out_63_V,
        layer_1_out_64_V,
        layer_1_out_65_V,
        layer_1_out_66_V,
        layer_1_out_67_V,
        layer_1_out_68_V,
        layer_1_out_69_V,
        layer_1_out_70_V,
        layer_1_out_71_V,
        layer_1_out_72_V,
        layer_1_out_73_V,
        layer_1_out_74_V,
        layer_1_out_75_V,
        layer_1_out_76_V,
        layer_1_out_77_V,
        layer_1_out_78_V,
        layer_1_out_79_V,
        layer_1_out_80_V,
        layer_1_out_81_V,
        layer_1_out_82_V,
        layer_1_out_83_V,
        layer_1_out_84_V,
        layer_1_out_85_V,
        layer_1_out_86_V,
        layer_1_out_87_V,
        layer_1_out_88_V,
        layer_1_out_89_V,
        layer_1_out_90_V,
        layer_1_out_91_V,
        layer_1_out_92_V,
        layer_1_out_93_V,
        layer_1_out_94_V,
        layer_1_out_95_V,
        layer_1_out_96_V,
        layer_1_out_97_V,
        layer_1_out_98_V,
        layer_1_out_99_V,
        layer_1_out_100_V,
        layer_1_out_101_V,
        layer_1_out_102_V,
        layer_1_out_103_V,
        layer_1_out_104_V,
        layer_1_out_105_V,
        layer_1_out_106_V,
        layer_1_out_107_V,
        layer_1_out_108_V,
        layer_1_out_109_V,
        layer_1_out_110_V,
        layer_1_out_111_V,
        layer_1_out_112_V,
        layer_1_out_113_V,
        layer_1_out_114_V,
        layer_1_out_115_V,
        layer_1_out_116_V,
        layer_1_out_117_V,
        layer_1_out_118_V,
        layer_1_out_119_V,
        layer_1_out_120_V,
        layer_1_out_121_V,
        layer_1_out_122_V,
        layer_1_out_123_V,
        layer_1_out_124_V,
        layer_1_out_125_V,
        layer_1_out_126_V,
        layer_1_out_127_V,
        layer_1_out_128_V,
        layer_1_out_129_V,
        layer_1_out_130_V,
        layer_1_out_131_V,
        layer_1_out_132_V,
        layer_1_out_133_V,
        layer_1_out_134_V,
        layer_1_out_135_V,
        layer_1_out_136_V,
        layer_1_out_137_V,
        layer_1_out_138_V,
        layer_1_out_139_V,
        layer_1_out_140_V,
        layer_1_out_141_V,
        layer_1_out_142_V,
        layer_1_out_143_V,
        layer_1_out_144_V,
        layer_1_out_145_V,
        layer_1_out_146_V,
        layer_1_out_147_V,
        layer_1_out_148_V,
        layer_1_out_149_V,
        layer_1_out_150_V,
        layer_1_out_151_V,
        layer_1_out_152_V,
        layer_1_out_153_V,
        layer_1_out_154_V,
        layer_1_out_155_V,
        layer_1_out_156_V,
        layer_1_out_157_V,
        layer_1_out_158_V,
        layer_1_out_159_V,
        layer_1_out_160_V,
        layer_1_out_161_V,
        layer_1_out_162_V,
        layer_1_out_163_V,
        layer_1_out_164_V,
        layer_1_out_165_V,
        layer_1_out_166_V,
        layer_1_out_167_V,
        layer_1_out_168_V,
        layer_1_out_169_V,
        layer_1_out_170_V,
        layer_1_out_171_V,
        layer_1_out_172_V,
        layer_1_out_173_V,
        layer_1_out_174_V,
        layer_1_out_175_V,
        layer_1_out_176_V,
        layer_1_out_177_V,
        layer_1_out_178_V,
        layer_1_out_179_V,
        max_coor_address0,
        max_coor_ce0,
        max_coor_d0,
        max_coor_q0,
        max_coor_we0,
        max_coor_address1,
        max_coor_ce1,
        max_coor_d1,
        max_coor_q1,
        max_coor_we1,
        ap_clk,
        ap_rst,
        max_coor_empty_n,
        max_coor_read,
        layer_1_out_179_V_ap_vld,
        layer_1_out_178_V_ap_vld,
        layer_1_out_177_V_ap_vld,
        layer_1_out_176_V_ap_vld,
        layer_1_out_175_V_ap_vld,
        layer_1_out_174_V_ap_vld,
        layer_1_out_173_V_ap_vld,
        layer_1_out_172_V_ap_vld,
        layer_1_out_171_V_ap_vld,
        layer_1_out_170_V_ap_vld,
        layer_1_out_169_V_ap_vld,
        layer_1_out_168_V_ap_vld,
        layer_1_out_167_V_ap_vld,
        layer_1_out_166_V_ap_vld,
        layer_1_out_165_V_ap_vld,
        layer_1_out_164_V_ap_vld,
        layer_1_out_163_V_ap_vld,
        layer_1_out_162_V_ap_vld,
        layer_1_out_161_V_ap_vld,
        layer_1_out_160_V_ap_vld,
        layer_1_out_159_V_ap_vld,
        layer_1_out_158_V_ap_vld,
        layer_1_out_157_V_ap_vld,
        layer_1_out_156_V_ap_vld,
        layer_1_out_155_V_ap_vld,
        layer_1_out_154_V_ap_vld,
        layer_1_out_153_V_ap_vld,
        layer_1_out_152_V_ap_vld,
        layer_1_out_151_V_ap_vld,
        layer_1_out_150_V_ap_vld,
        layer_1_out_149_V_ap_vld,
        layer_1_out_148_V_ap_vld,
        layer_1_out_147_V_ap_vld,
        layer_1_out_146_V_ap_vld,
        layer_1_out_145_V_ap_vld,
        layer_1_out_144_V_ap_vld,
        layer_1_out_143_V_ap_vld,
        layer_1_out_142_V_ap_vld,
        layer_1_out_141_V_ap_vld,
        layer_1_out_140_V_ap_vld,
        layer_1_out_139_V_ap_vld,
        layer_1_out_138_V_ap_vld,
        layer_1_out_137_V_ap_vld,
        layer_1_out_136_V_ap_vld,
        layer_1_out_135_V_ap_vld,
        layer_1_out_134_V_ap_vld,
        layer_1_out_133_V_ap_vld,
        layer_1_out_132_V_ap_vld,
        layer_1_out_131_V_ap_vld,
        layer_1_out_130_V_ap_vld,
        layer_1_out_129_V_ap_vld,
        layer_1_out_128_V_ap_vld,
        layer_1_out_127_V_ap_vld,
        layer_1_out_126_V_ap_vld,
        layer_1_out_125_V_ap_vld,
        layer_1_out_124_V_ap_vld,
        layer_1_out_123_V_ap_vld,
        layer_1_out_122_V_ap_vld,
        layer_1_out_121_V_ap_vld,
        layer_1_out_120_V_ap_vld,
        layer_1_out_119_V_ap_vld,
        layer_1_out_118_V_ap_vld,
        layer_1_out_117_V_ap_vld,
        layer_1_out_116_V_ap_vld,
        layer_1_out_115_V_ap_vld,
        layer_1_out_114_V_ap_vld,
        layer_1_out_113_V_ap_vld,
        layer_1_out_112_V_ap_vld,
        layer_1_out_111_V_ap_vld,
        layer_1_out_110_V_ap_vld,
        layer_1_out_109_V_ap_vld,
        layer_1_out_108_V_ap_vld,
        layer_1_out_107_V_ap_vld,
        layer_1_out_106_V_ap_vld,
        layer_1_out_105_V_ap_vld,
        layer_1_out_104_V_ap_vld,
        layer_1_out_103_V_ap_vld,
        layer_1_out_102_V_ap_vld,
        layer_1_out_101_V_ap_vld,
        layer_1_out_100_V_ap_vld,
        layer_1_out_99_V_ap_vld,
        layer_1_out_98_V_ap_vld,
        layer_1_out_97_V_ap_vld,
        layer_1_out_96_V_ap_vld,
        layer_1_out_95_V_ap_vld,
        layer_1_out_94_V_ap_vld,
        layer_1_out_93_V_ap_vld,
        layer_1_out_92_V_ap_vld,
        layer_1_out_91_V_ap_vld,
        layer_1_out_90_V_ap_vld,
        layer_1_out_89_V_ap_vld,
        layer_1_out_88_V_ap_vld,
        layer_1_out_87_V_ap_vld,
        layer_1_out_86_V_ap_vld,
        layer_1_out_85_V_ap_vld,
        layer_1_out_84_V_ap_vld,
        layer_1_out_83_V_ap_vld,
        layer_1_out_82_V_ap_vld,
        layer_1_out_81_V_ap_vld,
        layer_1_out_80_V_ap_vld,
        layer_1_out_79_V_ap_vld,
        layer_1_out_78_V_ap_vld,
        layer_1_out_77_V_ap_vld,
        layer_1_out_76_V_ap_vld,
        layer_1_out_75_V_ap_vld,
        layer_1_out_74_V_ap_vld,
        layer_1_out_73_V_ap_vld,
        layer_1_out_72_V_ap_vld,
        layer_1_out_71_V_ap_vld,
        layer_1_out_70_V_ap_vld,
        layer_1_out_69_V_ap_vld,
        layer_1_out_68_V_ap_vld,
        layer_1_out_67_V_ap_vld,
        layer_1_out_66_V_ap_vld,
        layer_1_out_65_V_ap_vld,
        layer_1_out_64_V_ap_vld,
        layer_1_out_63_V_ap_vld,
        layer_1_out_62_V_ap_vld,
        layer_1_out_61_V_ap_vld,
        layer_1_out_60_V_ap_vld,
        layer_1_out_59_V_ap_vld,
        layer_1_out_58_V_ap_vld,
        layer_1_out_57_V_ap_vld,
        layer_1_out_56_V_ap_vld,
        layer_1_out_55_V_ap_vld,
        layer_1_out_54_V_ap_vld,
        layer_1_out_53_V_ap_vld,
        layer_1_out_52_V_ap_vld,
        layer_1_out_51_V_ap_vld,
        layer_1_out_50_V_ap_vld,
        layer_1_out_49_V_ap_vld,
        layer_1_out_48_V_ap_vld,
        layer_1_out_47_V_ap_vld,
        layer_1_out_46_V_ap_vld,
        layer_1_out_45_V_ap_vld,
        layer_1_out_44_V_ap_vld,
        layer_1_out_43_V_ap_vld,
        layer_1_out_42_V_ap_vld,
        layer_1_out_41_V_ap_vld,
        layer_1_out_40_V_ap_vld,
        layer_1_out_39_V_ap_vld,
        layer_1_out_38_V_ap_vld,
        layer_1_out_37_V_ap_vld,
        layer_1_out_36_V_ap_vld,
        layer_1_out_35_V_ap_vld,
        layer_1_out_34_V_ap_vld,
        layer_1_out_33_V_ap_vld,
        layer_1_out_32_V_ap_vld,
        layer_1_out_31_V_ap_vld,
        layer_1_out_30_V_ap_vld,
        layer_1_out_29_V_ap_vld,
        layer_1_out_28_V_ap_vld,
        layer_1_out_27_V_ap_vld,
        layer_1_out_26_V_ap_vld,
        layer_1_out_25_V_ap_vld,
        layer_1_out_24_V_ap_vld,
        layer_1_out_23_V_ap_vld,
        layer_1_out_22_V_ap_vld,
        layer_1_out_21_V_ap_vld,
        layer_1_out_20_V_ap_vld,
        layer_1_out_19_V_ap_vld,
        layer_1_out_18_V_ap_vld,
        layer_1_out_17_V_ap_vld,
        layer_1_out_16_V_ap_vld,
        layer_1_out_15_V_ap_vld,
        layer_1_out_14_V_ap_vld,
        layer_1_out_13_V_ap_vld,
        layer_1_out_12_V_ap_vld,
        layer_1_out_11_V_ap_vld,
        layer_1_out_10_V_ap_vld,
        layer_1_out_9_V_ap_vld,
        layer_1_out_8_V_ap_vld,
        layer_1_out_7_V_ap_vld,
        layer_1_out_6_V_ap_vld,
        layer_1_out_5_V_ap_vld,
        layer_1_out_4_V_ap_vld,
        layer_1_out_3_V_ap_vld,
        layer_1_out_2_V_ap_vld,
        layer_1_out_1_V_ap_vld,
        layer_1_out_0_V_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [18431:0] digi_dout;
input   digi_empty_n;
output   digi_read;
output  [11:0] layer_1_out_0_V;
output  [11:0] layer_1_out_1_V;
output  [11:0] layer_1_out_2_V;
output  [11:0] layer_1_out_3_V;
output  [11:0] layer_1_out_4_V;
output  [11:0] layer_1_out_5_V;
output  [11:0] layer_1_out_6_V;
output  [11:0] layer_1_out_7_V;
output  [11:0] layer_1_out_8_V;
output  [11:0] layer_1_out_9_V;
output  [11:0] layer_1_out_10_V;
output  [11:0] layer_1_out_11_V;
output  [11:0] layer_1_out_12_V;
output  [11:0] layer_1_out_13_V;
output  [11:0] layer_1_out_14_V;
output  [11:0] layer_1_out_15_V;
output  [11:0] layer_1_out_16_V;
output  [11:0] layer_1_out_17_V;
output  [11:0] layer_1_out_18_V;
output  [11:0] layer_1_out_19_V;
output  [11:0] layer_1_out_20_V;
output  [11:0] layer_1_out_21_V;
output  [11:0] layer_1_out_22_V;
output  [11:0] layer_1_out_23_V;
output  [11:0] layer_1_out_24_V;
output  [11:0] layer_1_out_25_V;
output  [11:0] layer_1_out_26_V;
output  [11:0] layer_1_out_27_V;
output  [11:0] layer_1_out_28_V;
output  [11:0] layer_1_out_29_V;
output  [11:0] layer_1_out_30_V;
output  [11:0] layer_1_out_31_V;
output  [11:0] layer_1_out_32_V;
output  [11:0] layer_1_out_33_V;
output  [11:0] layer_1_out_34_V;
output  [11:0] layer_1_out_35_V;
output  [11:0] layer_1_out_36_V;
output  [11:0] layer_1_out_37_V;
output  [11:0] layer_1_out_38_V;
output  [11:0] layer_1_out_39_V;
output  [11:0] layer_1_out_40_V;
output  [11:0] layer_1_out_41_V;
output  [11:0] layer_1_out_42_V;
output  [11:0] layer_1_out_43_V;
output  [11:0] layer_1_out_44_V;
output  [11:0] layer_1_out_45_V;
output  [11:0] layer_1_out_46_V;
output  [11:0] layer_1_out_47_V;
output  [11:0] layer_1_out_48_V;
output  [11:0] layer_1_out_49_V;
output  [11:0] layer_1_out_50_V;
output  [11:0] layer_1_out_51_V;
output  [11:0] layer_1_out_52_V;
output  [11:0] layer_1_out_53_V;
output  [11:0] layer_1_out_54_V;
output  [11:0] layer_1_out_55_V;
output  [11:0] layer_1_out_56_V;
output  [11:0] layer_1_out_57_V;
output  [11:0] layer_1_out_58_V;
output  [11:0] layer_1_out_59_V;
output  [11:0] layer_1_out_60_V;
output  [11:0] layer_1_out_61_V;
output  [11:0] layer_1_out_62_V;
output  [11:0] layer_1_out_63_V;
output  [11:0] layer_1_out_64_V;
output  [11:0] layer_1_out_65_V;
output  [11:0] layer_1_out_66_V;
output  [11:0] layer_1_out_67_V;
output  [11:0] layer_1_out_68_V;
output  [11:0] layer_1_out_69_V;
output  [11:0] layer_1_out_70_V;
output  [11:0] layer_1_out_71_V;
output  [11:0] layer_1_out_72_V;
output  [11:0] layer_1_out_73_V;
output  [11:0] layer_1_out_74_V;
output  [11:0] layer_1_out_75_V;
output  [11:0] layer_1_out_76_V;
output  [11:0] layer_1_out_77_V;
output  [11:0] layer_1_out_78_V;
output  [11:0] layer_1_out_79_V;
output  [11:0] layer_1_out_80_V;
output  [11:0] layer_1_out_81_V;
output  [11:0] layer_1_out_82_V;
output  [11:0] layer_1_out_83_V;
output  [11:0] layer_1_out_84_V;
output  [11:0] layer_1_out_85_V;
output  [11:0] layer_1_out_86_V;
output  [11:0] layer_1_out_87_V;
output  [11:0] layer_1_out_88_V;
output  [11:0] layer_1_out_89_V;
output  [11:0] layer_1_out_90_V;
output  [11:0] layer_1_out_91_V;
output  [11:0] layer_1_out_92_V;
output  [11:0] layer_1_out_93_V;
output  [11:0] layer_1_out_94_V;
output  [11:0] layer_1_out_95_V;
output  [11:0] layer_1_out_96_V;
output  [11:0] layer_1_out_97_V;
output  [11:0] layer_1_out_98_V;
output  [11:0] layer_1_out_99_V;
output  [11:0] layer_1_out_100_V;
output  [11:0] layer_1_out_101_V;
output  [11:0] layer_1_out_102_V;
output  [11:0] layer_1_out_103_V;
output  [11:0] layer_1_out_104_V;
output  [11:0] layer_1_out_105_V;
output  [11:0] layer_1_out_106_V;
output  [11:0] layer_1_out_107_V;
output  [11:0] layer_1_out_108_V;
output  [11:0] layer_1_out_109_V;
output  [11:0] layer_1_out_110_V;
output  [11:0] layer_1_out_111_V;
output  [11:0] layer_1_out_112_V;
output  [11:0] layer_1_out_113_V;
output  [11:0] layer_1_out_114_V;
output  [11:0] layer_1_out_115_V;
output  [11:0] layer_1_out_116_V;
output  [11:0] layer_1_out_117_V;
output  [11:0] layer_1_out_118_V;
output  [11:0] layer_1_out_119_V;
output  [11:0] layer_1_out_120_V;
output  [11:0] layer_1_out_121_V;
output  [11:0] layer_1_out_122_V;
output  [11:0] layer_1_out_123_V;
output  [11:0] layer_1_out_124_V;
output  [11:0] layer_1_out_125_V;
output  [11:0] layer_1_out_126_V;
output  [11:0] layer_1_out_127_V;
output  [11:0] layer_1_out_128_V;
output  [11:0] layer_1_out_129_V;
output  [11:0] layer_1_out_130_V;
output  [11:0] layer_1_out_131_V;
output  [11:0] layer_1_out_132_V;
output  [11:0] layer_1_out_133_V;
output  [11:0] layer_1_out_134_V;
output  [11:0] layer_1_out_135_V;
output  [11:0] layer_1_out_136_V;
output  [11:0] layer_1_out_137_V;
output  [11:0] layer_1_out_138_V;
output  [11:0] layer_1_out_139_V;
output  [11:0] layer_1_out_140_V;
output  [11:0] layer_1_out_141_V;
output  [11:0] layer_1_out_142_V;
output  [11:0] layer_1_out_143_V;
output  [11:0] layer_1_out_144_V;
output  [11:0] layer_1_out_145_V;
output  [11:0] layer_1_out_146_V;
output  [11:0] layer_1_out_147_V;
output  [11:0] layer_1_out_148_V;
output  [11:0] layer_1_out_149_V;
output  [11:0] layer_1_out_150_V;
output  [11:0] layer_1_out_151_V;
output  [11:0] layer_1_out_152_V;
output  [11:0] layer_1_out_153_V;
output  [11:0] layer_1_out_154_V;
output  [11:0] layer_1_out_155_V;
output  [11:0] layer_1_out_156_V;
output  [11:0] layer_1_out_157_V;
output  [11:0] layer_1_out_158_V;
output  [11:0] layer_1_out_159_V;
output  [11:0] layer_1_out_160_V;
output  [11:0] layer_1_out_161_V;
output  [11:0] layer_1_out_162_V;
output  [11:0] layer_1_out_163_V;
output  [11:0] layer_1_out_164_V;
output  [11:0] layer_1_out_165_V;
output  [11:0] layer_1_out_166_V;
output  [11:0] layer_1_out_167_V;
output  [11:0] layer_1_out_168_V;
output  [11:0] layer_1_out_169_V;
output  [11:0] layer_1_out_170_V;
output  [11:0] layer_1_out_171_V;
output  [11:0] layer_1_out_172_V;
output  [11:0] layer_1_out_173_V;
output  [11:0] layer_1_out_174_V;
output  [11:0] layer_1_out_175_V;
output  [11:0] layer_1_out_176_V;
output  [11:0] layer_1_out_177_V;
output  [11:0] layer_1_out_178_V;
output  [11:0] layer_1_out_179_V;
output  [1:0] max_coor_address0;
output   max_coor_ce0;
output  [9:0] max_coor_d0;
input  [9:0] max_coor_q0;
output   max_coor_we0;
output  [1:0] max_coor_address1;
output   max_coor_ce1;
output  [9:0] max_coor_d1;
input  [9:0] max_coor_q1;
output   max_coor_we1;
input   ap_clk;
input   ap_rst;
input   max_coor_empty_n;
output   max_coor_read;
output   layer_1_out_179_V_ap_vld;
output   layer_1_out_178_V_ap_vld;
output   layer_1_out_177_V_ap_vld;
output   layer_1_out_176_V_ap_vld;
output   layer_1_out_175_V_ap_vld;
output   layer_1_out_174_V_ap_vld;
output   layer_1_out_173_V_ap_vld;
output   layer_1_out_172_V_ap_vld;
output   layer_1_out_171_V_ap_vld;
output   layer_1_out_170_V_ap_vld;
output   layer_1_out_169_V_ap_vld;
output   layer_1_out_168_V_ap_vld;
output   layer_1_out_167_V_ap_vld;
output   layer_1_out_166_V_ap_vld;
output   layer_1_out_165_V_ap_vld;
output   layer_1_out_164_V_ap_vld;
output   layer_1_out_163_V_ap_vld;
output   layer_1_out_162_V_ap_vld;
output   layer_1_out_161_V_ap_vld;
output   layer_1_out_160_V_ap_vld;
output   layer_1_out_159_V_ap_vld;
output   layer_1_out_158_V_ap_vld;
output   layer_1_out_157_V_ap_vld;
output   layer_1_out_156_V_ap_vld;
output   layer_1_out_155_V_ap_vld;
output   layer_1_out_154_V_ap_vld;
output   layer_1_out_153_V_ap_vld;
output   layer_1_out_152_V_ap_vld;
output   layer_1_out_151_V_ap_vld;
output   layer_1_out_150_V_ap_vld;
output   layer_1_out_149_V_ap_vld;
output   layer_1_out_148_V_ap_vld;
output   layer_1_out_147_V_ap_vld;
output   layer_1_out_146_V_ap_vld;
output   layer_1_out_145_V_ap_vld;
output   layer_1_out_144_V_ap_vld;
output   layer_1_out_143_V_ap_vld;
output   layer_1_out_142_V_ap_vld;
output   layer_1_out_141_V_ap_vld;
output   layer_1_out_140_V_ap_vld;
output   layer_1_out_139_V_ap_vld;
output   layer_1_out_138_V_ap_vld;
output   layer_1_out_137_V_ap_vld;
output   layer_1_out_136_V_ap_vld;
output   layer_1_out_135_V_ap_vld;
output   layer_1_out_134_V_ap_vld;
output   layer_1_out_133_V_ap_vld;
output   layer_1_out_132_V_ap_vld;
output   layer_1_out_131_V_ap_vld;
output   layer_1_out_130_V_ap_vld;
output   layer_1_out_129_V_ap_vld;
output   layer_1_out_128_V_ap_vld;
output   layer_1_out_127_V_ap_vld;
output   layer_1_out_126_V_ap_vld;
output   layer_1_out_125_V_ap_vld;
output   layer_1_out_124_V_ap_vld;
output   layer_1_out_123_V_ap_vld;
output   layer_1_out_122_V_ap_vld;
output   layer_1_out_121_V_ap_vld;
output   layer_1_out_120_V_ap_vld;
output   layer_1_out_119_V_ap_vld;
output   layer_1_out_118_V_ap_vld;
output   layer_1_out_117_V_ap_vld;
output   layer_1_out_116_V_ap_vld;
output   layer_1_out_115_V_ap_vld;
output   layer_1_out_114_V_ap_vld;
output   layer_1_out_113_V_ap_vld;
output   layer_1_out_112_V_ap_vld;
output   layer_1_out_111_V_ap_vld;
output   layer_1_out_110_V_ap_vld;
output   layer_1_out_109_V_ap_vld;
output   layer_1_out_108_V_ap_vld;
output   layer_1_out_107_V_ap_vld;
output   layer_1_out_106_V_ap_vld;
output   layer_1_out_105_V_ap_vld;
output   layer_1_out_104_V_ap_vld;
output   layer_1_out_103_V_ap_vld;
output   layer_1_out_102_V_ap_vld;
output   layer_1_out_101_V_ap_vld;
output   layer_1_out_100_V_ap_vld;
output   layer_1_out_99_V_ap_vld;
output   layer_1_out_98_V_ap_vld;
output   layer_1_out_97_V_ap_vld;
output   layer_1_out_96_V_ap_vld;
output   layer_1_out_95_V_ap_vld;
output   layer_1_out_94_V_ap_vld;
output   layer_1_out_93_V_ap_vld;
output   layer_1_out_92_V_ap_vld;
output   layer_1_out_91_V_ap_vld;
output   layer_1_out_90_V_ap_vld;
output   layer_1_out_89_V_ap_vld;
output   layer_1_out_88_V_ap_vld;
output   layer_1_out_87_V_ap_vld;
output   layer_1_out_86_V_ap_vld;
output   layer_1_out_85_V_ap_vld;
output   layer_1_out_84_V_ap_vld;
output   layer_1_out_83_V_ap_vld;
output   layer_1_out_82_V_ap_vld;
output   layer_1_out_81_V_ap_vld;
output   layer_1_out_80_V_ap_vld;
output   layer_1_out_79_V_ap_vld;
output   layer_1_out_78_V_ap_vld;
output   layer_1_out_77_V_ap_vld;
output   layer_1_out_76_V_ap_vld;
output   layer_1_out_75_V_ap_vld;
output   layer_1_out_74_V_ap_vld;
output   layer_1_out_73_V_ap_vld;
output   layer_1_out_72_V_ap_vld;
output   layer_1_out_71_V_ap_vld;
output   layer_1_out_70_V_ap_vld;
output   layer_1_out_69_V_ap_vld;
output   layer_1_out_68_V_ap_vld;
output   layer_1_out_67_V_ap_vld;
output   layer_1_out_66_V_ap_vld;
output   layer_1_out_65_V_ap_vld;
output   layer_1_out_64_V_ap_vld;
output   layer_1_out_63_V_ap_vld;
output   layer_1_out_62_V_ap_vld;
output   layer_1_out_61_V_ap_vld;
output   layer_1_out_60_V_ap_vld;
output   layer_1_out_59_V_ap_vld;
output   layer_1_out_58_V_ap_vld;
output   layer_1_out_57_V_ap_vld;
output   layer_1_out_56_V_ap_vld;
output   layer_1_out_55_V_ap_vld;
output   layer_1_out_54_V_ap_vld;
output   layer_1_out_53_V_ap_vld;
output   layer_1_out_52_V_ap_vld;
output   layer_1_out_51_V_ap_vld;
output   layer_1_out_50_V_ap_vld;
output   layer_1_out_49_V_ap_vld;
output   layer_1_out_48_V_ap_vld;
output   layer_1_out_47_V_ap_vld;
output   layer_1_out_46_V_ap_vld;
output   layer_1_out_45_V_ap_vld;
output   layer_1_out_44_V_ap_vld;
output   layer_1_out_43_V_ap_vld;
output   layer_1_out_42_V_ap_vld;
output   layer_1_out_41_V_ap_vld;
output   layer_1_out_40_V_ap_vld;
output   layer_1_out_39_V_ap_vld;
output   layer_1_out_38_V_ap_vld;
output   layer_1_out_37_V_ap_vld;
output   layer_1_out_36_V_ap_vld;
output   layer_1_out_35_V_ap_vld;
output   layer_1_out_34_V_ap_vld;
output   layer_1_out_33_V_ap_vld;
output   layer_1_out_32_V_ap_vld;
output   layer_1_out_31_V_ap_vld;
output   layer_1_out_30_V_ap_vld;
output   layer_1_out_29_V_ap_vld;
output   layer_1_out_28_V_ap_vld;
output   layer_1_out_27_V_ap_vld;
output   layer_1_out_26_V_ap_vld;
output   layer_1_out_25_V_ap_vld;
output   layer_1_out_24_V_ap_vld;
output   layer_1_out_23_V_ap_vld;
output   layer_1_out_22_V_ap_vld;
output   layer_1_out_21_V_ap_vld;
output   layer_1_out_20_V_ap_vld;
output   layer_1_out_19_V_ap_vld;
output   layer_1_out_18_V_ap_vld;
output   layer_1_out_17_V_ap_vld;
output   layer_1_out_16_V_ap_vld;
output   layer_1_out_15_V_ap_vld;
output   layer_1_out_14_V_ap_vld;
output   layer_1_out_13_V_ap_vld;
output   layer_1_out_12_V_ap_vld;
output   layer_1_out_11_V_ap_vld;
output   layer_1_out_10_V_ap_vld;
output   layer_1_out_9_V_ap_vld;
output   layer_1_out_8_V_ap_vld;
output   layer_1_out_7_V_ap_vld;
output   layer_1_out_6_V_ap_vld;
output   layer_1_out_5_V_ap_vld;
output   layer_1_out_4_V_ap_vld;
output   layer_1_out_3_V_ap_vld;
output   layer_1_out_2_V_ap_vld;
output   layer_1_out_1_V_ap_vld;
output   layer_1_out_0_V_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    digi2win_Block_proc_U0_ap_start;
wire    digi2win_Block_proc_U0_ap_done;
wire    digi2win_Block_proc_U0_ap_continue;
wire    digi2win_Block_proc_U0_ap_idle;
wire    digi2win_Block_proc_U0_ap_ready;
wire   [1:0] digi2win_Block_proc_U0_max_coor_address0;
wire    digi2win_Block_proc_U0_max_coor_ce0;
wire   [1:0] digi2win_Block_proc_U0_max_coor_address1;
wire    digi2win_Block_proc_U0_max_coor_ce1;
wire    digi2win_Block_proc_U0_digi_read;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_179_V;
wire    digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_178_V;
wire    digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_177_V;
wire    digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_176_V;
wire    digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_175_V;
wire    digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_174_V;
wire    digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_173_V;
wire    digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_172_V;
wire    digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_171_V;
wire    digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_170_V;
wire    digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_169_V;
wire    digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_168_V;
wire    digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_167_V;
wire    digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_166_V;
wire    digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_165_V;
wire    digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_164_V;
wire    digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_163_V;
wire    digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_162_V;
wire    digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_161_V;
wire    digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_160_V;
wire    digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_159_V;
wire    digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_158_V;
wire    digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_157_V;
wire    digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_156_V;
wire    digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_155_V;
wire    digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_154_V;
wire    digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_153_V;
wire    digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_152_V;
wire    digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_151_V;
wire    digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_150_V;
wire    digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_149_V;
wire    digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_148_V;
wire    digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_147_V;
wire    digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_146_V;
wire    digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_145_V;
wire    digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_144_V;
wire    digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_143_V;
wire    digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_142_V;
wire    digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_141_V;
wire    digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_140_V;
wire    digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_139_V;
wire    digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_138_V;
wire    digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_137_V;
wire    digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_136_V;
wire    digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_135_V;
wire    digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_134_V;
wire    digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_133_V;
wire    digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_132_V;
wire    digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_131_V;
wire    digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_130_V;
wire    digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_129_V;
wire    digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_128_V;
wire    digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_127_V;
wire    digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_126_V;
wire    digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_125_V;
wire    digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_124_V;
wire    digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_123_V;
wire    digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_122_V;
wire    digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_121_V;
wire    digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_120_V;
wire    digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_119_V;
wire    digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_118_V;
wire    digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_117_V;
wire    digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_116_V;
wire    digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_115_V;
wire    digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_114_V;
wire    digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_113_V;
wire    digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_112_V;
wire    digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_111_V;
wire    digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_110_V;
wire    digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_109_V;
wire    digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_108_V;
wire    digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_107_V;
wire    digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_106_V;
wire    digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_105_V;
wire    digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_104_V;
wire    digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_103_V;
wire    digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_102_V;
wire    digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_101_V;
wire    digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_100_V;
wire    digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_99_V;
wire    digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_98_V;
wire    digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_97_V;
wire    digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_96_V;
wire    digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_95_V;
wire    digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_94_V;
wire    digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_93_V;
wire    digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_92_V;
wire    digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_91_V;
wire    digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_90_V;
wire    digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_89_V;
wire    digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_88_V;
wire    digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_87_V;
wire    digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_86_V;
wire    digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_85_V;
wire    digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_84_V;
wire    digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_83_V;
wire    digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_82_V;
wire    digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_81_V;
wire    digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_80_V;
wire    digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_79_V;
wire    digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_78_V;
wire    digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_77_V;
wire    digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_76_V;
wire    digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_75_V;
wire    digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_74_V;
wire    digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_73_V;
wire    digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_72_V;
wire    digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_71_V;
wire    digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_70_V;
wire    digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_69_V;
wire    digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_68_V;
wire    digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_67_V;
wire    digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_66_V;
wire    digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_65_V;
wire    digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_64_V;
wire    digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_63_V;
wire    digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_62_V;
wire    digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_61_V;
wire    digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_60_V;
wire    digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_59_V;
wire    digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_58_V;
wire    digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_57_V;
wire    digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_56_V;
wire    digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_55_V;
wire    digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_54_V;
wire    digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_53_V;
wire    digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_52_V;
wire    digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_51_V;
wire    digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_50_V;
wire    digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_49_V;
wire    digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_48_V;
wire    digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_47_V;
wire    digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_46_V;
wire    digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_45_V;
wire    digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_44_V;
wire    digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_43_V;
wire    digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_42_V;
wire    digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_41_V;
wire    digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_40_V;
wire    digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_39_V;
wire    digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_38_V;
wire    digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_37_V;
wire    digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_36_V;
wire    digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_35_V;
wire    digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_34_V;
wire    digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_33_V;
wire    digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_32_V;
wire    digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_31_V;
wire    digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_30_V;
wire    digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_29_V;
wire    digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_28_V;
wire    digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_27_V;
wire    digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_26_V;
wire    digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_25_V;
wire    digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_24_V;
wire    digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_23_V;
wire    digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_22_V;
wire    digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_21_V;
wire    digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_20_V;
wire    digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_19_V;
wire    digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_18_V;
wire    digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_17_V;
wire    digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_16_V;
wire    digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_15_V;
wire    digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_14_V;
wire    digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_13_V;
wire    digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_12_V;
wire    digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_11_V;
wire    digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_10_V;
wire    digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_9_V;
wire    digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_8_V;
wire    digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_7_V;
wire    digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_6_V;
wire    digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_5_V;
wire    digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_4_V;
wire    digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_3_V;
wire    digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_2_V;
wire    digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_1_V;
wire    digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld;
wire   [11:0] digi2win_Block_proc_U0_layer_1_out_0_V;
wire    digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld;
wire    digi2win_Block_proc_U0_max_coor_full_n;
wire    digi2win_Block_proc_U0_max_coor_write;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    digi2win_Block_proc_U0_start_full_n;
wire    digi2win_Block_proc_U0_start_write;

digi2win_Block_proc digi2win_Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(digi2win_Block_proc_U0_ap_start),
    .ap_done(digi2win_Block_proc_U0_ap_done),
    .ap_continue(digi2win_Block_proc_U0_ap_continue),
    .ap_idle(digi2win_Block_proc_U0_ap_idle),
    .ap_ready(digi2win_Block_proc_U0_ap_ready),
    .max_coor_address0(digi2win_Block_proc_U0_max_coor_address0),
    .max_coor_ce0(digi2win_Block_proc_U0_max_coor_ce0),
    .max_coor_q0(max_coor_q0),
    .max_coor_address1(digi2win_Block_proc_U0_max_coor_address1),
    .max_coor_ce1(digi2win_Block_proc_U0_max_coor_ce1),
    .max_coor_q1(max_coor_q1),
    .digi_dout(digi_dout),
    .digi_empty_n(digi_empty_n),
    .digi_read(digi2win_Block_proc_U0_digi_read),
    .layer_1_out_179_V(digi2win_Block_proc_U0_layer_1_out_179_V),
    .layer_1_out_179_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld),
    .layer_1_out_178_V(digi2win_Block_proc_U0_layer_1_out_178_V),
    .layer_1_out_178_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld),
    .layer_1_out_177_V(digi2win_Block_proc_U0_layer_1_out_177_V),
    .layer_1_out_177_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld),
    .layer_1_out_176_V(digi2win_Block_proc_U0_layer_1_out_176_V),
    .layer_1_out_176_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld),
    .layer_1_out_175_V(digi2win_Block_proc_U0_layer_1_out_175_V),
    .layer_1_out_175_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld),
    .layer_1_out_174_V(digi2win_Block_proc_U0_layer_1_out_174_V),
    .layer_1_out_174_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld),
    .layer_1_out_173_V(digi2win_Block_proc_U0_layer_1_out_173_V),
    .layer_1_out_173_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld),
    .layer_1_out_172_V(digi2win_Block_proc_U0_layer_1_out_172_V),
    .layer_1_out_172_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld),
    .layer_1_out_171_V(digi2win_Block_proc_U0_layer_1_out_171_V),
    .layer_1_out_171_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld),
    .layer_1_out_170_V(digi2win_Block_proc_U0_layer_1_out_170_V),
    .layer_1_out_170_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld),
    .layer_1_out_169_V(digi2win_Block_proc_U0_layer_1_out_169_V),
    .layer_1_out_169_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld),
    .layer_1_out_168_V(digi2win_Block_proc_U0_layer_1_out_168_V),
    .layer_1_out_168_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld),
    .layer_1_out_167_V(digi2win_Block_proc_U0_layer_1_out_167_V),
    .layer_1_out_167_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld),
    .layer_1_out_166_V(digi2win_Block_proc_U0_layer_1_out_166_V),
    .layer_1_out_166_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld),
    .layer_1_out_165_V(digi2win_Block_proc_U0_layer_1_out_165_V),
    .layer_1_out_165_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld),
    .layer_1_out_164_V(digi2win_Block_proc_U0_layer_1_out_164_V),
    .layer_1_out_164_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld),
    .layer_1_out_163_V(digi2win_Block_proc_U0_layer_1_out_163_V),
    .layer_1_out_163_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld),
    .layer_1_out_162_V(digi2win_Block_proc_U0_layer_1_out_162_V),
    .layer_1_out_162_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld),
    .layer_1_out_161_V(digi2win_Block_proc_U0_layer_1_out_161_V),
    .layer_1_out_161_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld),
    .layer_1_out_160_V(digi2win_Block_proc_U0_layer_1_out_160_V),
    .layer_1_out_160_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld),
    .layer_1_out_159_V(digi2win_Block_proc_U0_layer_1_out_159_V),
    .layer_1_out_159_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld),
    .layer_1_out_158_V(digi2win_Block_proc_U0_layer_1_out_158_V),
    .layer_1_out_158_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld),
    .layer_1_out_157_V(digi2win_Block_proc_U0_layer_1_out_157_V),
    .layer_1_out_157_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld),
    .layer_1_out_156_V(digi2win_Block_proc_U0_layer_1_out_156_V),
    .layer_1_out_156_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld),
    .layer_1_out_155_V(digi2win_Block_proc_U0_layer_1_out_155_V),
    .layer_1_out_155_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld),
    .layer_1_out_154_V(digi2win_Block_proc_U0_layer_1_out_154_V),
    .layer_1_out_154_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld),
    .layer_1_out_153_V(digi2win_Block_proc_U0_layer_1_out_153_V),
    .layer_1_out_153_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld),
    .layer_1_out_152_V(digi2win_Block_proc_U0_layer_1_out_152_V),
    .layer_1_out_152_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld),
    .layer_1_out_151_V(digi2win_Block_proc_U0_layer_1_out_151_V),
    .layer_1_out_151_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld),
    .layer_1_out_150_V(digi2win_Block_proc_U0_layer_1_out_150_V),
    .layer_1_out_150_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld),
    .layer_1_out_149_V(digi2win_Block_proc_U0_layer_1_out_149_V),
    .layer_1_out_149_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld),
    .layer_1_out_148_V(digi2win_Block_proc_U0_layer_1_out_148_V),
    .layer_1_out_148_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld),
    .layer_1_out_147_V(digi2win_Block_proc_U0_layer_1_out_147_V),
    .layer_1_out_147_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld),
    .layer_1_out_146_V(digi2win_Block_proc_U0_layer_1_out_146_V),
    .layer_1_out_146_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld),
    .layer_1_out_145_V(digi2win_Block_proc_U0_layer_1_out_145_V),
    .layer_1_out_145_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld),
    .layer_1_out_144_V(digi2win_Block_proc_U0_layer_1_out_144_V),
    .layer_1_out_144_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld),
    .layer_1_out_143_V(digi2win_Block_proc_U0_layer_1_out_143_V),
    .layer_1_out_143_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld),
    .layer_1_out_142_V(digi2win_Block_proc_U0_layer_1_out_142_V),
    .layer_1_out_142_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld),
    .layer_1_out_141_V(digi2win_Block_proc_U0_layer_1_out_141_V),
    .layer_1_out_141_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld),
    .layer_1_out_140_V(digi2win_Block_proc_U0_layer_1_out_140_V),
    .layer_1_out_140_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld),
    .layer_1_out_139_V(digi2win_Block_proc_U0_layer_1_out_139_V),
    .layer_1_out_139_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld),
    .layer_1_out_138_V(digi2win_Block_proc_U0_layer_1_out_138_V),
    .layer_1_out_138_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld),
    .layer_1_out_137_V(digi2win_Block_proc_U0_layer_1_out_137_V),
    .layer_1_out_137_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld),
    .layer_1_out_136_V(digi2win_Block_proc_U0_layer_1_out_136_V),
    .layer_1_out_136_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld),
    .layer_1_out_135_V(digi2win_Block_proc_U0_layer_1_out_135_V),
    .layer_1_out_135_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld),
    .layer_1_out_134_V(digi2win_Block_proc_U0_layer_1_out_134_V),
    .layer_1_out_134_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld),
    .layer_1_out_133_V(digi2win_Block_proc_U0_layer_1_out_133_V),
    .layer_1_out_133_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld),
    .layer_1_out_132_V(digi2win_Block_proc_U0_layer_1_out_132_V),
    .layer_1_out_132_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld),
    .layer_1_out_131_V(digi2win_Block_proc_U0_layer_1_out_131_V),
    .layer_1_out_131_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld),
    .layer_1_out_130_V(digi2win_Block_proc_U0_layer_1_out_130_V),
    .layer_1_out_130_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld),
    .layer_1_out_129_V(digi2win_Block_proc_U0_layer_1_out_129_V),
    .layer_1_out_129_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld),
    .layer_1_out_128_V(digi2win_Block_proc_U0_layer_1_out_128_V),
    .layer_1_out_128_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld),
    .layer_1_out_127_V(digi2win_Block_proc_U0_layer_1_out_127_V),
    .layer_1_out_127_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld),
    .layer_1_out_126_V(digi2win_Block_proc_U0_layer_1_out_126_V),
    .layer_1_out_126_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld),
    .layer_1_out_125_V(digi2win_Block_proc_U0_layer_1_out_125_V),
    .layer_1_out_125_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld),
    .layer_1_out_124_V(digi2win_Block_proc_U0_layer_1_out_124_V),
    .layer_1_out_124_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld),
    .layer_1_out_123_V(digi2win_Block_proc_U0_layer_1_out_123_V),
    .layer_1_out_123_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld),
    .layer_1_out_122_V(digi2win_Block_proc_U0_layer_1_out_122_V),
    .layer_1_out_122_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld),
    .layer_1_out_121_V(digi2win_Block_proc_U0_layer_1_out_121_V),
    .layer_1_out_121_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld),
    .layer_1_out_120_V(digi2win_Block_proc_U0_layer_1_out_120_V),
    .layer_1_out_120_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld),
    .layer_1_out_119_V(digi2win_Block_proc_U0_layer_1_out_119_V),
    .layer_1_out_119_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld),
    .layer_1_out_118_V(digi2win_Block_proc_U0_layer_1_out_118_V),
    .layer_1_out_118_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld),
    .layer_1_out_117_V(digi2win_Block_proc_U0_layer_1_out_117_V),
    .layer_1_out_117_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld),
    .layer_1_out_116_V(digi2win_Block_proc_U0_layer_1_out_116_V),
    .layer_1_out_116_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld),
    .layer_1_out_115_V(digi2win_Block_proc_U0_layer_1_out_115_V),
    .layer_1_out_115_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld),
    .layer_1_out_114_V(digi2win_Block_proc_U0_layer_1_out_114_V),
    .layer_1_out_114_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld),
    .layer_1_out_113_V(digi2win_Block_proc_U0_layer_1_out_113_V),
    .layer_1_out_113_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld),
    .layer_1_out_112_V(digi2win_Block_proc_U0_layer_1_out_112_V),
    .layer_1_out_112_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld),
    .layer_1_out_111_V(digi2win_Block_proc_U0_layer_1_out_111_V),
    .layer_1_out_111_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld),
    .layer_1_out_110_V(digi2win_Block_proc_U0_layer_1_out_110_V),
    .layer_1_out_110_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld),
    .layer_1_out_109_V(digi2win_Block_proc_U0_layer_1_out_109_V),
    .layer_1_out_109_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld),
    .layer_1_out_108_V(digi2win_Block_proc_U0_layer_1_out_108_V),
    .layer_1_out_108_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld),
    .layer_1_out_107_V(digi2win_Block_proc_U0_layer_1_out_107_V),
    .layer_1_out_107_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld),
    .layer_1_out_106_V(digi2win_Block_proc_U0_layer_1_out_106_V),
    .layer_1_out_106_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld),
    .layer_1_out_105_V(digi2win_Block_proc_U0_layer_1_out_105_V),
    .layer_1_out_105_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld),
    .layer_1_out_104_V(digi2win_Block_proc_U0_layer_1_out_104_V),
    .layer_1_out_104_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld),
    .layer_1_out_103_V(digi2win_Block_proc_U0_layer_1_out_103_V),
    .layer_1_out_103_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld),
    .layer_1_out_102_V(digi2win_Block_proc_U0_layer_1_out_102_V),
    .layer_1_out_102_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld),
    .layer_1_out_101_V(digi2win_Block_proc_U0_layer_1_out_101_V),
    .layer_1_out_101_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld),
    .layer_1_out_100_V(digi2win_Block_proc_U0_layer_1_out_100_V),
    .layer_1_out_100_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld),
    .layer_1_out_99_V(digi2win_Block_proc_U0_layer_1_out_99_V),
    .layer_1_out_99_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld),
    .layer_1_out_98_V(digi2win_Block_proc_U0_layer_1_out_98_V),
    .layer_1_out_98_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld),
    .layer_1_out_97_V(digi2win_Block_proc_U0_layer_1_out_97_V),
    .layer_1_out_97_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld),
    .layer_1_out_96_V(digi2win_Block_proc_U0_layer_1_out_96_V),
    .layer_1_out_96_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld),
    .layer_1_out_95_V(digi2win_Block_proc_U0_layer_1_out_95_V),
    .layer_1_out_95_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld),
    .layer_1_out_94_V(digi2win_Block_proc_U0_layer_1_out_94_V),
    .layer_1_out_94_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld),
    .layer_1_out_93_V(digi2win_Block_proc_U0_layer_1_out_93_V),
    .layer_1_out_93_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld),
    .layer_1_out_92_V(digi2win_Block_proc_U0_layer_1_out_92_V),
    .layer_1_out_92_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld),
    .layer_1_out_91_V(digi2win_Block_proc_U0_layer_1_out_91_V),
    .layer_1_out_91_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld),
    .layer_1_out_90_V(digi2win_Block_proc_U0_layer_1_out_90_V),
    .layer_1_out_90_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld),
    .layer_1_out_89_V(digi2win_Block_proc_U0_layer_1_out_89_V),
    .layer_1_out_89_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld),
    .layer_1_out_88_V(digi2win_Block_proc_U0_layer_1_out_88_V),
    .layer_1_out_88_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld),
    .layer_1_out_87_V(digi2win_Block_proc_U0_layer_1_out_87_V),
    .layer_1_out_87_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld),
    .layer_1_out_86_V(digi2win_Block_proc_U0_layer_1_out_86_V),
    .layer_1_out_86_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld),
    .layer_1_out_85_V(digi2win_Block_proc_U0_layer_1_out_85_V),
    .layer_1_out_85_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld),
    .layer_1_out_84_V(digi2win_Block_proc_U0_layer_1_out_84_V),
    .layer_1_out_84_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld),
    .layer_1_out_83_V(digi2win_Block_proc_U0_layer_1_out_83_V),
    .layer_1_out_83_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld),
    .layer_1_out_82_V(digi2win_Block_proc_U0_layer_1_out_82_V),
    .layer_1_out_82_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld),
    .layer_1_out_81_V(digi2win_Block_proc_U0_layer_1_out_81_V),
    .layer_1_out_81_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld),
    .layer_1_out_80_V(digi2win_Block_proc_U0_layer_1_out_80_V),
    .layer_1_out_80_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld),
    .layer_1_out_79_V(digi2win_Block_proc_U0_layer_1_out_79_V),
    .layer_1_out_79_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld),
    .layer_1_out_78_V(digi2win_Block_proc_U0_layer_1_out_78_V),
    .layer_1_out_78_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld),
    .layer_1_out_77_V(digi2win_Block_proc_U0_layer_1_out_77_V),
    .layer_1_out_77_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld),
    .layer_1_out_76_V(digi2win_Block_proc_U0_layer_1_out_76_V),
    .layer_1_out_76_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld),
    .layer_1_out_75_V(digi2win_Block_proc_U0_layer_1_out_75_V),
    .layer_1_out_75_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld),
    .layer_1_out_74_V(digi2win_Block_proc_U0_layer_1_out_74_V),
    .layer_1_out_74_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld),
    .layer_1_out_73_V(digi2win_Block_proc_U0_layer_1_out_73_V),
    .layer_1_out_73_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld),
    .layer_1_out_72_V(digi2win_Block_proc_U0_layer_1_out_72_V),
    .layer_1_out_72_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld),
    .layer_1_out_71_V(digi2win_Block_proc_U0_layer_1_out_71_V),
    .layer_1_out_71_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld),
    .layer_1_out_70_V(digi2win_Block_proc_U0_layer_1_out_70_V),
    .layer_1_out_70_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld),
    .layer_1_out_69_V(digi2win_Block_proc_U0_layer_1_out_69_V),
    .layer_1_out_69_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld),
    .layer_1_out_68_V(digi2win_Block_proc_U0_layer_1_out_68_V),
    .layer_1_out_68_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld),
    .layer_1_out_67_V(digi2win_Block_proc_U0_layer_1_out_67_V),
    .layer_1_out_67_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld),
    .layer_1_out_66_V(digi2win_Block_proc_U0_layer_1_out_66_V),
    .layer_1_out_66_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld),
    .layer_1_out_65_V(digi2win_Block_proc_U0_layer_1_out_65_V),
    .layer_1_out_65_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld),
    .layer_1_out_64_V(digi2win_Block_proc_U0_layer_1_out_64_V),
    .layer_1_out_64_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld),
    .layer_1_out_63_V(digi2win_Block_proc_U0_layer_1_out_63_V),
    .layer_1_out_63_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld),
    .layer_1_out_62_V(digi2win_Block_proc_U0_layer_1_out_62_V),
    .layer_1_out_62_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld),
    .layer_1_out_61_V(digi2win_Block_proc_U0_layer_1_out_61_V),
    .layer_1_out_61_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld),
    .layer_1_out_60_V(digi2win_Block_proc_U0_layer_1_out_60_V),
    .layer_1_out_60_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld),
    .layer_1_out_59_V(digi2win_Block_proc_U0_layer_1_out_59_V),
    .layer_1_out_59_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld),
    .layer_1_out_58_V(digi2win_Block_proc_U0_layer_1_out_58_V),
    .layer_1_out_58_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld),
    .layer_1_out_57_V(digi2win_Block_proc_U0_layer_1_out_57_V),
    .layer_1_out_57_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld),
    .layer_1_out_56_V(digi2win_Block_proc_U0_layer_1_out_56_V),
    .layer_1_out_56_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld),
    .layer_1_out_55_V(digi2win_Block_proc_U0_layer_1_out_55_V),
    .layer_1_out_55_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld),
    .layer_1_out_54_V(digi2win_Block_proc_U0_layer_1_out_54_V),
    .layer_1_out_54_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld),
    .layer_1_out_53_V(digi2win_Block_proc_U0_layer_1_out_53_V),
    .layer_1_out_53_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld),
    .layer_1_out_52_V(digi2win_Block_proc_U0_layer_1_out_52_V),
    .layer_1_out_52_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld),
    .layer_1_out_51_V(digi2win_Block_proc_U0_layer_1_out_51_V),
    .layer_1_out_51_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld),
    .layer_1_out_50_V(digi2win_Block_proc_U0_layer_1_out_50_V),
    .layer_1_out_50_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld),
    .layer_1_out_49_V(digi2win_Block_proc_U0_layer_1_out_49_V),
    .layer_1_out_49_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld),
    .layer_1_out_48_V(digi2win_Block_proc_U0_layer_1_out_48_V),
    .layer_1_out_48_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld),
    .layer_1_out_47_V(digi2win_Block_proc_U0_layer_1_out_47_V),
    .layer_1_out_47_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld),
    .layer_1_out_46_V(digi2win_Block_proc_U0_layer_1_out_46_V),
    .layer_1_out_46_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld),
    .layer_1_out_45_V(digi2win_Block_proc_U0_layer_1_out_45_V),
    .layer_1_out_45_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld),
    .layer_1_out_44_V(digi2win_Block_proc_U0_layer_1_out_44_V),
    .layer_1_out_44_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld),
    .layer_1_out_43_V(digi2win_Block_proc_U0_layer_1_out_43_V),
    .layer_1_out_43_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld),
    .layer_1_out_42_V(digi2win_Block_proc_U0_layer_1_out_42_V),
    .layer_1_out_42_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld),
    .layer_1_out_41_V(digi2win_Block_proc_U0_layer_1_out_41_V),
    .layer_1_out_41_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld),
    .layer_1_out_40_V(digi2win_Block_proc_U0_layer_1_out_40_V),
    .layer_1_out_40_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld),
    .layer_1_out_39_V(digi2win_Block_proc_U0_layer_1_out_39_V),
    .layer_1_out_39_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld),
    .layer_1_out_38_V(digi2win_Block_proc_U0_layer_1_out_38_V),
    .layer_1_out_38_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld),
    .layer_1_out_37_V(digi2win_Block_proc_U0_layer_1_out_37_V),
    .layer_1_out_37_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld),
    .layer_1_out_36_V(digi2win_Block_proc_U0_layer_1_out_36_V),
    .layer_1_out_36_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld),
    .layer_1_out_35_V(digi2win_Block_proc_U0_layer_1_out_35_V),
    .layer_1_out_35_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld),
    .layer_1_out_34_V(digi2win_Block_proc_U0_layer_1_out_34_V),
    .layer_1_out_34_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld),
    .layer_1_out_33_V(digi2win_Block_proc_U0_layer_1_out_33_V),
    .layer_1_out_33_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld),
    .layer_1_out_32_V(digi2win_Block_proc_U0_layer_1_out_32_V),
    .layer_1_out_32_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld),
    .layer_1_out_31_V(digi2win_Block_proc_U0_layer_1_out_31_V),
    .layer_1_out_31_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld),
    .layer_1_out_30_V(digi2win_Block_proc_U0_layer_1_out_30_V),
    .layer_1_out_30_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld),
    .layer_1_out_29_V(digi2win_Block_proc_U0_layer_1_out_29_V),
    .layer_1_out_29_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld),
    .layer_1_out_28_V(digi2win_Block_proc_U0_layer_1_out_28_V),
    .layer_1_out_28_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld),
    .layer_1_out_27_V(digi2win_Block_proc_U0_layer_1_out_27_V),
    .layer_1_out_27_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld),
    .layer_1_out_26_V(digi2win_Block_proc_U0_layer_1_out_26_V),
    .layer_1_out_26_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld),
    .layer_1_out_25_V(digi2win_Block_proc_U0_layer_1_out_25_V),
    .layer_1_out_25_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld),
    .layer_1_out_24_V(digi2win_Block_proc_U0_layer_1_out_24_V),
    .layer_1_out_24_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld),
    .layer_1_out_23_V(digi2win_Block_proc_U0_layer_1_out_23_V),
    .layer_1_out_23_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld),
    .layer_1_out_22_V(digi2win_Block_proc_U0_layer_1_out_22_V),
    .layer_1_out_22_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld),
    .layer_1_out_21_V(digi2win_Block_proc_U0_layer_1_out_21_V),
    .layer_1_out_21_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld),
    .layer_1_out_20_V(digi2win_Block_proc_U0_layer_1_out_20_V),
    .layer_1_out_20_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld),
    .layer_1_out_19_V(digi2win_Block_proc_U0_layer_1_out_19_V),
    .layer_1_out_19_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld),
    .layer_1_out_18_V(digi2win_Block_proc_U0_layer_1_out_18_V),
    .layer_1_out_18_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld),
    .layer_1_out_17_V(digi2win_Block_proc_U0_layer_1_out_17_V),
    .layer_1_out_17_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld),
    .layer_1_out_16_V(digi2win_Block_proc_U0_layer_1_out_16_V),
    .layer_1_out_16_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld),
    .layer_1_out_15_V(digi2win_Block_proc_U0_layer_1_out_15_V),
    .layer_1_out_15_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld),
    .layer_1_out_14_V(digi2win_Block_proc_U0_layer_1_out_14_V),
    .layer_1_out_14_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld),
    .layer_1_out_13_V(digi2win_Block_proc_U0_layer_1_out_13_V),
    .layer_1_out_13_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld),
    .layer_1_out_12_V(digi2win_Block_proc_U0_layer_1_out_12_V),
    .layer_1_out_12_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld),
    .layer_1_out_11_V(digi2win_Block_proc_U0_layer_1_out_11_V),
    .layer_1_out_11_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld),
    .layer_1_out_10_V(digi2win_Block_proc_U0_layer_1_out_10_V),
    .layer_1_out_10_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld),
    .layer_1_out_9_V(digi2win_Block_proc_U0_layer_1_out_9_V),
    .layer_1_out_9_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld),
    .layer_1_out_8_V(digi2win_Block_proc_U0_layer_1_out_8_V),
    .layer_1_out_8_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld),
    .layer_1_out_7_V(digi2win_Block_proc_U0_layer_1_out_7_V),
    .layer_1_out_7_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld),
    .layer_1_out_6_V(digi2win_Block_proc_U0_layer_1_out_6_V),
    .layer_1_out_6_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld),
    .layer_1_out_5_V(digi2win_Block_proc_U0_layer_1_out_5_V),
    .layer_1_out_5_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld),
    .layer_1_out_4_V(digi2win_Block_proc_U0_layer_1_out_4_V),
    .layer_1_out_4_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld),
    .layer_1_out_3_V(digi2win_Block_proc_U0_layer_1_out_3_V),
    .layer_1_out_3_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld),
    .layer_1_out_2_V(digi2win_Block_proc_U0_layer_1_out_2_V),
    .layer_1_out_2_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld),
    .layer_1_out_1_V(digi2win_Block_proc_U0_layer_1_out_1_V),
    .layer_1_out_1_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld),
    .layer_1_out_0_V(digi2win_Block_proc_U0_layer_1_out_0_V),
    .layer_1_out_0_V_ap_vld(digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld)
);

assign ap_done = digi2win_Block_proc_U0_ap_done;

assign ap_idle = digi2win_Block_proc_U0_ap_idle;

assign ap_ready = digi2win_Block_proc_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = digi2win_Block_proc_U0_ap_done;

assign ap_sync_ready = digi2win_Block_proc_U0_ap_ready;

assign digi2win_Block_proc_U0_ap_continue = ap_continue;

assign digi2win_Block_proc_U0_ap_start = ap_start;

assign digi2win_Block_proc_U0_max_coor_full_n = max_coor_empty_n;

assign digi2win_Block_proc_U0_max_coor_write = 1'b0;

assign digi2win_Block_proc_U0_start_full_n = 1'b1;

assign digi2win_Block_proc_U0_start_write = 1'b0;

assign digi_read = digi2win_Block_proc_U0_digi_read;

assign layer_1_out_0_V = digi2win_Block_proc_U0_layer_1_out_0_V;

assign layer_1_out_0_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld;

assign layer_1_out_100_V = digi2win_Block_proc_U0_layer_1_out_100_V;

assign layer_1_out_100_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld;

assign layer_1_out_101_V = digi2win_Block_proc_U0_layer_1_out_101_V;

assign layer_1_out_101_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld;

assign layer_1_out_102_V = digi2win_Block_proc_U0_layer_1_out_102_V;

assign layer_1_out_102_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld;

assign layer_1_out_103_V = digi2win_Block_proc_U0_layer_1_out_103_V;

assign layer_1_out_103_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld;

assign layer_1_out_104_V = digi2win_Block_proc_U0_layer_1_out_104_V;

assign layer_1_out_104_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld;

assign layer_1_out_105_V = digi2win_Block_proc_U0_layer_1_out_105_V;

assign layer_1_out_105_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld;

assign layer_1_out_106_V = digi2win_Block_proc_U0_layer_1_out_106_V;

assign layer_1_out_106_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld;

assign layer_1_out_107_V = digi2win_Block_proc_U0_layer_1_out_107_V;

assign layer_1_out_107_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld;

assign layer_1_out_108_V = digi2win_Block_proc_U0_layer_1_out_108_V;

assign layer_1_out_108_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld;

assign layer_1_out_109_V = digi2win_Block_proc_U0_layer_1_out_109_V;

assign layer_1_out_109_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld;

assign layer_1_out_10_V = digi2win_Block_proc_U0_layer_1_out_10_V;

assign layer_1_out_10_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld;

assign layer_1_out_110_V = digi2win_Block_proc_U0_layer_1_out_110_V;

assign layer_1_out_110_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld;

assign layer_1_out_111_V = digi2win_Block_proc_U0_layer_1_out_111_V;

assign layer_1_out_111_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld;

assign layer_1_out_112_V = digi2win_Block_proc_U0_layer_1_out_112_V;

assign layer_1_out_112_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld;

assign layer_1_out_113_V = digi2win_Block_proc_U0_layer_1_out_113_V;

assign layer_1_out_113_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld;

assign layer_1_out_114_V = digi2win_Block_proc_U0_layer_1_out_114_V;

assign layer_1_out_114_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld;

assign layer_1_out_115_V = digi2win_Block_proc_U0_layer_1_out_115_V;

assign layer_1_out_115_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld;

assign layer_1_out_116_V = digi2win_Block_proc_U0_layer_1_out_116_V;

assign layer_1_out_116_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld;

assign layer_1_out_117_V = digi2win_Block_proc_U0_layer_1_out_117_V;

assign layer_1_out_117_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld;

assign layer_1_out_118_V = digi2win_Block_proc_U0_layer_1_out_118_V;

assign layer_1_out_118_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld;

assign layer_1_out_119_V = digi2win_Block_proc_U0_layer_1_out_119_V;

assign layer_1_out_119_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld;

assign layer_1_out_11_V = digi2win_Block_proc_U0_layer_1_out_11_V;

assign layer_1_out_11_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld;

assign layer_1_out_120_V = digi2win_Block_proc_U0_layer_1_out_120_V;

assign layer_1_out_120_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld;

assign layer_1_out_121_V = digi2win_Block_proc_U0_layer_1_out_121_V;

assign layer_1_out_121_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld;

assign layer_1_out_122_V = digi2win_Block_proc_U0_layer_1_out_122_V;

assign layer_1_out_122_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld;

assign layer_1_out_123_V = digi2win_Block_proc_U0_layer_1_out_123_V;

assign layer_1_out_123_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld;

assign layer_1_out_124_V = digi2win_Block_proc_U0_layer_1_out_124_V;

assign layer_1_out_124_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld;

assign layer_1_out_125_V = digi2win_Block_proc_U0_layer_1_out_125_V;

assign layer_1_out_125_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld;

assign layer_1_out_126_V = digi2win_Block_proc_U0_layer_1_out_126_V;

assign layer_1_out_126_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld;

assign layer_1_out_127_V = digi2win_Block_proc_U0_layer_1_out_127_V;

assign layer_1_out_127_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld;

assign layer_1_out_128_V = digi2win_Block_proc_U0_layer_1_out_128_V;

assign layer_1_out_128_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld;

assign layer_1_out_129_V = digi2win_Block_proc_U0_layer_1_out_129_V;

assign layer_1_out_129_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld;

assign layer_1_out_12_V = digi2win_Block_proc_U0_layer_1_out_12_V;

assign layer_1_out_12_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld;

assign layer_1_out_130_V = digi2win_Block_proc_U0_layer_1_out_130_V;

assign layer_1_out_130_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld;

assign layer_1_out_131_V = digi2win_Block_proc_U0_layer_1_out_131_V;

assign layer_1_out_131_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld;

assign layer_1_out_132_V = digi2win_Block_proc_U0_layer_1_out_132_V;

assign layer_1_out_132_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld;

assign layer_1_out_133_V = digi2win_Block_proc_U0_layer_1_out_133_V;

assign layer_1_out_133_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld;

assign layer_1_out_134_V = digi2win_Block_proc_U0_layer_1_out_134_V;

assign layer_1_out_134_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld;

assign layer_1_out_135_V = digi2win_Block_proc_U0_layer_1_out_135_V;

assign layer_1_out_135_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld;

assign layer_1_out_136_V = digi2win_Block_proc_U0_layer_1_out_136_V;

assign layer_1_out_136_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld;

assign layer_1_out_137_V = digi2win_Block_proc_U0_layer_1_out_137_V;

assign layer_1_out_137_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld;

assign layer_1_out_138_V = digi2win_Block_proc_U0_layer_1_out_138_V;

assign layer_1_out_138_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld;

assign layer_1_out_139_V = digi2win_Block_proc_U0_layer_1_out_139_V;

assign layer_1_out_139_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld;

assign layer_1_out_13_V = digi2win_Block_proc_U0_layer_1_out_13_V;

assign layer_1_out_13_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld;

assign layer_1_out_140_V = digi2win_Block_proc_U0_layer_1_out_140_V;

assign layer_1_out_140_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld;

assign layer_1_out_141_V = digi2win_Block_proc_U0_layer_1_out_141_V;

assign layer_1_out_141_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld;

assign layer_1_out_142_V = digi2win_Block_proc_U0_layer_1_out_142_V;

assign layer_1_out_142_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld;

assign layer_1_out_143_V = digi2win_Block_proc_U0_layer_1_out_143_V;

assign layer_1_out_143_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld;

assign layer_1_out_144_V = digi2win_Block_proc_U0_layer_1_out_144_V;

assign layer_1_out_144_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld;

assign layer_1_out_145_V = digi2win_Block_proc_U0_layer_1_out_145_V;

assign layer_1_out_145_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld;

assign layer_1_out_146_V = digi2win_Block_proc_U0_layer_1_out_146_V;

assign layer_1_out_146_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld;

assign layer_1_out_147_V = digi2win_Block_proc_U0_layer_1_out_147_V;

assign layer_1_out_147_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld;

assign layer_1_out_148_V = digi2win_Block_proc_U0_layer_1_out_148_V;

assign layer_1_out_148_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld;

assign layer_1_out_149_V = digi2win_Block_proc_U0_layer_1_out_149_V;

assign layer_1_out_149_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld;

assign layer_1_out_14_V = digi2win_Block_proc_U0_layer_1_out_14_V;

assign layer_1_out_14_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld;

assign layer_1_out_150_V = digi2win_Block_proc_U0_layer_1_out_150_V;

assign layer_1_out_150_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld;

assign layer_1_out_151_V = digi2win_Block_proc_U0_layer_1_out_151_V;

assign layer_1_out_151_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld;

assign layer_1_out_152_V = digi2win_Block_proc_U0_layer_1_out_152_V;

assign layer_1_out_152_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld;

assign layer_1_out_153_V = digi2win_Block_proc_U0_layer_1_out_153_V;

assign layer_1_out_153_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld;

assign layer_1_out_154_V = digi2win_Block_proc_U0_layer_1_out_154_V;

assign layer_1_out_154_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld;

assign layer_1_out_155_V = digi2win_Block_proc_U0_layer_1_out_155_V;

assign layer_1_out_155_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld;

assign layer_1_out_156_V = digi2win_Block_proc_U0_layer_1_out_156_V;

assign layer_1_out_156_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld;

assign layer_1_out_157_V = digi2win_Block_proc_U0_layer_1_out_157_V;

assign layer_1_out_157_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld;

assign layer_1_out_158_V = digi2win_Block_proc_U0_layer_1_out_158_V;

assign layer_1_out_158_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld;

assign layer_1_out_159_V = digi2win_Block_proc_U0_layer_1_out_159_V;

assign layer_1_out_159_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld;

assign layer_1_out_15_V = digi2win_Block_proc_U0_layer_1_out_15_V;

assign layer_1_out_15_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld;

assign layer_1_out_160_V = digi2win_Block_proc_U0_layer_1_out_160_V;

assign layer_1_out_160_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld;

assign layer_1_out_161_V = digi2win_Block_proc_U0_layer_1_out_161_V;

assign layer_1_out_161_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld;

assign layer_1_out_162_V = digi2win_Block_proc_U0_layer_1_out_162_V;

assign layer_1_out_162_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld;

assign layer_1_out_163_V = digi2win_Block_proc_U0_layer_1_out_163_V;

assign layer_1_out_163_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld;

assign layer_1_out_164_V = digi2win_Block_proc_U0_layer_1_out_164_V;

assign layer_1_out_164_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld;

assign layer_1_out_165_V = digi2win_Block_proc_U0_layer_1_out_165_V;

assign layer_1_out_165_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld;

assign layer_1_out_166_V = digi2win_Block_proc_U0_layer_1_out_166_V;

assign layer_1_out_166_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld;

assign layer_1_out_167_V = digi2win_Block_proc_U0_layer_1_out_167_V;

assign layer_1_out_167_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld;

assign layer_1_out_168_V = digi2win_Block_proc_U0_layer_1_out_168_V;

assign layer_1_out_168_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld;

assign layer_1_out_169_V = digi2win_Block_proc_U0_layer_1_out_169_V;

assign layer_1_out_169_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld;

assign layer_1_out_16_V = digi2win_Block_proc_U0_layer_1_out_16_V;

assign layer_1_out_16_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld;

assign layer_1_out_170_V = digi2win_Block_proc_U0_layer_1_out_170_V;

assign layer_1_out_170_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld;

assign layer_1_out_171_V = digi2win_Block_proc_U0_layer_1_out_171_V;

assign layer_1_out_171_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld;

assign layer_1_out_172_V = digi2win_Block_proc_U0_layer_1_out_172_V;

assign layer_1_out_172_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld;

assign layer_1_out_173_V = digi2win_Block_proc_U0_layer_1_out_173_V;

assign layer_1_out_173_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld;

assign layer_1_out_174_V = digi2win_Block_proc_U0_layer_1_out_174_V;

assign layer_1_out_174_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld;

assign layer_1_out_175_V = digi2win_Block_proc_U0_layer_1_out_175_V;

assign layer_1_out_175_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld;

assign layer_1_out_176_V = digi2win_Block_proc_U0_layer_1_out_176_V;

assign layer_1_out_176_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld;

assign layer_1_out_177_V = digi2win_Block_proc_U0_layer_1_out_177_V;

assign layer_1_out_177_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld;

assign layer_1_out_178_V = digi2win_Block_proc_U0_layer_1_out_178_V;

assign layer_1_out_178_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld;

assign layer_1_out_179_V = digi2win_Block_proc_U0_layer_1_out_179_V;

assign layer_1_out_179_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld;

assign layer_1_out_17_V = digi2win_Block_proc_U0_layer_1_out_17_V;

assign layer_1_out_17_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld;

assign layer_1_out_18_V = digi2win_Block_proc_U0_layer_1_out_18_V;

assign layer_1_out_18_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld;

assign layer_1_out_19_V = digi2win_Block_proc_U0_layer_1_out_19_V;

assign layer_1_out_19_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld;

assign layer_1_out_1_V = digi2win_Block_proc_U0_layer_1_out_1_V;

assign layer_1_out_1_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld;

assign layer_1_out_20_V = digi2win_Block_proc_U0_layer_1_out_20_V;

assign layer_1_out_20_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld;

assign layer_1_out_21_V = digi2win_Block_proc_U0_layer_1_out_21_V;

assign layer_1_out_21_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld;

assign layer_1_out_22_V = digi2win_Block_proc_U0_layer_1_out_22_V;

assign layer_1_out_22_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld;

assign layer_1_out_23_V = digi2win_Block_proc_U0_layer_1_out_23_V;

assign layer_1_out_23_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld;

assign layer_1_out_24_V = digi2win_Block_proc_U0_layer_1_out_24_V;

assign layer_1_out_24_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld;

assign layer_1_out_25_V = digi2win_Block_proc_U0_layer_1_out_25_V;

assign layer_1_out_25_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld;

assign layer_1_out_26_V = digi2win_Block_proc_U0_layer_1_out_26_V;

assign layer_1_out_26_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld;

assign layer_1_out_27_V = digi2win_Block_proc_U0_layer_1_out_27_V;

assign layer_1_out_27_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld;

assign layer_1_out_28_V = digi2win_Block_proc_U0_layer_1_out_28_V;

assign layer_1_out_28_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld;

assign layer_1_out_29_V = digi2win_Block_proc_U0_layer_1_out_29_V;

assign layer_1_out_29_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld;

assign layer_1_out_2_V = digi2win_Block_proc_U0_layer_1_out_2_V;

assign layer_1_out_2_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld;

assign layer_1_out_30_V = digi2win_Block_proc_U0_layer_1_out_30_V;

assign layer_1_out_30_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld;

assign layer_1_out_31_V = digi2win_Block_proc_U0_layer_1_out_31_V;

assign layer_1_out_31_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld;

assign layer_1_out_32_V = digi2win_Block_proc_U0_layer_1_out_32_V;

assign layer_1_out_32_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld;

assign layer_1_out_33_V = digi2win_Block_proc_U0_layer_1_out_33_V;

assign layer_1_out_33_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld;

assign layer_1_out_34_V = digi2win_Block_proc_U0_layer_1_out_34_V;

assign layer_1_out_34_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld;

assign layer_1_out_35_V = digi2win_Block_proc_U0_layer_1_out_35_V;

assign layer_1_out_35_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld;

assign layer_1_out_36_V = digi2win_Block_proc_U0_layer_1_out_36_V;

assign layer_1_out_36_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld;

assign layer_1_out_37_V = digi2win_Block_proc_U0_layer_1_out_37_V;

assign layer_1_out_37_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld;

assign layer_1_out_38_V = digi2win_Block_proc_U0_layer_1_out_38_V;

assign layer_1_out_38_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld;

assign layer_1_out_39_V = digi2win_Block_proc_U0_layer_1_out_39_V;

assign layer_1_out_39_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld;

assign layer_1_out_3_V = digi2win_Block_proc_U0_layer_1_out_3_V;

assign layer_1_out_3_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld;

assign layer_1_out_40_V = digi2win_Block_proc_U0_layer_1_out_40_V;

assign layer_1_out_40_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld;

assign layer_1_out_41_V = digi2win_Block_proc_U0_layer_1_out_41_V;

assign layer_1_out_41_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld;

assign layer_1_out_42_V = digi2win_Block_proc_U0_layer_1_out_42_V;

assign layer_1_out_42_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld;

assign layer_1_out_43_V = digi2win_Block_proc_U0_layer_1_out_43_V;

assign layer_1_out_43_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld;

assign layer_1_out_44_V = digi2win_Block_proc_U0_layer_1_out_44_V;

assign layer_1_out_44_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld;

assign layer_1_out_45_V = digi2win_Block_proc_U0_layer_1_out_45_V;

assign layer_1_out_45_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld;

assign layer_1_out_46_V = digi2win_Block_proc_U0_layer_1_out_46_V;

assign layer_1_out_46_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld;

assign layer_1_out_47_V = digi2win_Block_proc_U0_layer_1_out_47_V;

assign layer_1_out_47_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld;

assign layer_1_out_48_V = digi2win_Block_proc_U0_layer_1_out_48_V;

assign layer_1_out_48_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld;

assign layer_1_out_49_V = digi2win_Block_proc_U0_layer_1_out_49_V;

assign layer_1_out_49_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld;

assign layer_1_out_4_V = digi2win_Block_proc_U0_layer_1_out_4_V;

assign layer_1_out_4_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld;

assign layer_1_out_50_V = digi2win_Block_proc_U0_layer_1_out_50_V;

assign layer_1_out_50_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld;

assign layer_1_out_51_V = digi2win_Block_proc_U0_layer_1_out_51_V;

assign layer_1_out_51_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld;

assign layer_1_out_52_V = digi2win_Block_proc_U0_layer_1_out_52_V;

assign layer_1_out_52_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld;

assign layer_1_out_53_V = digi2win_Block_proc_U0_layer_1_out_53_V;

assign layer_1_out_53_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld;

assign layer_1_out_54_V = digi2win_Block_proc_U0_layer_1_out_54_V;

assign layer_1_out_54_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld;

assign layer_1_out_55_V = digi2win_Block_proc_U0_layer_1_out_55_V;

assign layer_1_out_55_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld;

assign layer_1_out_56_V = digi2win_Block_proc_U0_layer_1_out_56_V;

assign layer_1_out_56_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld;

assign layer_1_out_57_V = digi2win_Block_proc_U0_layer_1_out_57_V;

assign layer_1_out_57_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld;

assign layer_1_out_58_V = digi2win_Block_proc_U0_layer_1_out_58_V;

assign layer_1_out_58_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld;

assign layer_1_out_59_V = digi2win_Block_proc_U0_layer_1_out_59_V;

assign layer_1_out_59_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld;

assign layer_1_out_5_V = digi2win_Block_proc_U0_layer_1_out_5_V;

assign layer_1_out_5_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld;

assign layer_1_out_60_V = digi2win_Block_proc_U0_layer_1_out_60_V;

assign layer_1_out_60_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld;

assign layer_1_out_61_V = digi2win_Block_proc_U0_layer_1_out_61_V;

assign layer_1_out_61_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld;

assign layer_1_out_62_V = digi2win_Block_proc_U0_layer_1_out_62_V;

assign layer_1_out_62_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld;

assign layer_1_out_63_V = digi2win_Block_proc_U0_layer_1_out_63_V;

assign layer_1_out_63_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld;

assign layer_1_out_64_V = digi2win_Block_proc_U0_layer_1_out_64_V;

assign layer_1_out_64_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld;

assign layer_1_out_65_V = digi2win_Block_proc_U0_layer_1_out_65_V;

assign layer_1_out_65_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld;

assign layer_1_out_66_V = digi2win_Block_proc_U0_layer_1_out_66_V;

assign layer_1_out_66_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld;

assign layer_1_out_67_V = digi2win_Block_proc_U0_layer_1_out_67_V;

assign layer_1_out_67_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld;

assign layer_1_out_68_V = digi2win_Block_proc_U0_layer_1_out_68_V;

assign layer_1_out_68_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld;

assign layer_1_out_69_V = digi2win_Block_proc_U0_layer_1_out_69_V;

assign layer_1_out_69_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld;

assign layer_1_out_6_V = digi2win_Block_proc_U0_layer_1_out_6_V;

assign layer_1_out_6_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld;

assign layer_1_out_70_V = digi2win_Block_proc_U0_layer_1_out_70_V;

assign layer_1_out_70_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld;

assign layer_1_out_71_V = digi2win_Block_proc_U0_layer_1_out_71_V;

assign layer_1_out_71_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld;

assign layer_1_out_72_V = digi2win_Block_proc_U0_layer_1_out_72_V;

assign layer_1_out_72_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld;

assign layer_1_out_73_V = digi2win_Block_proc_U0_layer_1_out_73_V;

assign layer_1_out_73_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld;

assign layer_1_out_74_V = digi2win_Block_proc_U0_layer_1_out_74_V;

assign layer_1_out_74_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld;

assign layer_1_out_75_V = digi2win_Block_proc_U0_layer_1_out_75_V;

assign layer_1_out_75_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld;

assign layer_1_out_76_V = digi2win_Block_proc_U0_layer_1_out_76_V;

assign layer_1_out_76_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld;

assign layer_1_out_77_V = digi2win_Block_proc_U0_layer_1_out_77_V;

assign layer_1_out_77_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld;

assign layer_1_out_78_V = digi2win_Block_proc_U0_layer_1_out_78_V;

assign layer_1_out_78_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld;

assign layer_1_out_79_V = digi2win_Block_proc_U0_layer_1_out_79_V;

assign layer_1_out_79_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld;

assign layer_1_out_7_V = digi2win_Block_proc_U0_layer_1_out_7_V;

assign layer_1_out_7_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld;

assign layer_1_out_80_V = digi2win_Block_proc_U0_layer_1_out_80_V;

assign layer_1_out_80_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld;

assign layer_1_out_81_V = digi2win_Block_proc_U0_layer_1_out_81_V;

assign layer_1_out_81_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld;

assign layer_1_out_82_V = digi2win_Block_proc_U0_layer_1_out_82_V;

assign layer_1_out_82_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld;

assign layer_1_out_83_V = digi2win_Block_proc_U0_layer_1_out_83_V;

assign layer_1_out_83_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld;

assign layer_1_out_84_V = digi2win_Block_proc_U0_layer_1_out_84_V;

assign layer_1_out_84_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld;

assign layer_1_out_85_V = digi2win_Block_proc_U0_layer_1_out_85_V;

assign layer_1_out_85_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld;

assign layer_1_out_86_V = digi2win_Block_proc_U0_layer_1_out_86_V;

assign layer_1_out_86_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld;

assign layer_1_out_87_V = digi2win_Block_proc_U0_layer_1_out_87_V;

assign layer_1_out_87_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld;

assign layer_1_out_88_V = digi2win_Block_proc_U0_layer_1_out_88_V;

assign layer_1_out_88_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld;

assign layer_1_out_89_V = digi2win_Block_proc_U0_layer_1_out_89_V;

assign layer_1_out_89_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld;

assign layer_1_out_8_V = digi2win_Block_proc_U0_layer_1_out_8_V;

assign layer_1_out_8_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld;

assign layer_1_out_90_V = digi2win_Block_proc_U0_layer_1_out_90_V;

assign layer_1_out_90_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld;

assign layer_1_out_91_V = digi2win_Block_proc_U0_layer_1_out_91_V;

assign layer_1_out_91_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld;

assign layer_1_out_92_V = digi2win_Block_proc_U0_layer_1_out_92_V;

assign layer_1_out_92_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld;

assign layer_1_out_93_V = digi2win_Block_proc_U0_layer_1_out_93_V;

assign layer_1_out_93_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld;

assign layer_1_out_94_V = digi2win_Block_proc_U0_layer_1_out_94_V;

assign layer_1_out_94_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld;

assign layer_1_out_95_V = digi2win_Block_proc_U0_layer_1_out_95_V;

assign layer_1_out_95_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld;

assign layer_1_out_96_V = digi2win_Block_proc_U0_layer_1_out_96_V;

assign layer_1_out_96_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld;

assign layer_1_out_97_V = digi2win_Block_proc_U0_layer_1_out_97_V;

assign layer_1_out_97_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld;

assign layer_1_out_98_V = digi2win_Block_proc_U0_layer_1_out_98_V;

assign layer_1_out_98_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld;

assign layer_1_out_99_V = digi2win_Block_proc_U0_layer_1_out_99_V;

assign layer_1_out_99_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld;

assign layer_1_out_9_V = digi2win_Block_proc_U0_layer_1_out_9_V;

assign layer_1_out_9_V_ap_vld = digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld;

assign max_coor_address0 = digi2win_Block_proc_U0_max_coor_address0;

assign max_coor_address1 = digi2win_Block_proc_U0_max_coor_address1;

assign max_coor_ce0 = digi2win_Block_proc_U0_max_coor_ce0;

assign max_coor_ce1 = digi2win_Block_proc_U0_max_coor_ce1;

assign max_coor_d0 = 10'd0;

assign max_coor_d1 = 10'd0;

assign max_coor_read = digi2win_Block_proc_U0_max_coor_write;

assign max_coor_we0 = 1'b0;

assign max_coor_we1 = 1'b0;

endmodule //digi2win
